// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="xillybus_wrapper,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.549000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=2111,HLS_SYN_LUT=5399}" *)

module xillybus_wrapper (
        ap_clk,
        ap_rst,
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        out_r_din,
        out_r_full_n,
        out_r_write,
        debug_ready,
        debug_out,
        debug_out_ap_vld
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 28'b1;
parameter    ap_ST_st2_fsm_1 = 28'b10;
parameter    ap_ST_st3_fsm_2 = 28'b100;
parameter    ap_ST_st4_fsm_3 = 28'b1000;
parameter    ap_ST_st5_fsm_4 = 28'b10000;
parameter    ap_ST_st6_fsm_5 = 28'b100000;
parameter    ap_ST_st7_fsm_6 = 28'b1000000;
parameter    ap_ST_st8_fsm_7 = 28'b10000000;
parameter    ap_ST_st9_fsm_8 = 28'b100000000;
parameter    ap_ST_st10_fsm_9 = 28'b1000000000;
parameter    ap_ST_st11_fsm_10 = 28'b10000000000;
parameter    ap_ST_st12_fsm_11 = 28'b100000000000;
parameter    ap_ST_st13_fsm_12 = 28'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 28'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 28'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 28'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 28'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 28'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 28'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 28'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 28'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 28'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 28'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 28'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 28'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 28'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 28'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 28'b1000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_7E = 8'b1111110;
parameter    ap_const_lv8_C2 = 8'b11000010;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv8_83 = 8'b10000011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input  [31:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [31:0] out_r_din;
input   out_r_full_n;
output   out_r_write;
input  [7:0] debug_ready;
output  [7:0] debug_out;
output   debug_out_ap_vld;

reg in_r_read;
reg[31:0] out_r_din;
reg out_r_write;
reg[7:0] debug_out;
reg debug_out_ap_vld;
wire   [3:0] p_str3_address0;
reg    p_str3_ce0;
wire   [6:0] p_str3_q0;
wire   [1:0] p_str4_address0;
reg    p_str4_ce0;
wire   [6:0] p_str4_q0;
wire   [0:0] p_str5_address0;
reg    p_str5_ce0;
wire   [3:0] p_str5_q0;
wire   [3:0] hls_ref_4oPi_table_100_V_address0;
reg    hls_ref_4oPi_table_100_V_ce0;
wire   [99:0] hls_ref_4oPi_table_100_V_q0;
wire   [7:0] hls_sin_cos_K0_V_address0;
reg    hls_sin_cos_K0_V_ce0;
wire   [29:0] hls_sin_cos_K0_V_q0;
wire   [7:0] hls_sin_cos_K1_V_address0;
reg    hls_sin_cos_K1_V_ce0;
wire   [22:0] hls_sin_cos_K1_V_q0;
wire   [7:0] hls_sin_cos_K2_V_address0;
reg    hls_sin_cos_K2_V_ce0;
wire   [14:0] hls_sin_cos_K2_V_q0;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm = 28'b1;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_103;
wire   [0:0] tmp_i_fu_374_p2;
reg   [0:0] tmp_i_reg_1155;
wire   [3:0] p_rec_i_fu_380_p2;
reg   [3:0] p_rec_i_reg_1159;
wire   [7:0] p_str3_load_cast_fu_386_p1;
reg   [7:0] p_str3_load_cast_reg_1164;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_117;
reg    ap_sig_bdd_124;
reg   [31:0] x1_reg_1169;
reg   [31:0] tmp_18_reg_1178;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_136;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_147;
wire   [0:0] tmp_i3_fu_404_p2;
reg   [0:0] tmp_i3_reg_1190;
wire   [1:0] p_rec_i8_fu_410_p2;
reg   [1:0] p_rec_i8_reg_1194;
wire   [7:0] p_str4_load_cast_fu_416_p1;
reg   [7:0] p_str4_load_cast_reg_1199;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_160;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_169;
wire   [7:0] p_str5_load_cast_fu_434_p1;
reg   [7:0] p_str5_load_cast_reg_1212;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_178;
reg   [0:0] p_0_rec_i9_reg_327;
reg    ap_sig_bdd_185;
reg   [0:0] p_Result_s_reg_1217;
wire   [7:0] loc_V_fu_445_p4;
reg   [7:0] loc_V_reg_1223;
wire   [22:0] loc_V_1_fu_454_p1;
reg   [22:0] loc_V_1_reg_1230;
wire   [0:0] closepath_fu_457_p2;
reg   [0:0] closepath_reg_1237;
wire   [3:0] tmp_9_fu_492_p1;
reg   [3:0] tmp_9_reg_1248;
wire   [23:0] p_Result_19_fu_511_p3;
reg   [23:0] p_Result_19_reg_1256;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_208;
reg   [70:0] Med_V_reg_1261;
wire   [0:0] tmp_48_i_fu_539_p2;
reg   [0:0] tmp_48_i_reg_1266;
wire   [0:0] notrhs_i_fu_544_p2;
reg   [0:0] notrhs_i_reg_1272;
wire   [7:0] storemerge_i_i_fu_554_p3;
reg   [7:0] storemerge_i_i_reg_1277;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_223;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_done;
wire   [48:0] p_Val2_7_fu_598_p3;
reg   [48:0] p_Val2_7_reg_1282;
reg   [17:0] p_Result_i3_i_i_reg_1287;
wire   [0:0] cos_basis_fu_616_p10;
reg   [0:0] cos_basis_reg_1292;
wire   [0:0] tmp_46_i_fu_721_p3;
reg   [0:0] tmp_46_i_reg_1299;
wire   [0:0] or_cond_i_fu_734_p2;
reg   [0:0] or_cond_i_reg_1304;
wire   [0:0] sel_tmp4_i_fu_760_p2;
reg   [0:0] sel_tmp4_i_reg_1309;
reg   [30:0] p_Val2_15_reg_1314;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_248;
reg   [0:0] tmp_12_reg_1319;
wire   [7:0] Ex_V_fu_834_p2;
reg   [7:0] Ex_V_reg_1324;
reg   [0:0] isNeg_reg_1330;
wire   [30:0] p_Val2_29_fu_850_p2;
reg   [30:0] p_Val2_29_reg_1336;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_263;
wire   [8:0] sh_assign_fu_864_p3;
reg   [8:0] sh_assign_reg_1343;
reg   [16:0] p_Val2_s_reg_1349;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_274;
reg   [8:0] tmp_35_i_reg_1354;
wire   [7:0] Ex_V_1_fu_945_p3;
reg   [7:0] Ex_V_1_reg_1359;
wire   [30:0] Mx_V_1_fu_951_p3;
reg   [30:0] Mx_V_1_reg_1364;
reg   [16:0] tmp_37_i_reg_1384;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_295;
reg   [29:0] p_Val2_18_reg_1389;
reg   [22:0] hls_sin_cos_K1_V_load_reg_1394;
reg   [14:0] hls_sin_cos_K2_V_load_reg_1399;
reg   [23:0] tmp_5_i_reg_1404;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_307;
reg   [15:0] tmp_7_i_reg_1409;
wire  signed [31:0] r_V_fu_1050_p2;
reg  signed [31:0] r_V_reg_1414;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_318;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_327;
reg   [30:0] p_0_i_reg_1429;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_338;
wire  signed [8:0] r_V_1_fu_1082_p2;
reg  signed [8:0] r_V_1_reg_1434;
wire   [0:0] p_Result_17_fu_1101_p2;
reg   [0:0] p_Result_17_reg_1439;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_349;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_done;
wire   [30:0] tmp_15_fu_1106_p1;
reg   [30:0] tmp_15_reg_1444;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_idle;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_ready;
wire   [70:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_a_V;
wire   [23:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_b_V;
wire   [94:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_return;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_idle;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_ready;
wire   [30:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_in_V;
wire   [8:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_prescale;
wire   [31:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_return;
wire    grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start;
wire    grp_xillybus_wrapper_xilly_decprint_fu_354_ap_done;
wire    grp_xillybus_wrapper_xilly_decprint_fu_354_ap_idle;
wire    grp_xillybus_wrapper_xilly_decprint_fu_354_ap_ready;
wire   [31:0] grp_xillybus_wrapper_xilly_decprint_fu_354_val_r;
wire   [7:0] grp_xillybus_wrapper_xilly_decprint_fu_354_debug_ready;
wire   [7:0] grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out;
wire    grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld;
reg   [3:0] p_0_rec_i_reg_305;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_396;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_403;
wire   [0:0] tmp_5_fu_390_p1;
reg   [1:0] p_0_rec_i2_reg_316;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_417;
wire   [0:0] tmp_6_fu_420_p1;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_429;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_439;
wire   [0:0] tmp_17_fu_502_p1;
reg    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg = 1'b0;
reg    grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg = 1'b0;
reg    grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg = 1'b0;
wire   [63:0] p_0_rec_i_cast_fu_369_p1;
wire   [63:0] p_0_rec_i2_cast_fu_399_p1;
wire   [63:0] p_0_rec_i9_cast_fu_429_p1;
wire   [63:0] tmp_i2_i_i_fu_487_p1;
wire   [63:0] tmp_38_i_fu_957_p1;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_481;
wire   [31:0] y1_fu_496_p2;
wire   [31:0] y2_fu_1145_p1;
wire   [7:0] p_op_i_i_fu_463_p2;
wire   [7:0] addr_V_fu_469_p3;
wire   [3:0] tmp_4_fu_477_p4;
wire   [99:0] tmp_23_i_i_i_fu_519_p1;
wire   [99:0] r_V_3_fu_522_p2;
wire   [7:0] p_i_i_fu_549_p2;
wire   [2:0] tmp_5_i_i_fu_571_p4;
wire   [2:0] p_Val2_28_fu_581_p3;
wire   [48:0] p_Val2_5_fu_561_p4;
wire   [0:0] tmp_10_fu_588_p1;
wire   [48:0] p_Val2_i_i_fu_592_p2;
wire   [0:0] cos_basis_fu_616_p1;
wire  signed [0:0] cos_basis_fu_616_p2;
wire  signed [0:0] cos_basis_fu_616_p3;
wire   [0:0] cos_basis_fu_616_p4;
wire   [0:0] cos_basis_fu_616_p5;
wire  signed [0:0] cos_basis_fu_616_p6;
wire  signed [0:0] cos_basis_fu_616_p7;
wire   [0:0] cos_basis_fu_616_p8;
wire   [2:0] cos_basis_fu_616_p9;
wire   [0:0] tmp_fu_645_p1;
wire   [0:0] tmp_fu_645_p2;
wire   [0:0] tmp_fu_645_p3;
wire  signed [0:0] tmp_fu_645_p4;
wire  signed [0:0] tmp_fu_645_p5;
wire  signed [0:0] tmp_fu_645_p6;
wire  signed [0:0] tmp_fu_645_p7;
wire   [0:0] tmp_fu_645_p8;
wire   [0:0] tmp_fu_645_p9;
wire  signed [0:0] tmp_fu_645_p10;
wire  signed [0:0] tmp_fu_645_p11;
wire  signed [0:0] tmp_fu_645_p12;
wire  signed [0:0] tmp_fu_645_p13;
wire   [0:0] tmp_fu_645_p14;
wire   [0:0] tmp_fu_645_p15;
wire   [0:0] tmp_fu_645_p16;
wire   [3:0] tmp_fu_645_p17;
wire   [3:0] p_Result_25_fu_638_p3;
wire   [0:0] tmp_1_fu_683_p1;
wire   [0:0] tmp_1_fu_683_p2;
wire  signed [0:0] tmp_1_fu_683_p3;
wire   [0:0] tmp_1_fu_683_p4;
wire  signed [0:0] tmp_1_fu_683_p5;
wire  signed [0:0] tmp_1_fu_683_p6;
wire   [0:0] tmp_1_fu_683_p7;
wire  signed [0:0] tmp_1_fu_683_p8;
wire  signed [0:0] tmp_1_fu_683_p9;
wire   [0:0] tmp_1_fu_683_p10;
wire  signed [0:0] tmp_1_fu_683_p11;
wire  signed [0:0] tmp_1_fu_683_p12;
wire   [0:0] tmp_1_fu_683_p13;
wire  signed [0:0] tmp_1_fu_683_p14;
wire   [0:0] tmp_1_fu_683_p15;
wire   [0:0] tmp_1_fu_683_p16;
wire   [3:0] tmp_1_fu_683_p17;
wire   [0:0] tmp_fu_645_p18;
wire   [0:0] tmp_1_fu_683_p18;
wire   [0:0] tmp_47_i_fu_729_p2;
wire   [0:0] notlhs_i_fu_739_p2;
wire   [0:0] sel_tmp3_i_fu_749_p2;
wire   [0:0] tmp3_fu_754_p2;
wire   [0:0] sel_tmp1_i_fu_744_p2;
wire   [18:0] p_Result_20_fu_766_p3;
reg   [18:0] p_Result_21_fu_773_p4;
wire   [31:0] p_Result_22_fu_783_p3;
reg   [31:0] val_assign_fu_791_p3;
wire   [4:0] Mx_zeros_V_fu_799_p1;
wire   [48:0] tmp_1_i_i_fu_803_p1;
wire   [48:0] p_Val2_9_fu_807_p2;
wire   [7:0] tmp_6_i_i_fu_830_p1;
wire   [30:0] tmp_3_i_i_fu_847_p1;
wire  signed [8:0] sh_i_i_cast_fu_855_p1;
wire  signed [8:0] tmp_8_i_i_fu_858_p2;
wire  signed [30:0] sh_assign_1_i_i_cast_fu_874_p1;
wire   [30:0] tmp_10_i_i_fu_880_p2;
wire   [31:0] tmp_9_i_i_fu_877_p1;
wire  signed [31:0] sh_assign_1_i_i_cast4_fu_871_p1;
wire   [31:0] tmp_10_i_i_cast_fu_885_p1;
wire   [31:0] tmp_12_i_i_fu_889_p2;
wire   [31:0] p_Val2_0_i234_in_i_i_fu_895_p3;
wire   [0:0] sin_basis_fu_932_p2;
wire   [6:0] p_Result_i_fu_902_p4;
wire   [7:0] p_Result_23_fu_937_p3;
wire   [8:0] p_Val2_17_fu_967_p0;
wire   [17:0] OP1_V_3_fu_964_p1;
wire   [8:0] p_Val2_17_fu_967_p1;
wire   [17:0] p_Val2_17_fu_967_p2;
wire  signed [22:0] p_Val2_1_fu_989_p0;
wire   [16:0] p_Val2_1_fu_989_p1;
wire  signed [39:0] p_Val2_1_fu_989_p2;
wire   [16:0] p_Val2_6_fu_1011_p0;
wire  signed [14:0] p_Val2_6_fu_1011_p1;
wire  signed [31:0] p_Val2_6_fu_1011_p2;
wire   [30:0] p_Val2_19_fu_1027_p3;
wire  signed [31:0] tmp_40_i_fu_1034_p1;
wire  signed [31:0] tmp_41_i_fu_1038_p1;
wire  signed [31:0] p_Val2_20_fu_1041_p2;
wire  signed [31:0] tmp_43_i_cast_fu_1047_p1;
wire  signed [31:0] grp_fu_1062_p0;
wire   [30:0] grp_fu_1062_p1;
wire  signed [61:0] grp_fu_1062_p2;
wire  signed [8:0] rhs_V_fu_1079_p1;
wire   [31:0] p_Val2_22_fu_1089_p1;
wire   [0:0] p_Result_24_fu_1093_p3;
wire   [31:0] p_Result_26_fu_1110_p3;
wire   [31:0] p_Result_27_fu_1121_p3;
wire   [31:0] ret_i_i_i_fu_1127_p1;
wire   [31:0] ret_i_i_i_i_fu_1117_p1;
wire   [31:0] sel_tmp5_i_fu_1131_p3;
wire   [31:0] x2_fu_1138_p3;
wire    grp_fu_1062_ce;
reg   [27:0] ap_NS_fsm;
wire   [61:0] grp_fu_1062_p10;
wire   [39:0] p_Val2_1_fu_989_p10;
wire   [31:0] p_Val2_6_fu_1011_p00;


xillybus_wrapper_p_str3 #(
    .DataWidth( 7 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
p_str3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str3_address0 ),
    .ce0( p_str3_ce0 ),
    .q0( p_str3_q0 )
);

xillybus_wrapper_p_str4 #(
    .DataWidth( 7 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_str4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str4_address0 ),
    .ce0( p_str4_ce0 ),
    .q0( p_str4_q0 )
);

xillybus_wrapper_p_str5 #(
    .DataWidth( 4 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_str5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str5_address0 ),
    .ce0( p_str5_ce0 ),
    .q0( p_str5_q0 )
);

xillybus_wrapper_hls_ref_4oPi_table_100_V #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_100_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_ref_4oPi_table_100_V_address0 ),
    .ce0( hls_ref_4oPi_table_100_V_ce0 ),
    .q0( hls_ref_4oPi_table_100_V_q0 )
);

xillybus_wrapper_hls_sin_cos_K0_V #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K0_V_address0 ),
    .ce0( hls_sin_cos_K0_V_ce0 ),
    .q0( hls_sin_cos_K0_V_q0 )
);

xillybus_wrapper_hls_sin_cos_K1_V #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K1_V_address0 ),
    .ce0( hls_sin_cos_K1_V_ce0 ),
    .q0( hls_sin_cos_K1_V_q0 )
);

xillybus_wrapper_hls_sin_cos_K2_V #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K2_V_address0 ),
    .ce0( hls_sin_cos_K2_V_ce0 ),
    .q0( hls_sin_cos_K2_V_q0 )
);

xillybus_wrapper_big_mult_v3small_71_24_17_s grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start ),
    .ap_done( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_done ),
    .ap_idle( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_idle ),
    .ap_ready( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_ready ),
    .a_V( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_a_V ),
    .b_V( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_b_V ),
    .ap_return( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_return )
);

xillybus_wrapper_my_to_float_31_1_s grp_xillybus_wrapper_my_to_float_31_1_s_fu_348(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start ),
    .ap_done( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_done ),
    .ap_idle( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_idle ),
    .ap_ready( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_ready ),
    .in_V( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_in_V ),
    .prescale( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_prescale ),
    .ap_return( grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_return )
);

xillybus_wrapper_xilly_decprint grp_xillybus_wrapper_xilly_decprint_fu_354(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start ),
    .ap_done( grp_xillybus_wrapper_xilly_decprint_fu_354_ap_done ),
    .ap_idle( grp_xillybus_wrapper_xilly_decprint_fu_354_ap_idle ),
    .ap_ready( grp_xillybus_wrapper_xilly_decprint_fu_354_ap_ready ),
    .val_r( grp_xillybus_wrapper_xilly_decprint_fu_354_val_r ),
    .debug_ready( grp_xillybus_wrapper_xilly_decprint_fu_354_debug_ready ),
    .debug_out( grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out ),
    .debug_out_ap_vld( grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld )
);

xillybus_wrapper_mux_8to1_sel3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
xillybus_wrapper_mux_8to1_sel3_1_1_U12(
    .din1( cos_basis_fu_616_p1 ),
    .din2( cos_basis_fu_616_p2 ),
    .din3( cos_basis_fu_616_p3 ),
    .din4( cos_basis_fu_616_p4 ),
    .din5( cos_basis_fu_616_p5 ),
    .din6( cos_basis_fu_616_p6 ),
    .din7( cos_basis_fu_616_p7 ),
    .din8( cos_basis_fu_616_p8 ),
    .din9( cos_basis_fu_616_p9 ),
    .dout( cos_basis_fu_616_p10 )
);

xillybus_wrapper_mux_16to1_sel4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
xillybus_wrapper_mux_16to1_sel4_1_1_U13(
    .din1( tmp_fu_645_p1 ),
    .din2( tmp_fu_645_p2 ),
    .din3( tmp_fu_645_p3 ),
    .din4( tmp_fu_645_p4 ),
    .din5( tmp_fu_645_p5 ),
    .din6( tmp_fu_645_p6 ),
    .din7( tmp_fu_645_p7 ),
    .din8( tmp_fu_645_p8 ),
    .din9( tmp_fu_645_p9 ),
    .din10( tmp_fu_645_p10 ),
    .din11( tmp_fu_645_p11 ),
    .din12( tmp_fu_645_p12 ),
    .din13( tmp_fu_645_p13 ),
    .din14( tmp_fu_645_p14 ),
    .din15( tmp_fu_645_p15 ),
    .din16( tmp_fu_645_p16 ),
    .din17( tmp_fu_645_p17 ),
    .dout( tmp_fu_645_p18 )
);

xillybus_wrapper_mux_16to1_sel4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
xillybus_wrapper_mux_16to1_sel4_1_1_U14(
    .din1( tmp_1_fu_683_p1 ),
    .din2( tmp_1_fu_683_p2 ),
    .din3( tmp_1_fu_683_p3 ),
    .din4( tmp_1_fu_683_p4 ),
    .din5( tmp_1_fu_683_p5 ),
    .din6( tmp_1_fu_683_p6 ),
    .din7( tmp_1_fu_683_p7 ),
    .din8( tmp_1_fu_683_p8 ),
    .din9( tmp_1_fu_683_p9 ),
    .din10( tmp_1_fu_683_p10 ),
    .din11( tmp_1_fu_683_p11 ),
    .din12( tmp_1_fu_683_p12 ),
    .din13( tmp_1_fu_683_p13 ),
    .din14( tmp_1_fu_683_p14 ),
    .din15( tmp_1_fu_683_p15 ),
    .din16( tmp_1_fu_683_p16 ),
    .din17( tmp_1_fu_683_p17 ),
    .dout( tmp_1_fu_683_p18 )
);

xillybus_wrapper_mul_32s_31ns_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
xillybus_wrapper_mul_32s_31ns_62_6_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1062_p0 ),
    .din1( grp_fu_1062_p1 ),
    .ce( grp_fu_1062_ce ),
    .dout( grp_fu_1062_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
            grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_ready)) begin
            grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
            grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_ready)) begin
            grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_i3_reg_1190))) begin
            grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xillybus_wrapper_xilly_decprint_fu_354_ap_ready)) begin
            grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_6_fu_420_p1))) begin
        p_0_rec_i2_reg_316 <= p_rec_i8_reg_1194;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(in_r_empty_n == ap_const_logic_0))) begin
        p_0_rec_i2_reg_316 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & ~(ap_const_lv1_0 == tmp_17_fu_502_p1))) begin
        p_0_rec_i9_reg_327 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & ~(ap_const_logic_0 == grp_xillybus_wrapper_xilly_decprint_fu_354_ap_done))) begin
        p_0_rec_i9_reg_327 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_5_fu_390_p1))) begin
        p_0_rec_i_reg_305 <= p_rec_i_reg_1159;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        p_0_rec_i_reg_305 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        Ex_V_1_reg_1359 <= Ex_V_1_fu_945_p3;
        Mx_V_1_reg_1364 <= Mx_V_1_fu_951_p3;
        p_Val2_s_reg_1349 <= {{p_Val2_0_i234_in_i_i_fu_895_p3[ap_const_lv32_17 : ap_const_lv32_7]}};
        tmp_35_i_reg_1354 <= {{p_Val2_0_i234_in_i_i_fu_895_p3[ap_const_lv32_17 : ap_const_lv32_F]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        Ex_V_reg_1324 <= Ex_V_fu_834_p2;
        isNeg_reg_1330 <= Ex_V_fu_834_p2[ap_const_lv32_7];
        p_Val2_15_reg_1314 <= {{p_Val2_9_fu_807_p2[ap_const_lv32_30 : ap_const_lv32_12]}};
        tmp_12_reg_1319 <= p_Val2_9_fu_807_p2[ap_const_lv32_11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        Med_V_reg_1261 <= {{r_V_3_fu_522_p2[ap_const_lv32_63 : ap_const_lv32_1D]}};
        notrhs_i_reg_1272 <= notrhs_i_fu_544_p2;
        p_Result_19_reg_1256[22 : 0] <= p_Result_19_fu_511_p3[22 : 0];
        tmp_48_i_reg_1266 <= tmp_48_i_fu_539_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_327) & ~ap_sig_bdd_185)) begin
        closepath_reg_1237 <= closepath_fu_457_p2;
        loc_V_1_reg_1230 <= loc_V_1_fu_454_p1;
        loc_V_reg_1223 <= {{tmp_18_reg_1178[ap_const_lv32_1E : ap_const_lv32_17]}};
        p_Result_s_reg_1217 <= tmp_18_reg_1178[ap_const_lv32_1F];
        tmp_9_reg_1248 <= tmp_9_fu_492_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_logic_0 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_done))) begin
        cos_basis_reg_1292 <= cos_basis_fu_616_p10;
        or_cond_i_reg_1304 <= or_cond_i_fu_734_p2;
        p_Result_i3_i_i_reg_1287 <= {{p_Val2_7_fu_598_p3[ap_const_lv32_30 : ap_const_lv32_1F]}};
        p_Val2_7_reg_1282 <= p_Val2_7_fu_598_p3;
        sel_tmp4_i_reg_1309 <= sel_tmp4_i_fu_760_p2;
        storemerge_i_i_reg_1277 <= storemerge_i_i_fu_554_p3;
        tmp_46_i_reg_1299 <= tmp_46_i_fu_721_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        hls_sin_cos_K1_V_load_reg_1394 <= hls_sin_cos_K1_V_q0;
        hls_sin_cos_K2_V_load_reg_1399 <= hls_sin_cos_K2_V_q0;
        p_Val2_18_reg_1389 <= hls_sin_cos_K0_V_q0;
        tmp_37_i_reg_1384 <= {{p_Val2_17_fu_967_p2[ap_const_lv32_11 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        p_0_i_reg_1429 <= {{grp_fu_1062_p2[ap_const_lv32_3D : ap_const_lv32_1F]}};
        r_V_1_reg_1434 <= r_V_1_fu_1082_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_done) & ~(ap_const_lv1_0 == sel_tmp4_i_reg_1309) & (ap_const_lv1_0 == or_cond_i_reg_1304))) begin
        p_Result_17_reg_1439 <= p_Result_17_fu_1101_p2;
        tmp_15_reg_1444 <= tmp_15_fu_1106_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        p_Val2_29_reg_1336 <= p_Val2_29_fu_850_p2;
        sh_assign_reg_1343 <= sh_assign_fu_864_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_rec_i8_reg_1194 <= p_rec_i8_fu_410_p2;
        tmp_i3_reg_1190 <= tmp_i3_fu_404_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_rec_i_reg_1159 <= p_rec_i_fu_380_p2;
        tmp_i_reg_1155 <= tmp_i_fu_374_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_124)) begin
        p_str3_load_cast_reg_1164[6 : 0] <= p_str3_load_cast_fu_386_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        p_str4_load_cast_reg_1199[6 : 0] <= p_str4_load_cast_fu_416_p1[6 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~ap_sig_bdd_185)) begin
        p_str5_load_cast_reg_1212[3 : 0] <= p_str5_load_cast_fu_434_p1[3 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        r_V_reg_1414 <= r_V_fu_1050_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(in_r_empty_n == ap_const_logic_0))) begin
        tmp_18_reg_1178 <= in_r_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        tmp_5_i_reg_1404 <= {{p_Val2_1_fu_989_p2[ap_const_lv32_27 : ap_const_lv32_10]}};
        tmp_7_i_reg_1409 <= {{p_Val2_6_fu_1011_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_i_reg_1155 == ap_const_lv1_0) & ~ap_sig_bdd_124)) begin
        x1_reg_1169 <= in_r_dout;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_169)
begin
    if (ap_sig_bdd_169) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_178)
begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_439)
begin
    if (ap_sig_bdd_439) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_208)
begin
    if (ap_sig_bdd_208) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_223)
begin
    if (ap_sig_bdd_223) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_248)
begin
    if (ap_sig_bdd_248) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_263)
begin
    if (ap_sig_bdd_263) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_274)
begin
    if (ap_sig_bdd_274) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_295)
begin
    if (ap_sig_bdd_295) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_307)
begin
    if (ap_sig_bdd_307) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_396)
begin
    if (ap_sig_bdd_396) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_318)
begin
    if (ap_sig_bdd_318) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_327)
begin
    if (ap_sig_bdd_327) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st26_fsm_25 assign process. ///
always @ (ap_sig_bdd_338)
begin
    if (ap_sig_bdd_338) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st27_fsm_26 assign process. ///
always @ (ap_sig_bdd_349)
begin
    if (ap_sig_bdd_349) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st28_fsm_27 assign process. ///
always @ (ap_sig_bdd_481)
begin
    if (ap_sig_bdd_481) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_103)
begin
    if (ap_sig_bdd_103) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_117)
begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_403)
begin
    if (ap_sig_bdd_403) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_136)
begin
    if (ap_sig_bdd_136) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_147)
begin
    if (ap_sig_bdd_147) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_160)
begin
    if (ap_sig_bdd_160) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_417)
begin
    if (ap_sig_bdd_417) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_429)
begin
    if (ap_sig_bdd_429) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// debug_out assign process. ///
always @ (p_str3_load_cast_reg_1164 or tmp_i3_reg_1190 or p_str4_load_cast_reg_1199 or ap_sig_cseq_ST_st7_fsm_6 or p_str5_load_cast_reg_1212 or grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out or grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld or ap_sig_cseq_ST_st4_fsm_3 or tmp_5_fu_390_p1 or ap_sig_cseq_ST_st8_fsm_7 or tmp_6_fu_420_p1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st12_fsm_11 or tmp_17_fu_502_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & ~(ap_const_lv1_0 == tmp_17_fu_502_p1))) begin
        debug_out = p_str5_load_cast_reg_1212;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_6_fu_420_p1))) begin
        debug_out = p_str4_load_cast_reg_1199;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_5_fu_390_p1))) begin
        debug_out = p_str3_load_cast_reg_1164;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_i3_reg_1190) & (ap_const_logic_1 == grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_logic_1 == grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld)))) begin
        debug_out = grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out;
    end else begin
        debug_out = 'bx;
    end
end

/// debug_out_ap_vld assign process. ///
always @ (tmp_i3_reg_1190 or ap_sig_cseq_ST_st7_fsm_6 or grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld or ap_sig_cseq_ST_st4_fsm_3 or tmp_5_fu_390_p1 or ap_sig_cseq_ST_st8_fsm_7 or tmp_6_fu_420_p1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st12_fsm_11 or tmp_17_fu_502_p1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_5_fu_390_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_6_fu_420_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & ~(ap_const_lv1_0 == tmp_17_fu_502_p1)))) begin
        debug_out_ap_vld = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_i3_reg_1190)))) begin
        debug_out_ap_vld = grp_xillybus_wrapper_xilly_decprint_fu_354_debug_out_ap_vld;
    end else begin
        debug_out_ap_vld = ap_const_logic_0;
    end
end

/// hls_ref_4oPi_table_100_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st11_fsm_10 or ap_sig_bdd_185)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~ap_sig_bdd_185)) begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_1;
    end else begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K0_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st17_fsm_16)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K1_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st17_fsm_16)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K2_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st17_fsm_16)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_0;
    end
end

/// in_r_read assign process. ///
always @ (in_r_empty_n or tmp_i_reg_1155 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_bdd_124 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_i_reg_1155 == ap_const_lv1_0) & ~ap_sig_bdd_124) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(in_r_empty_n == ap_const_logic_0)))) begin
        in_r_read = ap_const_logic_1;
    end else begin
        in_r_read = ap_const_logic_0;
    end
end

/// out_r_din assign process. ///
always @ (out_r_full_n or ap_sig_cseq_ST_st11_fsm_10 or p_0_rec_i9_reg_327 or ap_sig_bdd_185 or ap_sig_cseq_ST_st28_fsm_27 or y1_fu_496_p2 or y2_fu_1145_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) & ~(out_r_full_n == ap_const_logic_0))) begin
        out_r_din = y2_fu_1145_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_327) & ~ap_sig_bdd_185)) begin
        out_r_din = y1_fu_496_p2;
    end else begin
        out_r_din = 'bx;
    end
end

/// out_r_write assign process. ///
always @ (out_r_full_n or ap_sig_cseq_ST_st11_fsm_10 or p_0_rec_i9_reg_327 or ap_sig_bdd_185 or ap_sig_cseq_ST_st28_fsm_27)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_327) & ~ap_sig_bdd_185) | ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) & ~(out_r_full_n == ap_const_logic_0)))) begin
        out_r_write = ap_const_logic_1;
    end else begin
        out_r_write = ap_const_logic_0;
    end
end

/// p_str3_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_str3_ce0 = ap_const_logic_1;
    end else begin
        p_str3_ce0 = ap_const_logic_0;
    end
end

/// p_str4_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_str4_ce0 = ap_const_logic_1;
    end else begin
        p_str4_ce0 = ap_const_logic_0;
    end
end

/// p_str5_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        p_str5_ce0 = ap_const_logic_1;
    end else begin
        p_str5_ce0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (in_r_empty_n or out_r_full_n or ap_CS_fsm or tmp_i_reg_1155 or ap_sig_bdd_124 or tmp_i3_reg_1190 or p_0_rec_i9_reg_327 or ap_sig_bdd_185 or grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_done or grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_done or grp_xillybus_wrapper_xilly_decprint_fu_354_ap_done or tmp_5_fu_390_p1 or tmp_6_fu_420_p1 or tmp_17_fu_502_p1)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((~(tmp_i_reg_1155 == ap_const_lv1_0) & ~ap_sig_bdd_124)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if (((tmp_i_reg_1155 == ap_const_lv1_0) & ~ap_sig_bdd_124)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_lv1_0 == tmp_5_fu_390_p1)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(in_r_empty_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(ap_const_lv1_0 == tmp_i3_reg_1190)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(ap_const_lv1_0 == tmp_6_fu_420_p1)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            if (~(ap_const_logic_0 == grp_xillybus_wrapper_xilly_decprint_fu_354_ap_done)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            if ((~(ap_const_lv1_0 == p_0_rec_i9_reg_327) & ~ap_sig_bdd_185)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if (((ap_const_lv1_0 == p_0_rec_i9_reg_327) & ~ap_sig_bdd_185)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            if (~(ap_const_lv1_0 == tmp_17_fu_502_p1)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            if (~(ap_const_logic_0 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            if (~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_done)) begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end
        end
        ap_ST_st28_fsm_27 : 
        begin
            if (~(out_r_full_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_1_fu_945_p3 = ((cos_basis_reg_1292[0:0]===1'b1)? ap_const_lv8_0: Ex_V_reg_1324);
assign Ex_V_fu_834_p2 = (storemerge_i_i_reg_1277 - tmp_6_i_i_fu_830_p1);
assign Mx_V_1_fu_951_p3 = ((cos_basis_reg_1292[0:0]===1'b1)? ap_const_lv31_7FFFFFFF: p_Val2_29_reg_1336);
assign Mx_zeros_V_fu_799_p1 = val_assign_fu_791_p3[4:0];
assign OP1_V_3_fu_964_p1 = tmp_35_i_reg_1354;
assign addr_V_fu_469_p3 = ((closepath_fu_457_p2[0:0]===1'b1)? ap_const_lv8_3F: p_op_i_i_fu_463_p2);

/// ap_sig_bdd_103 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_103 = (ap_CS_fsm[ap_const_lv32_1] == ap_const_lv1_1);
end

/// ap_sig_bdd_117 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_124 assign process. ///
always @ (in_r_empty_n or tmp_i_reg_1155)
begin
    ap_sig_bdd_124 = ((in_r_empty_n == ap_const_logic_0) & ~(tmp_i_reg_1155 == ap_const_lv1_0));
end

/// ap_sig_bdd_136 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_136 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_147 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_147 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_160 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_160 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_169 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_178 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_185 assign process. ///
always @ (out_r_full_n or p_0_rec_i9_reg_327)
begin
    ap_sig_bdd_185 = ((out_r_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_327));
end

/// ap_sig_bdd_208 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_208 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_223 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_223 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_248 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_248 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_263 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_263 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_274 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_274 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_295 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_295 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_307 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_307 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_318 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_318 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_327 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_327 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_338 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_338 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_349 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_396 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_396 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_0]);
end

/// ap_sig_bdd_403 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_403 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_417 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_417 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_429 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_429 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_439 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_439 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_481 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_481 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end
assign closepath_fu_457_p2 = (loc_V_fu_445_p4 < ap_const_lv8_7E? 1'b1: 1'b0);
assign cos_basis_fu_616_p1 = ap_const_lv1_0;
assign cos_basis_fu_616_p2 = ap_const_lv1_1;
assign cos_basis_fu_616_p3 = ap_const_lv1_1;
assign cos_basis_fu_616_p4 = ap_const_lv1_0;
assign cos_basis_fu_616_p5 = ap_const_lv1_0;
assign cos_basis_fu_616_p6 = ap_const_lv1_1;
assign cos_basis_fu_616_p7 = ap_const_lv1_1;
assign cos_basis_fu_616_p8 = ap_const_lv1_0;
assign cos_basis_fu_616_p9 = p_Val2_28_fu_581_p3;
assign grp_fu_1062_ce = ap_const_logic_1;
assign grp_fu_1062_p0 = r_V_reg_1414;
assign grp_fu_1062_p1 = grp_fu_1062_p10;
assign grp_fu_1062_p10 = Mx_V_1_reg_1364;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_a_V = Med_V_reg_1261;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start = grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_b_V = p_Result_19_reg_1256;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start = grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_in_V = p_0_i_reg_1429;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_prescale = r_V_1_reg_1434;
assign grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start = grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg;
assign grp_xillybus_wrapper_xilly_decprint_fu_354_debug_ready = debug_ready;
assign grp_xillybus_wrapper_xilly_decprint_fu_354_val_r = x1_reg_1169;
assign hls_ref_4oPi_table_100_V_address0 = tmp_i2_i_i_fu_487_p1;
assign hls_sin_cos_K0_V_address0 = tmp_38_i_fu_957_p1;
assign hls_sin_cos_K1_V_address0 = tmp_38_i_fu_957_p1;
assign hls_sin_cos_K2_V_address0 = tmp_38_i_fu_957_p1;
assign loc_V_1_fu_454_p1 = tmp_18_reg_1178[22:0];
assign loc_V_fu_445_p4 = {{tmp_18_reg_1178[ap_const_lv32_1E : ap_const_lv32_17]}};
assign notlhs_i_fu_739_p2 = (loc_V_reg_1223 != ap_const_lv8_FF? 1'b1: 1'b0);
assign notrhs_i_fu_544_p2 = (loc_V_1_reg_1230 != ap_const_lv23_0? 1'b1: 1'b0);
assign or_cond_i_fu_734_p2 = (tmp_47_i_fu_729_p2 & tmp_48_i_reg_1266);
assign p_0_rec_i2_cast_fu_399_p1 = p_0_rec_i2_reg_316;
assign p_0_rec_i9_cast_fu_429_p1 = p_0_rec_i9_reg_327;
assign p_0_rec_i_cast_fu_369_p1 = p_0_rec_i_reg_305;
assign p_Result_17_fu_1101_p2 = (tmp_46_i_reg_1299 | p_Result_24_fu_1093_p3);
assign p_Result_19_fu_511_p3 = {{ap_const_lv1_1}, {loc_V_1_reg_1230}};
assign p_Result_20_fu_766_p3 = {{p_Result_i3_i_i_reg_1287}, {ap_const_lv1_1}};

integer ap_tvar_int_0;

always @ (p_Result_20_fu_766_p3) begin
    for (ap_tvar_int_0 = 19 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_12 - ap_const_lv32_0) begin
            p_Result_21_fu_773_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_21_fu_773_p4[ap_tvar_int_0] = p_Result_20_fu_766_p3[ap_const_lv32_12 - ap_tvar_int_0];
        end
    end
end


assign p_Result_22_fu_783_p3 = {{ap_const_lv13_1FFF}, {p_Result_21_fu_773_p4}};
assign p_Result_23_fu_937_p3 = {{sin_basis_fu_932_p2}, {p_Result_i_fu_902_p4}};
assign p_Result_24_fu_1093_p3 = p_Val2_22_fu_1089_p1[ap_const_lv32_1F];
assign p_Result_25_fu_638_p3 = {{p_Result_s_reg_1217}, {p_Val2_28_fu_581_p3}};
assign p_Result_26_fu_1110_p3 = {{p_Result_s_reg_1217}, {ap_const_lv31_0}};
assign p_Result_27_fu_1121_p3 = {{p_Result_17_reg_1439}, {tmp_15_reg_1444}};
assign p_Result_i_fu_902_p4 = {{p_Val2_0_i234_in_i_i_fu_895_p3[ap_const_lv32_1E : ap_const_lv32_18]}};
assign p_Val2_0_i234_in_i_i_fu_895_p3 = ((isNeg_reg_1330[0:0]===1'b1)? tmp_10_i_i_cast_fu_885_p1: tmp_12_i_i_fu_889_p2);
assign p_Val2_17_fu_967_p0 = OP1_V_3_fu_964_p1;
assign p_Val2_17_fu_967_p1 = OP1_V_3_fu_964_p1;
assign p_Val2_17_fu_967_p2 = (p_Val2_17_fu_967_p0 * p_Val2_17_fu_967_p1);
assign p_Val2_19_fu_1027_p3 = {{p_Val2_18_reg_1389}, {ap_const_lv1_0}};
assign p_Val2_1_fu_989_p0 = hls_sin_cos_K1_V_load_reg_1394;
assign p_Val2_1_fu_989_p1 = p_Val2_1_fu_989_p10;
assign p_Val2_1_fu_989_p10 = p_Val2_s_reg_1349;
assign p_Val2_1_fu_989_p2 = ($signed(p_Val2_1_fu_989_p0) * $signed({{1'b0}, {p_Val2_1_fu_989_p1}}));
assign p_Val2_20_fu_1041_p2 = ($signed(tmp_40_i_fu_1034_p1) + $signed(tmp_41_i_fu_1038_p1));
assign p_Val2_22_fu_1089_p1 = grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_return;
assign p_Val2_28_fu_581_p3 = ((closepath_reg_1237[0:0]===1'b1)? ap_const_lv3_0: tmp_5_i_i_fu_571_p4);
assign p_Val2_29_fu_850_p2 = (p_Val2_15_reg_1314 + tmp_3_i_i_fu_847_p1);
assign p_Val2_5_fu_561_p4 = {{grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_return[ap_const_lv32_43 : ap_const_lv32_13]}};
assign p_Val2_6_fu_1011_p0 = p_Val2_6_fu_1011_p00;
assign p_Val2_6_fu_1011_p00 = tmp_37_i_reg_1384;
assign p_Val2_6_fu_1011_p1 = hls_sin_cos_K2_V_load_reg_1399;
assign p_Val2_6_fu_1011_p2 = ($signed({{1'b0}, {p_Val2_6_fu_1011_p0}}) * $signed(p_Val2_6_fu_1011_p1));
assign p_Val2_7_fu_598_p3 = ((tmp_10_fu_588_p1[0:0]===1'b1)? p_Val2_i_i_fu_592_p2: p_Val2_5_fu_561_p4);
assign p_Val2_9_fu_807_p2 = p_Val2_7_reg_1282 << tmp_1_i_i_fu_803_p1;
assign p_Val2_i_i_fu_592_p2 = (ap_const_lv49_0 - p_Val2_5_fu_561_p4);
assign p_i_i_fu_549_p2 = ($signed(ap_const_lv8_83) + $signed(loc_V_reg_1223));
assign p_op_i_i_fu_463_p2 = ($signed(ap_const_lv8_C2) + $signed(loc_V_fu_445_p4));
assign p_rec_i8_fu_410_p2 = (p_0_rec_i2_reg_316 + ap_const_lv2_1);
assign p_rec_i_fu_380_p2 = (p_0_rec_i_reg_305 + ap_const_lv4_1);
assign p_str3_address0 = p_0_rec_i_cast_fu_369_p1;
assign p_str3_load_cast_fu_386_p1 = p_str3_q0;
assign p_str4_address0 = p_0_rec_i2_cast_fu_399_p1;
assign p_str4_load_cast_fu_416_p1 = p_str4_q0;
assign p_str5_address0 = p_0_rec_i9_cast_fu_429_p1;
assign p_str5_load_cast_fu_434_p1 = p_str5_q0;
assign r_V_1_fu_1082_p2 = ($signed(ap_const_lv9_0) - $signed(rhs_V_fu_1079_p1));
assign r_V_3_fu_522_p2 = hls_ref_4oPi_table_100_V_q0 << tmp_23_i_i_i_fu_519_p1;
assign r_V_fu_1050_p2 = ($signed(p_Val2_20_fu_1041_p2) + $signed(tmp_43_i_cast_fu_1047_p1));
assign ret_i_i_i_fu_1127_p1 = p_Result_27_fu_1121_p3;
assign ret_i_i_i_i_fu_1117_p1 = p_Result_26_fu_1110_p3;
assign rhs_V_fu_1079_p1 = $signed(Ex_V_1_reg_1359);
assign sel_tmp1_i_fu_744_p2 = (notrhs_i_reg_1272 | notlhs_i_fu_739_p2);
assign sel_tmp3_i_fu_749_p2 = (tmp_48_i_reg_1266 | notlhs_i_fu_739_p2);
assign sel_tmp4_i_fu_760_p2 = (tmp3_fu_754_p2 & sel_tmp1_i_fu_744_p2);
assign sel_tmp5_i_fu_1131_p3 = ((sel_tmp4_i_reg_1309[0:0]===1'b1)? ret_i_i_i_fu_1127_p1: ap_const_lv32_7FFFFFFF);
assign sh_assign_1_i_i_cast4_fu_871_p1 = $signed(sh_assign_reg_1343);
assign sh_assign_1_i_i_cast_fu_874_p1 = $signed(sh_assign_reg_1343);
assign sh_assign_fu_864_p3 = ((isNeg_reg_1330[0:0]===1'b1)? tmp_8_i_i_fu_858_p2: sh_i_i_cast_fu_855_p1);
assign sh_i_i_cast_fu_855_p1 = $signed(Ex_V_reg_1324);
assign sin_basis_fu_932_p2 = (cos_basis_reg_1292 ^ ap_const_lv1_1);
assign storemerge_i_i_fu_554_p3 = ((closepath_reg_1237[0:0]===1'b1)? p_i_i_fu_549_p2: ap_const_lv8_0);
assign tmp3_fu_754_p2 = (or_cond_i_fu_734_p2 ^ sel_tmp3_i_fu_749_p2);
assign tmp_10_fu_588_p1 = p_Val2_28_fu_581_p3[0:0];
assign tmp_10_i_i_cast_fu_885_p1 = tmp_10_i_i_fu_880_p2;
assign tmp_10_i_i_fu_880_p2 = p_Val2_29_reg_1336 >> sh_assign_1_i_i_cast_fu_874_p1;
assign tmp_12_i_i_fu_889_p2 = tmp_9_i_i_fu_877_p1 << sh_assign_1_i_i_cast4_fu_871_p1;
assign tmp_15_fu_1106_p1 = p_Val2_22_fu_1089_p1[30:0];
assign tmp_17_fu_502_p1 = debug_ready[0:0];
assign tmp_1_fu_683_p1 = ap_const_lv1_0;
assign tmp_1_fu_683_p10 = ap_const_lv1_0;
assign tmp_1_fu_683_p11 = ap_const_lv1_1;
assign tmp_1_fu_683_p12 = ap_const_lv1_1;
assign tmp_1_fu_683_p13 = ap_const_lv1_0;
assign tmp_1_fu_683_p14 = ap_const_lv1_1;
assign tmp_1_fu_683_p15 = ap_const_lv1_0;
assign tmp_1_fu_683_p16 = ap_const_lv1_0;
assign tmp_1_fu_683_p17 = p_Result_25_fu_638_p3;
assign tmp_1_fu_683_p2 = ap_const_lv1_0;
assign tmp_1_fu_683_p3 = ap_const_lv1_1;
assign tmp_1_fu_683_p4 = ap_const_lv1_0;
assign tmp_1_fu_683_p5 = ap_const_lv1_1;
assign tmp_1_fu_683_p6 = ap_const_lv1_1;
assign tmp_1_fu_683_p7 = ap_const_lv1_0;
assign tmp_1_fu_683_p8 = ap_const_lv1_1;
assign tmp_1_fu_683_p9 = ap_const_lv1_1;
assign tmp_1_i_i_fu_803_p1 = Mx_zeros_V_fu_799_p1;
assign tmp_23_i_i_i_fu_519_p1 = tmp_9_reg_1248;
assign tmp_38_i_fu_957_p1 = p_Result_23_fu_937_p3;
assign tmp_3_i_i_fu_847_p1 = tmp_12_reg_1319;
assign tmp_40_i_fu_1034_p1 = $signed(p_Val2_19_fu_1027_p3);
assign tmp_41_i_fu_1038_p1 = $signed(tmp_5_i_reg_1404);
assign tmp_43_i_cast_fu_1047_p1 = $signed(tmp_7_i_reg_1409);
assign tmp_46_i_fu_721_p3 = ((cos_basis_fu_616_p10[0:0]===1'b1)? tmp_fu_645_p18: tmp_1_fu_683_p18);
assign tmp_47_i_fu_729_p2 = (loc_V_reg_1223 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_48_i_fu_539_p2 = (loc_V_1_reg_1230 == ap_const_lv23_0? 1'b1: 1'b0);
assign tmp_4_fu_477_p4 = {{addr_V_fu_469_p3[ap_const_lv32_7 : ap_const_lv32_4]}};
assign tmp_5_fu_390_p1 = debug_ready[0:0];
assign tmp_5_i_i_fu_571_p4 = {{grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_return[ap_const_lv32_46 : ap_const_lv32_44]}};
assign tmp_6_fu_420_p1 = debug_ready[0:0];
assign tmp_6_i_i_fu_830_p1 = Mx_zeros_V_fu_799_p1;
assign tmp_8_i_i_fu_858_p2 = ($signed(ap_const_lv9_0) - $signed(sh_i_i_cast_fu_855_p1));
assign tmp_9_fu_492_p1 = addr_V_fu_469_p3[3:0];
assign tmp_9_i_i_fu_877_p1 = p_Val2_29_reg_1336;
assign tmp_fu_645_p1 = ap_const_lv1_0;
assign tmp_fu_645_p10 = ap_const_lv1_1;
assign tmp_fu_645_p11 = ap_const_lv1_1;
assign tmp_fu_645_p12 = ap_const_lv1_1;
assign tmp_fu_645_p13 = ap_const_lv1_1;
assign tmp_fu_645_p14 = ap_const_lv1_0;
assign tmp_fu_645_p15 = ap_const_lv1_0;
assign tmp_fu_645_p16 = ap_const_lv1_0;
assign tmp_fu_645_p17 = p_Result_25_fu_638_p3;
assign tmp_fu_645_p2 = ap_const_lv1_0;
assign tmp_fu_645_p3 = ap_const_lv1_0;
assign tmp_fu_645_p4 = ap_const_lv1_1;
assign tmp_fu_645_p5 = ap_const_lv1_1;
assign tmp_fu_645_p6 = ap_const_lv1_1;
assign tmp_fu_645_p7 = ap_const_lv1_1;
assign tmp_fu_645_p8 = ap_const_lv1_0;
assign tmp_fu_645_p9 = ap_const_lv1_0;
assign tmp_i2_i_i_fu_487_p1 = tmp_4_fu_477_p4;
assign tmp_i3_fu_404_p2 = (p_0_rec_i2_reg_316 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_i_fu_374_p2 = (p_0_rec_i_reg_305 == ap_const_lv4_D? 1'b1: 1'b0);

always @ (p_Result_22_fu_783_p3) begin
    if (p_Result_22_fu_783_p3[0] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd0;
    end else if (p_Result_22_fu_783_p3[1] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd1;
    end else if (p_Result_22_fu_783_p3[2] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd2;
    end else if (p_Result_22_fu_783_p3[3] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd3;
    end else if (p_Result_22_fu_783_p3[4] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd4;
    end else if (p_Result_22_fu_783_p3[5] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd5;
    end else if (p_Result_22_fu_783_p3[6] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd6;
    end else if (p_Result_22_fu_783_p3[7] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd7;
    end else if (p_Result_22_fu_783_p3[8] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd8;
    end else if (p_Result_22_fu_783_p3[9] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd9;
    end else if (p_Result_22_fu_783_p3[10] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd10;
    end else if (p_Result_22_fu_783_p3[11] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd11;
    end else if (p_Result_22_fu_783_p3[12] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd12;
    end else if (p_Result_22_fu_783_p3[13] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd13;
    end else if (p_Result_22_fu_783_p3[14] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd14;
    end else if (p_Result_22_fu_783_p3[15] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd15;
    end else if (p_Result_22_fu_783_p3[16] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd16;
    end else if (p_Result_22_fu_783_p3[17] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd17;
    end else if (p_Result_22_fu_783_p3[18] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd18;
    end else if (p_Result_22_fu_783_p3[19] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd19;
    end else if (p_Result_22_fu_783_p3[20] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd20;
    end else if (p_Result_22_fu_783_p3[21] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd21;
    end else if (p_Result_22_fu_783_p3[22] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd22;
    end else if (p_Result_22_fu_783_p3[23] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd23;
    end else if (p_Result_22_fu_783_p3[24] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd24;
    end else if (p_Result_22_fu_783_p3[25] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd25;
    end else if (p_Result_22_fu_783_p3[26] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd26;
    end else if (p_Result_22_fu_783_p3[27] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd27;
    end else if (p_Result_22_fu_783_p3[28] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd28;
    end else if (p_Result_22_fu_783_p3[29] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd29;
    end else if (p_Result_22_fu_783_p3[30] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd30;
    end else if (p_Result_22_fu_783_p3[31] == 1'b1) begin
        val_assign_fu_791_p3 = 32'd31;
    end else begin
        val_assign_fu_791_p3 = 32'd32;
    end
end


assign x2_fu_1138_p3 = ((or_cond_i_reg_1304[0:0]===1'b1)? ret_i_i_i_i_fu_1117_p1: sel_tmp5_i_fu_1131_p3);
assign y1_fu_496_p2 = (ap_const_lv32_1 + x1_reg_1169);
assign y2_fu_1145_p1 = x2_fu_1138_p3;
always @ (posedge ap_clk)
begin
    p_str3_load_cast_reg_1164[7] <= 1'b0;
    p_str4_load_cast_reg_1199[7] <= 1'b0;
    p_str5_load_cast_reg_1212[7:4] <= 4'b0000;
    p_Result_19_reg_1256[23] <= 1'b1;
end



endmodule //xillybus_wrapper

