Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 23 22:59:16 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.404        0.000                      0                 1680        0.163        0.000                      0                 1680        4.500        0.000                       0                   735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.404        0.000                      0                 1679        0.163        0.000                      0                 1679        8.750        0.000                       0                   733  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 5.369ns (30.157%)  route 12.434ns (69.843%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    25.940    uart_instance/tx_register
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.940    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 5.369ns (30.157%)  route 12.434ns (69.843%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    25.940    uart_instance/tx_register
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.940    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 5.369ns (30.157%)  route 12.434ns (69.843%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    25.940    uart_instance/tx_register
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.940    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 5.369ns (30.157%)  route 12.434ns (69.843%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    25.940    uart_instance/tx_register
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.940    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 5.369ns (30.326%)  route 12.335ns (69.674%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.604    25.841    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.726    27.345    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.345    
                         arrival time                         -25.841    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 5.369ns (30.326%)  route 12.335ns (69.674%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.604    25.841    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.726    27.345    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.345    
                         arrival time                         -25.841    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 5.369ns (30.326%)  route 12.335ns (69.674%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.604    25.841    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.726    27.345    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.345    
                         arrival time                         -25.841    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 5.369ns (30.326%)  route 12.335ns (69.674%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.604    25.841    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.726    27.345    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.345    
                         arrival time                         -25.841    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.665ns  (logic 5.369ns (30.393%)  route 12.296ns (69.607%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.565    25.802    uart_instance/tx_register
    SLICE_X8Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y109         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.802    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.665ns  (logic 5.369ns (30.393%)  route 12.296ns (69.607%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.731     8.137    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y114        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.518     8.655 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[0]/Q
                         net (fo=23, routed)          1.198     9.853    riscv_steel_core_instance/csr_file_instance/mcause_reg[0]_0[0]
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=3, routed)           0.846    10.851    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.352    11.203 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.452    11.655    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_58_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I2_O)        0.328    11.983 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30/O
                         net (fo=96, routed)          1.045    13.028    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X25Y111        LUT2 (Prop_lut2_I0_O)        0.124    13.152 f  riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8/O
                         net (fo=23, routed)          0.794    13.946    riscv_steel_core_instance/csr_file_instance/mtvec[30]_i_8_n_0
    SLICE_X27Y113        LUT4 (Prop_lut4_I1_O)        0.119    14.065 f  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6/O
                         net (fo=1, routed)           0.485    14.551    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_6_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I4_O)        0.332    14.883 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4/O
                         net (fo=1, routed)           0.706    15.589    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_4_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    15.713 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3/O
                         net (fo=1, routed)           0.458    16.170    riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_3_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.294 r  riscv_steel_core_instance/csr_file_instance/mtvec[13]_i_2/O
                         net (fo=3, routed)           0.773    17.067    riscv_steel_core_instance/csr_file_instance/csr_data_out[13]
    SLICE_X18Y120        LUT5 (Prop_lut5_I4_O)        0.124    17.191 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8/O
                         net (fo=2, routed)           0.000    17.191    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X18Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    17.408 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.468    17.876    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[13]
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.299    18.175 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           0.586    18.762    riscv_steel_core_instance/csr_file_instance/rs1_data[13]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124    18.886 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4/O
                         net (fo=1, routed)           0.000    18.886    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_4_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.436 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.436    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.550    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.664    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.778    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.013 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           0.707    20.720    riscv_steel_core_instance/csr_file_instance/D[28]
    SLICE_X12Y122        LUT4 (Prop_lut4_I1_O)        0.299    21.019 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10/O
                         net (fo=1, routed)           0.493    21.512    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_10_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124    21.636 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9/O
                         net (fo=1, routed)           0.452    22.088    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_9_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.212 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4/O
                         net (fo=51, routed)          1.001    23.213    riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_4_n_0
    SLICE_X11Y112        LUT3 (Prop_lut3_I1_O)        0.118    23.331 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_5/O
                         net (fo=10, routed)          0.476    23.807    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_0
    SLICE_X10Y112        LUT5 (Prop_lut5_I3_O)        0.318    24.125 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.790    24.915    riscv_steel_core_instance/csr_file_instance/ram_reg_1_3
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.322    25.237 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.565    25.802    uart_instance/tx_register
    SLICE_X8Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X8Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X8Y109         FDRE (Setup_fdre_C_R)       -0.726    27.344    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.344    
                         arrival time                         -25.802    
  -------------------------------------------------------------------
                         slack                                  1.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.365     3.072    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD0
    SLICE_X14Y118        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.911     3.420    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y118        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.909    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y112        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/program_counter_stage3_reg[2]/Q
                         net (fo=1, routed)           0.086     2.796    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[1]
    SLICE_X17Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.841 r  riscv_steel_core_instance/csr_file_instance/mepc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.841    riscv_steel_core_instance/csr_file_instance/mepc0_in[2]
    SLICE_X17Y112        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.915     3.424    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X17Y112        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/C
                         clock pessimism             -0.843     2.582    
    SLICE_X17Y112        FDRE (Hold_fdre_C_D)         0.091     2.673    riscv_steel_core_instance/csr_file_instance/mepc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y113        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/program_counter_stage3_reg[6]/Q
                         net (fo=1, routed)           0.095     2.804    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[5]
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.849 r  riscv_steel_core_instance/csr_file_instance/mepc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.849    riscv_steel_core_instance/csr_file_instance/mepc0_in[6]
    SLICE_X19Y112        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.915     3.424    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X19Y112        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[6]/C
                         clock pessimism             -0.841     2.584    
    SLICE_X19Y112        FDRE (Hold_fdre_C_D)         0.091     2.675    riscv_steel_core_instance/csr_file_instance/mepc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y119  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 3.977ns (67.329%)  route 1.930ns (32.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.738     8.144    uart_instance/internal_clock_BUFG
    SLICE_X9Y110         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.456     8.600 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.930    10.530    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.051 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.051    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.363ns (74.365%)  route 0.470ns (25.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.644     2.570    uart_instance/internal_clock_BUFG
    SLICE_X9Y110         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     2.711 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.470     3.181    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.403 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.403    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay           686 Endpoints
Min Delay           686 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.935ns  (logic 1.715ns (15.683%)  route 9.220ns (84.317%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 f  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.778    10.811    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.935 r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_i_1/O
                         net (fo=1, routed)           0.000    10.935    riscv_steel_core_instance/csr_file_instance/mstatus_mie_i_1_n_0
    SLICE_X20Y113        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.608     7.538    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X20Y113        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.395ns  (logic 1.591ns (15.304%)  route 8.804ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.362    10.395    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.604     7.534    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.395ns  (logic 1.591ns (15.304%)  route 8.804ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.362    10.395    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.604     7.534    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.395ns  (logic 1.591ns (15.304%)  route 8.804ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.362    10.395    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.604     7.534    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y116        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.591ns (15.512%)  route 8.664ns (84.488%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.223    10.255    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.605     7.535    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.591ns (15.512%)  route 8.664ns (84.488%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.223    10.255    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.605     7.535    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.255ns  (logic 1.591ns (15.512%)  route 8.664ns (84.488%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.223    10.255    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.605     7.535    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y115        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.095ns  (logic 1.591ns (15.759%)  route 8.504ns (84.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.062    10.095    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X18Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.609     7.539    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X18Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.959ns  (logic 1.591ns (15.974%)  route 8.368ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          1.926     9.959    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X20Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.608     7.538    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X20Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.959ns  (logic 1.591ns (15.974%)  route 8.368ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=570, routed)         6.442     7.909    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.124     8.033 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          1.926     9.959    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X20Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         1.608     7.538    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X20Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.306ns (37.158%)  route 0.517ns (62.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.517     0.823    uart_instance/D[0]
    SLICE_X6Y110         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.946     3.455    uart_instance/internal_clock_BUFG
    SLICE_X6Y110         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.235ns (23.295%)  route 0.773ns (76.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.773     1.008    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.949     3.458    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.235ns (21.522%)  route 0.856ns (78.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.856     1.091    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.952     3.461    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.235ns (21.028%)  route 0.882ns (78.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.882     1.117    riscv_steel_core_instance/reset_IBUF
    SLICE_X12Y121        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.908     3.417    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y121        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.235ns (20.381%)  route 0.917ns (79.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.917     1.152    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs2_data_stage3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.235ns (20.381%)  route 0.917ns (79.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.917     1.152    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs2_data_stage3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.235ns (20.381%)  route 0.917ns (79.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.917     1.152    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs1_data_stage3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.235ns (19.478%)  route 0.971ns (80.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.971     1.205    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs1_data_stage3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs1_data_stage3_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs2_data_stage3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.235ns (19.478%)  route 0.971ns (80.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.971     1.205    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/rs2_data_stage3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.235ns (19.478%)  route 0.971ns (80.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=570, routed)         0.971     1.205    riscv_steel_core_instance/reset_IBUF
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=732, routed)         0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[27]/C





