#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55d737c0e370 .scope module, "tb_axi_fifo" "tb_axi_fifo" 2 12;
 .timescale -9 -12;
v0x55d737c698f0_0 .var "clk", 0 0;
v0x55d737c699b0_0 .var "i_rd_en", 0 0;
v0x55d737c69a70_0 .var "i_wr_data", 31 0;
v0x55d737c69b60_0 .var "i_wr_en", 0 0;
v0x55d737c69c00_0 .net "o_rd_data", 31 0, v0x55d737c679c0_0;  1 drivers
v0x55d737c69d40_0 .var "rst", 0 0;
S_0x55d737c46030 .scope module, "fifo" "axi_fifo_top" 2 39, 3 12 0, S_0x55d737c0e370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst_n"
    .port_info 2 /INPUT 1 "i_wr_en"
    .port_info 3 /INPUT 1 "i_rd_en"
    .port_info 4 /INPUT 32 "i_wr_data"
    .port_info 5 /OUTPUT 32 "o_rd_data"
P_0x55d737c354f0 .param/l "ADDR_WIDTH" 1 3 22, +C4<00000000000000000000000000000101>;
P_0x55d737c35530 .param/l "DATA_WIDTH" 1 3 23, +C4<00000000000000000000000000100000>;
v0x55d737c691b0_0 .net "i_clk", 0 0, v0x55d737c698f0_0;  1 drivers
v0x55d737c69270_0 .net "i_rd_en", 0 0, v0x55d737c699b0_0;  1 drivers
v0x55d737c69330_0 .net "i_rst_n", 0 0, v0x55d737c69d40_0;  1 drivers
v0x55d737c693d0_0 .net "i_wr_data", 31 0, v0x55d737c69a70_0;  1 drivers
v0x55d737c69470_0 .net "i_wr_en", 0 0, v0x55d737c69b60_0;  1 drivers
v0x55d737c695b0_0 .net "o_rd_data", 31 0, v0x55d737c679c0_0;  alias, 1 drivers
v0x55d737c69650_0 .net "rd_addr", 4 0, v0x55d737c68490_0;  1 drivers
v0x55d737c69740_0 .net "wr_addr", 4 0, v0x55d737c68f60_0;  1 drivers
S_0x55d737c46250 .scope module, "memory" "fifo_memory" 3 42, 4 12 0, S_0x55d737c46030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_w_clk"
    .port_info 1 /INPUT 1 "i_r_clk"
    .port_info 2 /INPUT 1 "i_rst_n"
    .port_info 3 /INPUT 1 "i_wr_en"
    .port_info 4 /INPUT 5 "i_wr_addr"
    .port_info 5 /INPUT 32 "i_wr_data"
    .port_info 6 /INPUT 1 "i_rd_en"
    .port_info 7 /INPUT 5 "i_rd_addr"
    .port_info 8 /OUTPUT 32 "o_rd_data"
P_0x55d737c35580 .param/l "ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000101>;
P_0x55d737c355c0 .param/l "DATA_WIDTH" 0 4 13, +C4<00000000000000000000000000100000>;
v0x55d737c35fb0_0 .net "i_r_clk", 0 0, v0x55d737c698f0_0;  alias, 1 drivers
v0x55d737c36de0_0 .net "i_rd_addr", 4 0, v0x55d737c68490_0;  alias, 1 drivers
v0x55d737c36ee0_0 .net "i_rd_en", 0 0, v0x55d737c699b0_0;  alias, 1 drivers
v0x55d737c37bf0_0 .net "i_rst_n", 0 0, v0x55d737c69d40_0;  alias, 1 drivers
v0x55d737c37c90_0 .net "i_w_clk", 0 0, v0x55d737c698f0_0;  alias, 1 drivers
v0x55d737c67670_0 .net "i_wr_addr", 4 0, v0x55d737c68f60_0;  alias, 1 drivers
v0x55d737c67730_0 .net "i_wr_data", 31 0, v0x55d737c69a70_0;  alias, 1 drivers
v0x55d737c67810_0 .net "i_wr_en", 0 0, v0x55d737c69b60_0;  alias, 1 drivers
v0x55d737c678d0_0 .var "memory", 799 0;
v0x55d737c679c0_0 .var "o_rd_data", 31 0;
E_0x55d737c4b530/0 .event negedge, v0x55d737c37bf0_0;
E_0x55d737c4b530/1 .event posedge, v0x55d737c35fb0_0;
E_0x55d737c4b530 .event/or E_0x55d737c4b530/0, E_0x55d737c4b530/1;
S_0x55d737c4d710 .scope begin, "proc_memory_read" "proc_memory_read" 4 42, 4 42 0, S_0x55d737c46250;
 .timescale -9 -12;
S_0x55d737c4d8e0 .scope begin, "proc_memory_write" "proc_memory_write" 4 34, 4 34 0, S_0x55d737c46250;
 .timescale -9 -12;
S_0x55d737c67bc0 .scope module, "rd_addr_inst" "addr_generator" 3 35, 5 10 0, S_0x55d737c46030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst_n"
    .port_info 2 /INPUT 1 "i_addr_en"
    .port_info 3 /INPUT 1 "i_status"
    .port_info 4 /OUTPUT 5 "o_addr"
P_0x55d737c67d60 .param/l "ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000000101>;
v0x55d737c68140_0 .net "i_addr_en", 0 0, v0x55d737c699b0_0;  alias, 1 drivers
v0x55d737c68230_0 .net "i_clk", 0 0, v0x55d737c698f0_0;  alias, 1 drivers
v0x55d737c68320_0 .net "i_rst_n", 0 0, v0x55d737c69d40_0;  alias, 1 drivers
L_0x7f99b5a6f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d737c683f0_0 .net "i_status", 0 0, L_0x7f99b5a6f060;  1 drivers
v0x55d737c68490_0 .var "o_addr", 4 0;
v0x55d737c68580_0 .var "r_addr", 4 0;
S_0x55d737c67f70 .scope begin, "proc_addr" "proc_addr" 5 22, 5 22 0, S_0x55d737c67bc0;
 .timescale -9 -12;
S_0x55d737c686f0 .scope module, "wr_addr_inst" "addr_generator" 3 28, 5 10 0, S_0x55d737c46030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst_n"
    .port_info 2 /INPUT 1 "i_addr_en"
    .port_info 3 /INPUT 1 "i_status"
    .port_info 4 /OUTPUT 5 "o_addr"
P_0x55d737c688c0 .param/l "ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000000101>;
v0x55d737c68c10_0 .net "i_addr_en", 0 0, v0x55d737c69b60_0;  alias, 1 drivers
v0x55d737c68d00_0 .net "i_clk", 0 0, v0x55d737c698f0_0;  alias, 1 drivers
v0x55d737c68da0_0 .net "i_rst_n", 0 0, v0x55d737c69d40_0;  alias, 1 drivers
L_0x7f99b5a6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d737c68ec0_0 .net "i_status", 0 0, L_0x7f99b5a6f018;  1 drivers
v0x55d737c68f60_0 .var "o_addr", 4 0;
v0x55d737c69050_0 .var "r_addr", 4 0;
S_0x55d737c68a40 .scope begin, "proc_addr" "proc_addr" 5 22, 5 22 0, S_0x55d737c686f0;
 .timescale -9 -12;
    .scope S_0x55d737c686f0;
T_0 ;
    %wait E_0x55d737c4b530;
    %fork t_1, S_0x55d737c68a40;
    %jmp t_0;
    .scope S_0x55d737c68a40;
t_1 ;
    %load/vec4 v0x55d737c68da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d737c69050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d737c68ec0_0;
    %inv;
    %load/vec4 v0x55d737c68c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55d737c69050_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d737c69050_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x55d737c69050_0;
    %assign/vec4 v0x55d737c68f60_0, 0;
    %end;
    .scope S_0x55d737c686f0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d737c67bc0;
T_1 ;
    %wait E_0x55d737c4b530;
    %fork t_3, S_0x55d737c67f70;
    %jmp t_2;
    .scope S_0x55d737c67f70;
t_3 ;
    %load/vec4 v0x55d737c68320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d737c68580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d737c683f0_0;
    %inv;
    %load/vec4 v0x55d737c68140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d737c68580_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d737c68580_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x55d737c68580_0;
    %assign/vec4 v0x55d737c68490_0, 0;
    %end;
    .scope S_0x55d737c67bc0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d737c46250;
T_2 ;
    %wait E_0x55d737c4b530;
    %fork t_5, S_0x55d737c4d8e0;
    %jmp t_4;
    .scope S_0x55d737c4d8e0;
t_5 ;
    %load/vec4 v0x55d737c37bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 800;
    %assign/vec4 v0x55d737c678d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d737c67810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d737c67730_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55d737c67670_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55d737c678d0_0, 4, 5;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x55d737c46250;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d737c46250;
T_3 ;
    %wait E_0x55d737c4b530;
    %fork t_7, S_0x55d737c4d710;
    %jmp t_6;
    .scope S_0x55d737c4d710;
t_7 ;
    %load/vec4 v0x55d737c37bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d737c679c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d737c36ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d737c678d0_0;
    %load/vec4 v0x55d737c36de0_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %part/u 32;
    %assign/vec4 v0x55d737c679c0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x55d737c46250;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d737c0e370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d737c698f0_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55d737c698f0_0;
    %inv;
    %store/vec4 v0x55d737c698f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55d737c0e370;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d737c69d40_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d737c69d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d737c69b60_0, 0, 1;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0x55d737c69a70_0, 0, 32;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d737c69b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d737c699b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55d737c0e370;
T_6 ;
    %vpi_call/w 2 36 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d737c46030 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../SIM/tb_axi_fifo.sv";
    "axi_fifo_top.sv";
    "fifo_memory.sv";
    "addr_generator.sv";
