

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Tue Jun  4 11:20:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.500|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+------------+---------+------------+---------+
    |        Latency       |       Interval       | Pipeline|
    |   min   |     max    |   min   |     max    |   Type  |
    +---------+------------+---------+------------+---------+
    |  2067498|  9003261642|  2067498|  9003261642|   none  |
    +---------+------------+---------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-------+-----+-------+---------+
        |                        |             |   Latency   |   Interval  | Pipeline|
        |        Instance        |    Module   | min |  max  | min |  max  |   Type  |
        +------------------------+-------------+-----+-------+-----+-------+---------+
        |grp_mandel_calc_fu_469  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_477  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_485  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_493  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_509  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_501  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_453  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        |grp_mandel_calc_fu_461  |mandel_calc  |   13|  26026|   13|  26026|   none  |
        +------------------------+-------------+-----+-------+-----+-------+---------+

        * Loop: 
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+
        |              |        Latency       |    Iteration   |  Initiation Interval  |    Trip    |          |
        |   Loop Name  |   min   |     max    |     Latency    |  achieved |   target  |    Count   | Pipelined|
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+
        |- y_for       |  2067456|  9003261600| 2692 ~ 6252265 |          -|          -| 768 ~ 1440 |    no    |
        | + x_for      |     2688|     6248160|   21 ~ 26034   |          -|          -|  128 ~ 240 |    no    |
        | + burst_out  |        0|        4101|               8|          1|          1|  0 ~ 4095  |    yes   |
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2275|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|    144|   17892|  23753|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    963|    -|
|Register         |        0|      -|    1256|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|    144|   19148|  27023|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     60|      15|     42|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |calc_buf_r_m_axi_U        |calc_buf_r_m_axi      |        2|      0|   537|   677|    0|
    |calc_in_parms_s_axi_U     |calc_in_parms_s_axi   |        0|      0|   202|   312|    0|
    |calc_mul_12ns_36sfYi_U14  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U15  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U16  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U17  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U18  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U19  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U20  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mul_12ns_36sfYi_U21  |calc_mul_12ns_36sfYi  |        0|      2|   224|    84|    0|
    |calc_mux_832_16_1_1_U22   |calc_mux_832_16_1_1   |        0|      0|     0|    41|    0|
    |calc_sdiv_37ns_13eOg_U13  |calc_sdiv_37ns_13eOg  |        0|      0|   457|   275|    0|
    |grp_mandel_calc_fu_453    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_461    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_469    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_477    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_485    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_493    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_501    |mandel_calc           |        0|     16|  1863|  2722|    0|
    |grp_mandel_calc_fu_509    |mandel_calc           |        0|     16|  1863|  2722|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        2|    144| 17892| 23753|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------+---------+---+----+-----+------+-----+------+-------------+
    |mem_0_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_1_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_2_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_3_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_4_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_5_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_6_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    |mem_7_U  |calc_mem_0  |        1|  0|   0|    0|   240|   16|     1|         3840|
    +---------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |            |        8|  0|   0|    0|  1920|  128|     8|        30720|
    +---------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_1_fu_918_p2             |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_2_fu_1000_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_3_fu_1082_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_4_fu_1164_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_5_fu_1246_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_6_fu_1328_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_7_fu_1410_p2            |     +    |      0|  0|  55|          48|          48|
    |add_ln1192_fu_848_p2               |     +    |      0|  0|  55|          48|          48|
    |add_ln700_fu_658_p2                |     +    |      0|  0|  19|           4|          12|
    |add_ln703_1_fu_930_p2              |     +    |      0|  0|  43|          36|          36|
    |add_ln703_2_fu_1012_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_3_fu_1094_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_4_fu_1176_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_5_fu_1258_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_6_fu_1340_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_7_fu_1422_p2             |     +    |      0|  0|  43|          36|          36|
    |grp_fu_1789_p2                     |     +    |      0|  0|  19|          12|           1|
    |grp_fu_1945_p2                     |     +    |      0|  0|  43|          36|          36|
    |grp_fu_1866_p2                     |     -    |      0|  0|  44|          37|          37|
    |sub_ln79_fu_525_p2                 |     -    |      0|  0|  21|          14|          14|
    |and_ln785_1_fu_970_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln785_2_fu_1052_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_3_fu_1134_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_4_fu_1216_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_5_fu_1298_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_6_fu_1380_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_7_fu_1462_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_fu_888_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln786_13_fu_994_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_14_fu_1076_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_15_fu_1158_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_16_fu_1240_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_17_fu_1322_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_18_fu_1404_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_19_fu_1486_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_912_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state54_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |underflow_7_fu_1897_p2             |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_565_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln785_1_fu_952_p2             |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_2_fu_1034_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_3_fu_1116_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_4_fu_1198_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_5_fu_1280_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_6_fu_1362_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_7_fu_1444_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln785_fu_870_p2               |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln786_1_fu_982_p2             |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_2_fu_1064_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_3_fu_1146_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_4_fu_1228_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_5_fu_1310_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_6_fu_1392_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_7_fu_1474_p2            |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln786_fu_900_p2               |   icmp   |      0|  0|  13|          12|           2|
    |icmp_ln79_fu_653_p2                |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln85_fu_664_p2                |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln96_fu_1783_p2               |   icmp   |      0|  0|  18|          24|          24|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state50_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_19_fu_1492_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_20_fu_1501_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_21_fu_1527_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_22_fu_1536_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_1562_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_1571_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_1597_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_26_fu_1606_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_27_fu_1915_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_28_fu_1632_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_29_fu_1641_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_30_fu_1667_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_31_fu_1676_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_32_fu_1702_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_33_fu_1711_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_34_fu_1737_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_35_fu_1746_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_583_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln700_1_fu_703_p2               |    or    |      0|  0|  12|          12|           2|
    |or_ln700_2_fu_718_p2               |    or    |      0|  0|  12|          12|           2|
    |or_ln700_3_fu_733_p2               |    or    |      0|  0|  12|          12|           3|
    |or_ln700_4_fu_748_p2               |    or    |      0|  0|  12|          12|           3|
    |or_ln700_5_fu_763_p2               |    or    |      0|  0|  12|          12|           3|
    |or_ln700_6_fu_778_p2               |    or    |      0|  0|  12|          12|           3|
    |or_ln700_fu_688_p2                 |    or    |      0|  0|  12|          12|           1|
    |or_ln785_10_fu_1286_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_11_fu_1368_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_12_fu_1450_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_958_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_1040_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_1122_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_1204_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_876_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_988_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_1070_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_1152_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_4_fu_1234_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_5_fu_1316_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_6_fu_1398_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_7_fu_1480_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_906_p2                 |    or    |      0|  0|   2|           1|           1|
    |grp_fu_1937_p3                     |  select  |      0|  0|  36|           1|          36|
    |grp_fu_589_p3                      |  select  |      0|  0|  36|           1|          35|
    |grp_fu_597_p3                      |  select  |      0|  0|  37|           1|          37|
    |select_ln340_10_fu_1576_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_11_fu_1611_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_12_fu_1646_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_13_fu_1681_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_14_fu_1716_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_15_fu_1751_p3         |  select  |      0|  0|  36|           1|          35|
    |select_ln340_18_fu_1554_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_19_fu_1589_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_20_fu_1624_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_21_fu_1659_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_22_fu_1694_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_23_fu_1729_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_24_fu_1764_p3         |  select  |      0|  0|  36|           1|          36|
    |select_ln340_9_fu_1519_p3          |  select  |      0|  0|  36|           1|          35|
    |select_ln388_10_fu_1583_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_11_fu_1618_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_12_fu_1653_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_13_fu_1688_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_14_fu_1723_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_15_fu_1758_p3         |  select  |      0|  0|  37|           1|          37|
    |select_ln388_9_fu_1548_p3          |  select  |      0|  0|  37|           1|          37|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_10_fu_1706_p2            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_11_fu_1741_p2            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_12_fu_1903_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_2_fu_571_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_3_fu_1496_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_4_fu_1531_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_5_fu_1566_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_6_fu_1601_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_7_fu_1636_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_8_fu_1909_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1671_p2             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_fu_577_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_11_fu_964_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_12_fu_1046_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_13_fu_1128_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_14_fu_1210_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_15_fu_1292_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_16_fu_1374_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_17_fu_1456_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_882_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1058_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1140_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_1222_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_1304_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_14_fu_1386_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_15_fu_1468_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_894_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1891_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_976_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_559_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|2275|        1186|        1800|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  233|         54|    1|         54|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |    9|          2|    1|          2|
    |buf_r_blk_n_AW           |    9|          2|    1|          2|
    |buf_r_blk_n_B            |    9|          2|    1|          2|
    |buf_r_blk_n_W            |    9|          2|    1|          2|
    |grp_fu_1789_p0           |   15|          3|   12|         36|
    |grp_fu_1866_p0           |   15|          3|   37|        111|
    |grp_fu_1866_p1           |   15|          3|   37|        111|
    |grp_fu_1937_p0           |   21|          4|    1|          4|
    |grp_fu_1945_p0           |   21|          4|   36|        144|
    |grp_fu_1945_p1           |   27|          5|   36|        180|
    |grp_fu_589_p0            |   21|          4|    1|          4|
    |grp_fu_589_p2            |   21|          4|   36|        144|
    |grp_fu_597_p0            |   21|          4|    1|          4|
    |grp_fu_597_p2            |   21|          4|   36|        144|
    |i_op_assign_reg_442      |    9|          2|   12|         24|
    |index_0_reg_409          |    9|          2|   24|         48|
    |index_1_reg_432          |    9|          2|   24|         48|
    |indvars_iv_reg_378       |    9|          2|   24|         48|
    |mem_0_address0           |   15|          3|    8|         24|
    |mem_1_address0           |   15|          3|    8|         24|
    |mem_2_address0           |   15|          3|    8|         24|
    |mem_3_address0           |   15|          3|    8|         24|
    |mem_4_address0           |   15|          3|    8|         24|
    |mem_5_address0           |   15|          3|    8|         24|
    |mem_6_address0           |   15|          3|    8|         24|
    |mem_7_address0           |   15|          3|    8|         24|
    |p_Val2_30_reg_388        |    9|          2|   36|         72|
    |reg_1989                 |   15|          3|   36|        108|
    |reg_2040                 |   21|          4|   36|        144|
    |reg_2052                 |   27|          5|   48|        240|
    |reg_2062                 |   38|          7|   48|        336|
    |reg_2067                 |    9|          2|   36|         72|
    |reg_2107                 |   38|          7|   48|        336|
    |reg_2137                 |   27|          5|   48|        240|
    |reg_2142                 |    9|          2|   36|         72|
    |reg_2147                 |   33|          6|   48|        288|
    |reg_2157                 |   33|          6|   48|        288|
    |reg_2167                 |   33|          6|   48|        288|
    |reg_2177                 |   21|          4|   48|        192|
    |t_V_1_reg_398            |    9|          2|   12|         24|
    |tmp_V_1_0_reg_421        |    9|          2|   12|         24|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  963|        197|  975|       4030|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |X0_V_read_reg_1976                   |  36|   0|   36|          0|
    |Y0_V_read_reg_1971                   |  36|   0|   36|          0|
    |add_ln700_reg_2097                   |  12|   0|   12|          0|
    |and_ln785_1_reg_2212                 |   1|   0|    1|          0|
    |and_ln785_2_reg_2231                 |   1|   0|    1|          0|
    |and_ln785_3_reg_2250                 |   1|   0|    1|          0|
    |and_ln785_4_reg_2269                 |   1|   0|    1|          0|
    |and_ln785_5_reg_2288                 |   1|   0|    1|          0|
    |and_ln785_6_reg_2307                 |   1|   0|    1|          0|
    |and_ln785_7_reg_2057                 |   1|   0|    1|          0|
    |and_ln785_reg_2193                   |   1|   0|    1|          0|
    |and_ln786_13_reg_2218                |   1|   0|    1|          0|
    |and_ln786_14_reg_2237                |   1|   0|    1|          0|
    |and_ln786_15_reg_2256                |   1|   0|    1|          0|
    |and_ln786_16_reg_2275                |   1|   0|    1|          0|
    |and_ln786_17_reg_2294                |   1|   0|    1|          0|
    |and_ln786_18_reg_2072                |   1|   0|    1|          0|
    |and_ln786_19_reg_2332                |   1|   0|    1|          0|
    |and_ln786_reg_2199                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |  53|   0|   53|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |grp_mandel_calc_fu_453_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_461_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_477_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_485_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_493_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_501_ap_start_reg  |   1|   0|    1|          0|
    |grp_mandel_calc_fu_509_ap_start_reg  |   1|   0|    1|          0|
    |i_op_assign_reg_442                  |  12|   0|   12|          0|
    |icmp_ln96_reg_2419                   |   1|   0|    1|          0|
    |index_0_reg_409                      |  24|   0|   24|          0|
    |index_1_reg_432                      |  24|   0|   24|          0|
    |indvars_iv_reg_378                   |  24|   0|   24|          0|
    |line_V_reg_2043                      |  12|   0|   12|          0|
    |lshr_ln_reg_1999                     |   9|   0|    9|          0|
    |maxIter_read_reg_2077                |  16|   0|   16|          0|
    |p_Val2_30_reg_388                    |  36|   0|   36|          0|
    |reg_1989                             |  36|   0|   36|          0|
    |reg_2040                             |  36|   0|   36|          0|
    |reg_2052                             |  48|   0|   48|          0|
    |reg_2062                             |  48|   0|   48|          0|
    |reg_2067                             |  36|   0|   36|          0|
    |reg_2107                             |  48|   0|   48|          0|
    |reg_2137                             |  48|   0|   48|          0|
    |reg_2142                             |  36|   0|   36|          0|
    |reg_2147                             |  48|   0|   48|          0|
    |reg_2157                             |  48|   0|   48|          0|
    |reg_2167                             |  48|   0|   48|          0|
    |reg_2177                             |  48|   0|   48|          0|
    |rhs_V_4_reg_2035                     |  37|   0|   37|          0|
    |sext_ln1118_reg_2011                 |  48|   0|   48|          0|
    |sext_ln703_reg_2023                  |  48|   0|   48|          0|
    |t_V_1_reg_398                        |  12|   0|   12|          0|
    |tmp_17_reg_1994                      |  12|   0|   12|          0|
    |tmp_V_1_0_reg_421                    |  12|   0|   12|          0|
    |trunc_ln1192_4_reg_2152              |  36|   0|   36|          0|
    |trunc_ln1192_5_reg_2162              |  36|   0|   36|          0|
    |trunc_ln1192_6_reg_2172              |  36|   0|   36|          0|
    |trunc_ln1192_7_reg_2182              |  36|   0|   36|          0|
    |width_V_read_reg_1962                |  12|   0|   12|          0|
    |zext_ln1118_reg_2004                 |  12|   0|   24|         12|
    |icmp_ln96_reg_2419                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1256|  32| 1205|         12|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_parms_AWVALID  |  in |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_AWREADY  | out |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_AWADDR   |  in |    7|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_WVALID   |  in |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_WREADY   | out |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_WDATA    |  in |   32|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_WSTRB    |  in |    4|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_ARVALID  |  in |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_ARREADY  | out |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_ARADDR   |  in |    7|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_RVALID   | out |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_RREADY   |  in |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_RDATA    | out |   32|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_RRESP    | out |    2|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_BVALID   | out |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_BREADY   |  in |    1|    s_axi   |   in_parms   |    scalar    |
|s_axi_in_parms_BRESP    | out |    2|    s_axi   |   in_parms   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     calc     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     calc     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     calc     | return value |
|m_axi_buf_r_AWVALID     | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWREADY     |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWADDR      | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWID        | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWLEN       | out |    8|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWSIZE      | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWBURST     | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWLOCK      | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWCACHE     | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWPROT      | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWQOS       | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWREGION    | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_AWUSER      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WVALID      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WREADY      |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WDATA       | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WSTRB       | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WLAST       | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WID         | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_WUSER       | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARVALID     | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARREADY     |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARADDR      | out |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARID        | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARLEN       | out |    8|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARSIZE      | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARBURST     | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARLOCK      | out |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARCACHE     | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARPROT      | out |    3|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARQOS       | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARREGION    | out |    4|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_ARUSER      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RVALID      |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RREADY      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RDATA       |  in |   32|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RLAST       |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RID         |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RUSER       |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_RRESP       |  in |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BVALID      |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BREADY      | out |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BRESP       |  in |    2|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BID         |  in |    1|    m_axi   |     buf_r    |    pointer   |
|m_axi_buf_r_BUSER       |  in |    1|    m_axi   |     buf_r    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

