#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jan 24 17:17:42 2025
# Process ID: 12500
# Current directory: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15684 C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.xpr
# Log file: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/vivado.log
# Journal file: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO\vivado.jou
# Running On        :LAPTOP-I6E0CIJ5
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-7300HQ CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8467 MB
# Swap memory       :7414 MB
# Total Virtual     :15881 MB
# Available Virtual :2441 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 1585.590 ; gain = 521.266
update_compile_order -fileset sources_1
synth_design -top YAHTZEE -part xc7a100tcsg324-1 -lint 
Command: synth_design -top YAHTZEE -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5612
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2028.797 ; gain = 427.809
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'YAHTZEE' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FILTRO_BOTON' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd:13]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (1#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd:10]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (2#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'FILTRO_BOTON' (3#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd:13]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FSM' (4#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'DISPLAY_PUNTOS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DIVISOR_HZ' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DIVISOR_HZ' (5#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd:12]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:15]
WARNING: [Synth 8-614] signal 'centenas' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
WARNING: [Synth 8-614] signal 'decenas' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
WARNING: [Synth 8-614] signal 'unidades' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (6#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:15]
WARNING: [Synth 8-614] signal 'clk_intermitente' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DECODER' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (7#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER.vhd:11]
INFO: [Synth 8-638] synthesizing module 'FILTRO_LETRAS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:19]
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:23]
INFO: [Synth 8-638] synthesizing module 'DECODER_LETRAS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DECODER_LETRAS' (8#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FILTRO_LETRAS' (9#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY_PUNTOS' (10#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-638] synthesizing module 'generaciondados' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:19]
	Parameter ancho bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR' (11#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized1' (11#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized3' (11#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized5' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized5' (11#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized7' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized7' (11#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'generaciondados' (12#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:19]
INFO: [Synth 8-638] synthesizing module 'punt_glob' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:23]
INFO: [Synth 8-3491] module 'caso_yahtz' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:36' bound to instance 'instance_caso_yahtz' of component 'caso_yahtz' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:217]
INFO: [Synth 8-638] synthesizing module 'caso_yahtz' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'caso_yahtz' (13#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:43]
INFO: [Synth 8-638] synthesizing module 'case_i_ns' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized0' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized0' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized1' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized2' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized2' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized3' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized4' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized4' (14#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_t' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:311]
INFO: [Synth 8-638] synthesizing module 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 15 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy' (15#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_c' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:327]
INFO: [Synth 8-638] synthesizing module 'case_tcy__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 20 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy__parameterized1' (15#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 5 - type: integer 
	Parameter res bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_y' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:343]
INFO: [Synth 8-638] synthesizing module 'case_tcy__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 5 - type: integer 
	Parameter res bound to: 50 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy__parameterized3' (15#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
INFO: [Synth 8-3491] module 'caso_fullh' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:16' bound to instance 'instance_caso_fullh' of component 'caso_fullh' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:360]
INFO: [Synth 8-638] synthesizing module 'caso_fullh' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'caso_fullh' (16#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:30]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'case_escaleras' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:8' bound to instance 'instance_caso_ep' of component 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:372]
INFO: [Synth 8-638] synthesizing module 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_escaleras' (17#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'case_escaleras' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:8' bound to instance 'instance_caso_eg' of component 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:388]
INFO: [Synth 8-638] synthesizing module 'case_escaleras__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_escaleras__parameterized1' (17#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
INFO: [Synth 8-3491] module 'caso_magico' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:15' bound to instance 'instance_caso_m' of component 'caso_magico' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:403]
INFO: [Synth 8-638] synthesizing module 'caso_magico' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'caso_magico' (18#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:29]
INFO: [Synth 8-638] synthesizing module 'caso_turnos' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:15]
WARNING: [Synth 8-3848] Net rst_punt_total in module/entity caso_turnos does not have driver. [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'caso_turnos' (19#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:15]
INFO: [Synth 8-3491] module 'punt_total' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:10' bound to instance 'instancia_punt_total' of component 'punt_total' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:424]
INFO: [Synth 8-638] synthesizing module 'punt_total' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'punt_total' (20#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:46]
INFO: [Synth 8-3491] module 'demux' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:8' bound to instance 'instancia_demux' of component 'demux' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:460]
INFO: [Synth 8-638] synthesizing module 'demux' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'demux' (21#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'punt_glob' (22#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:23]
INFO: [Synth 8-638] synthesizing module 'MUX_10_UNSIGNED' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MUX_10_UNSIGNED' (23#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'YAHTZEE' (24#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2164.645 ; gain = 563.656
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 24 19:30:43 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 2            | 0        |
| ASSIGN-6  | WARNING  | 7            | 0        |
| ASSIGN-9  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 8            | 0        |
| INFER-1   | WARNING  | 5            | 0        |
| RESET-2   | WARNING  | 14           | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-103] [RESET-2]Register contador_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'contador_reg', Hierarchy 'DISPLAY_PUNTOS', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd', Line 48.
WARNING: [Synth 37-103] [RESET-2]Register digisel_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'digisel_reg', Hierarchy 'DISPLAY_PUNTOS', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd', Line 48.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'dados_listos' are not read. First unread bit index is 0. 
RTL Name 'dados_listos', Hierarchy 'FSM', File 'FSM.vhd', Line 15.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'puntuacion_listos_1' are not read. First unread bit index is 0. 
RTL Name 'puntuacion_listos_1', Hierarchy 'FSM', File 'FSM.vhd', Line 16.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'puntuacion_listos_2' are not read. First unread bit index is 0. 
RTL Name 'puntuacion_listos_2', Hierarchy 'FSM', File 'FSM.vhd', Line 17.
WARNING: [Synth 37-103] [RESET-2]Register H_JP1_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'H_JP1_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register H_JP2_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'H_JP2_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register habilitador_num_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'habilitador_num_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register jugador_n_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'jugador_n_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register letras_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'letras_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register primer_enter_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'primer_enter_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register sumturno1_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'sumturno1_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register sumturno2_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'sumturno2_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-103] [RESET-2]Register tirar_dados_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'tirar_dados_reg', Hierarchy 'FSM', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd', Line 59.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'reset_def' declared and are not set.
RTL Name 'reset_def', Hierarchy 'YAHTZEE', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'etapa_temp' was assigned but not read. 
RTL Name 'etapa_temp', Hierarchy 'YAHTZEE', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sumturno2' was assigned but not read. 
RTL Name 'sumturno2', Hierarchy 'YAHTZEE', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd', Line 30.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for resultado_reg. 
RTL Name 'resultado_reg', Hierarchy 'case_i_ns', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd', Line 57.
WARNING: [Synth 37-103] [RESET-2]Register resultado_i_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'resultado_i_reg', Hierarchy 'case_i_ns', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd', Line 29.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'case_tcy', File 'case_tcy.vhd', Line 21.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for ready_reg. 
RTL Name 'ready_reg', Hierarchy 'case_tcy', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd', Line 46.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for resultado_reg. 
RTL Name 'resultado_reg', Hierarchy 'case_tcy', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd', Line 75.
WARNING: [Synth 37-103] [RESET-2]Register resultado_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'resultado_reg', Hierarchy 'caso_fullh', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd', Line 34.
WARNING: [Synth 37-103] [RESET-2]Register resultado_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'resultado_reg', Hierarchy 'caso_magico', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd', Line 33.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'rst_punt_total' are not set. First unset bit index is 0. 
RTL Name 'rst_punt_total', Hierarchy 'caso_turnos', File 'caso_turnos.vhd', Line 11.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'caso_turnos', File 'caso_turnos.vhd', Line 8.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rdy_pulse' was assigned but not read. 
RTL Name 'rdy_pulse', Hierarchy 'generaciondados', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd', Line 28.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ready_all' was assigned but not read. 
RTL Name 'ready_all', Hierarchy 'generaciondados', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd', Line 27.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'reset_pt' declared and are not set.
RTL Name 'reset_pt', Hierarchy 'punt_glob', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd', Line 54.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'seleccion' are not read. First unread bit index is 4. 
RTL Name 'seleccion', Hierarchy 'punt_glob', File 'punt_glob.vhd', Line 14.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'punt_total', File 'punt_total.vhd', Line 12.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for ready_total_reg. 
RTL Name 'ready_total_reg', Hierarchy 'punt_total', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for salida_reg. 
RTL Name 'salida_reg', Hierarchy 'punt_total', File 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd', Line 98.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'centenas' are not read. First unread bit index is 4. 
RTL Name 'centenas', Hierarchy 'unsigned_to_bcd', File 'unsigned_to_bcd.vhd', Line 17.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'decenas' are not read. First unread bit index is 4. 
RTL Name 'decenas', Hierarchy 'unsigned_to_bcd', File 'unsigned_to_bcd.vhd', Line 17.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'unidades' are not read. First unread bit index is 4. 
RTL Name 'unidades', Hierarchy 'unsigned_to_bcd', File 'unsigned_to_bcd.vhd', Line 17.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'unsigned_to_bcd', File 'unsigned_to_bcd.vhd', Line 7.
INFO: [Synth 37-85] Total of 37 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2166.426 ; gain = 565.438
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2166.426 ; gain = 565.438
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: YAHTZEE
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\dados.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DISPLAY.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\imports\new\caso_yahtz.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FSM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\DECODER.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_6_EL_BUENO\DISPLAY.srcs\sources_1\new\FILTRO_LETRAS.vhd:]
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.645 ; gain = 105.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'YAHTZEE' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FILTRO_BOTON' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd:13]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd:10]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'FILTRO_BOTON' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd:13]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FSM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'DISPLAY_PUNTOS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DIVISOR_HZ' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DIVISOR_HZ' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd:12]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:15]
WARNING: [Synth 8-614] signal 'centenas' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
WARNING: [Synth 8-614] signal 'decenas' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
WARNING: [Synth 8-614] signal 'unidades' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd:15]
WARNING: [Synth 8-614] signal 'clk_intermitente' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:44]
INFO: [Synth 8-638] synthesizing module 'DECODER' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER.vhd:11]
INFO: [Synth 8-638] synthesizing module 'FILTRO_LETRAS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:19]
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:23]
INFO: [Synth 8-638] synthesizing module 'DECODER_LETRAS' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DECODER_LETRAS' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FILTRO_LETRAS' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY_PUNTOS' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/DISPLAY.vhd:25]
INFO: [Synth 8-638] synthesizing module 'generaciondados' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:19]
	Parameter ancho bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized1' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized3' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized5' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized5' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Generador_LFSR' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:5' bound to instance 'LFSR_inst' of component 'Generador_LFSR' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Generador_LFSR__parameterized7' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
	Parameter ancho bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generador_LFSR__parameterized7' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'generaciondados' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd:19]
INFO: [Synth 8-638] synthesizing module 'punt_glob' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:23]
INFO: [Synth 8-3491] module 'caso_yahtz' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:36' bound to instance 'instance_caso_yahtz' of component 'caso_yahtz' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:217]
INFO: [Synth 8-638] synthesizing module 'caso_yahtz' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'caso_yahtz' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd:43]
INFO: [Synth 8-638] synthesizing module 'case_i_ns' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized0' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized0' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized1' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized2' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized2' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized3' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
INFO: [Synth 8-638] synthesizing module 'case_i_ns__parameterized4' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_i_ns__parameterized4' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd:24]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_t' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:311]
INFO: [Synth 8-638] synthesizing module 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 15 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_c' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:327]
INFO: [Synth 8-638] synthesizing module 'case_tcy__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 20 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy__parameterized1' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 5 - type: integer 
	Parameter res bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'case_tcy' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:15' bound to instance 'instance_case_y' of component 'case_tcy' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:343]
INFO: [Synth 8-638] synthesizing module 'case_tcy__parameterized3' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
	Parameter param bound to: 5 - type: integer 
	Parameter res bound to: 50 - type: integer 
WARNING: [Synth 8-614] signal 'dados' is read in the process but is not in the sensitivity list [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'case_tcy__parameterized3' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd:33]
INFO: [Synth 8-3491] module 'caso_fullh' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:16' bound to instance 'instance_caso_fullh' of component 'caso_fullh' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:360]
INFO: [Synth 8-638] synthesizing module 'caso_fullh' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'caso_fullh' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd:30]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'case_escaleras' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:8' bound to instance 'instance_caso_ep' of component 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:372]
INFO: [Synth 8-638] synthesizing module 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 3 - type: integer 
	Parameter res bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_escaleras' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'case_escaleras' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:8' bound to instance 'instance_caso_eg' of component 'case_escaleras' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:388]
INFO: [Synth 8-638] synthesizing module 'case_escaleras__parameterized1' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
	Parameter param bound to: 4 - type: integer 
	Parameter res bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'case_escaleras__parameterized1' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd:25]
INFO: [Synth 8-3491] module 'caso_magico' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:15' bound to instance 'instance_caso_m' of component 'caso_magico' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:403]
INFO: [Synth 8-638] synthesizing module 'caso_magico' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'caso_magico' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd:29]
INFO: [Synth 8-638] synthesizing module 'caso_turnos' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'caso_turnos' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:15]
INFO: [Synth 8-3491] module 'punt_total' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:10' bound to instance 'instancia_punt_total' of component 'punt_total' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:424]
INFO: [Synth 8-638] synthesizing module 'punt_total' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'punt_total' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/punt_total.vhd:46]
INFO: [Synth 8-3491] module 'demux' declared at 'C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:8' bound to instance 'instancia_demux' of component 'demux' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:460]
INFO: [Synth 8-638] synthesizing module 'demux' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'demux' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/new/demux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'punt_glob' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd:23]
INFO: [Synth 8-638] synthesizing module 'MUX_10_UNSIGNED' [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MUX_10_UNSIGNED' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'YAHTZEE' (0#1) [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/new/YAHTZEE.vhd:29]
WARNING: [Synth 8-3848] Net rst_punt_total in module/entity caso_turnos does not have driver. [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2582.074 ; gain = 231.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.074 ; gain = 231.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.074 ; gain = 231.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2582.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_6_EL_BUENO/DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2664.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.438 ; gain = 374.691
93 Infos, 26 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2725.438 ; gain = 559.012
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
