"Senior Staff Engineer, Digital Verification","             Track deliverables to ensure timely execution with high quality. The individual will work closely with the digital design, verification, and Product Development teams in other design centers.                               Roles Responsibilities                                     This position has responsibility for:                                   Development and deployment of verification and validation environment of digital circuits                                 Design, build, and maintain verification test suites to fully verify ICs                                 Deliver detailed test plans for verification of digital design blocks                                 Definition of verification simulation tool flow                                 Identify and write all types of coverage measures for stimulus and corner-cases                                 Debug tests with design engineers to deliver functionally correct design blocks.                                 Close coverage measures to identify verification holes                                    Run ATPG test vectors and verify scan chain                                   Work with interdisciplinary teams to identify automation and tool requirements                                    Work closely with the characterization and test teams to support post silicon validation                                   Technical and career growth of the team                                 Collaborate with cross functional teams in other geographical locations                                 Build strong relationships with design groups in other design centers                                 Support independent product development and provide support for other design groups                                 Collaborate with the IDC founding team and develop and maintain a positive growth culture in IDC                                 Competency Requirements                                 In order to perform the job successfully, an individual should demonstrate the following competencies:                                       Working with Ambiguity               : Achieves forward progress in the face of inadequately defined situations and/or unclear goals; able to work effectively with limited or partial information                                           Critical Thinking               : Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                           Displaying Technical Expertise:               Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                           Driving for Results:               Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                           Making Accurate Judgments and Decisions               :             Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                   Minimum Qualifications (Experience and Skills)                               12+ years of experience in digital design and/or verification, depending on level of education and experience                               Proficiency in logic design verification                             Experience in industry standard verification tools and methodologies using SystemVerilog, UVM                             Ability to debug and perform root cause failure analysis at RTL level                               Familiarity with basic digital circuit design and RTL                               Familiarity with interface specifications such as SPI or I2C                             Familiarity with Cadence and Synopsys tool suites                             Familiarity with DFT and scan insertion                             Demonstrated scripting and software skills (C, C++, Perl, Python, Tcl) to develop or enhance productivity tools                             Familiarity with Verification Flow                             Preferred Qualifications                                In-depth knowledge of sub-micron technology is highly desired                                 Strong project management skills                                 Experience working with global design and cross functional teams                                   Experience in DSP verification                                   Ability to work in a fast paced, multi-tasking environment                                   Use of FPGA to validate digital RTL and gates is a PLUS                                   Excellent problem-solving skills                                 Excellent verbal/written communication, documentation and presentation skills                                 Leader who can develop technical skills of the team                                 Experience handling test equipment such as oscilloscopes, function generators, pattern generators, logic analyzers, etc.                                 Education Requirements                                   Bachelor required; Master preferred in Electrical/Computer Engineering                   ",3.11E+11,31-05-2023,29-08-2023,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, DFT, Simulation, RF, FPGA, Digital design, Circuit designing, Perl",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Staff Engineer , Digital Verification","             track deliverables to ensure timely execution with high quality.                          The individual will work closely with the digital design, verification, and Product Development teams in other design centers                                 Roles Responsibilities                                      This position has responsibility for:                                    Development and deployment of verification and validation environment of digital circuits                                  Design, build, and maintain verification test suites to fully verify ICs                                  Deliver detailed test plans for verification of digital design blocks                                  Definition of verification simulation tool flow                                  Identify and write all types of coverage measures for stimulus and corner-cases                                  Debug tests with design engineers to deliver functionally correct design blocks.                                  Close coverage measures to identify verification holes                                    Run ATPG test vectors and verify scan chain                                    Work with interdisciplinary teams to identify automation and tool requirements                                    Work closely with the characterization and test teams to support post silicon validation                                    Collaborate with cross functional teams in other geographical locations                                  Build strong relationships with design groups in other design centers                                  Support independent product development and provide support for other design groups                                  Collaborate with the IDC founding team and develop and maintain a positive growth culture in IDC                                  Competency Requirements                                  In order to perform the job successfully, an individual should demonstrate the following competencies:                                        Working with Ambiguity                : Achieves forward progress in the face of inadequately defined situations and/or unclear goals; able to work effectively with limited or partial information                                            Critical Thinking                : Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                            Displaying Technical Expertise:                Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                            Driving for Results:                Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                            Making Accurate Judgments and Decisions                :              Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                    Minimum Qualifications (Experience and Skills)                                Typically requires 6 to 8 years of experience in digital design and/or verification, depending on level of education and experience                                Proficiency in logic design verification                              Experience in industry standard verification tools and methodologies using SystemVerilog, UVM                              Ability to debug and perform root cause failure analysis at RTL level                                Familiarity with basic digital circuit design and RTL                                Familiarity with interface specifications such as SPI or I2C                              Familiarity with Cadence and Synopsys tool suites                              Familiarity with DFT and scan insertion                              Demonstrated scripting and software skills (C, C++, Perl, Python, Tcl) to develop or enhance productivity tools                              Familiarity with Verification Flow                              Preferred Qualifications                                In-depth knowledge of sub-micron technology is highly desired                                  Strong project management skills                                  Experience working with global design and cross functional teams                                    Experience in DSP verification                                    Ability to work in a fast paced, multi-tasking environment                                    Use of FPGA to validate digital RTL and gates is a PLUS                                    Excellent problem-solving skills                                  Excellent verbal/written communication, documentation and presentation skills                                  Experience handling test equipment such as oscilloscopes, function generators, pattern generators, logic analyzers, etc.                                  Education Requirements                                    Bachelor required; Master preferred in Electrical/Computer Engineering                  ",1.81E+11,18-09-2023,17-12-2023,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, DFT, Simulation, RF, FPGA, Digital design, Circuit designing, Perl",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Staff Engineer Verification,"   Be in continuous and intensive contact with our development sites worldwide;      advise and support the experts from our business units inverification projects;      drive the internal exchange of know-how and experience at Infineon;      work out optimization opportunities in the area of verificationmethodology and verification coverage through integrating the resultsachieved into Infineons design system and supporting theirimplementation in the development of new products;      collaborate with other disciplines (e.g. Application Engineering) todefine the verification methodology and the verification plan;      design and develop the verification environment for ICs using the""Universal Verification Methodology"" (UVM);      ,,independently identify sub-modules that are particularly suitable forFormal Verification and apply this methodology;      Implement test scenarios using System Verilog and verify functionality using a Constrained Random Approach;    use the Unified Power Format (UPF) to verify the low-power aspects ofour designs;        You are best equipped for this task if you have:           You have a degree in Electrical Engineering, Computer Science or asimilar academic discipline.      You have at least five years of professional experience in MetricDriven Verification (digital & mixed-signal) and Formal Verification.    You have experience with microcontroller-based ICs and ideally withsecurity and safety requirements.      You are experienced in the creation and dissemination of methods inthe area of functional verification.      You have an excellent understanding of and application skills in UVMand UPF.      You have sound knowledge of firmware and RTL design (VHDL ) -experience with Cadence verification software is a plus.    You have some initial experience in technical leadership and project management.                ",2.50E+11,25-01-2024,24-04-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Computer science, RTL design, VHDL, formal verification, Project management, Mixed signal, Test scenarios, Technical leadership, System verilog, UVM",-,9am-6pm,"Full Time, Permanent",Infineon,Organization,Infineon,https://img.naukimg.com/logo_images/groups/v1/587312.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal / Staff Design Engineer," If you are passionate about pushing the boundaries of Design technology and thrive in a collaborative, dynamic environment, we invite you to join our team as a Design Engineer. Join usto be part of our journey in shaping the future of SoC design and innovation.             Responsibilities                   As a creative design engineer with a knowledge of subsystems    and    SoCs you will be part of a team integrating IP    and    developing logic for SoCs.         You will work with the project team to understand    and    review the architecture,    and    develop the design specifications.         Your key responsibilities will include writing micro-architecture specifications, developing the RTL, fixing bugs    and    running various design checks.         You will work with the verification team to review test plans,    and    help debug design issues.         You will work with the performance analysis team to evaluate    and    improve subsystem performance.         You will also contribute to developing    and    enhancing the design methodologies used by the team.         You will guide    and    support other members of the team as needed to enable the successful completion of project activities.         You will balance other opportunities such as working with Project Management on activities, plans,    and    schedules                 In addition to bringing your accomplishment of either Bachelors or masters degree in Computer Science or Electrical/Computer Engineering or a similar related field    and       10     -1     5     years experience working in design of complex compute subsystems or SoCs, you will need:           Strong knowledge of digital hardware design    and    Verilog HDL.         A thorough understanding    and    experience of the current design techniques for complex SoC development.         Experience creating design specifications         Experience developing RTL for SoC projects         Experience with Perl, Python or other scripting language                       Desired Skills    and    Experience:                 Experience with ARM-based designs    and   /or ARM System Architectures         Experience integrating subsystems for PCIe, LPDDR, HBM, UCIe, Ethernet         Experience with SystemVerilog    and    verification methodologies - UVM/OVM/e         Experience leading small teams or projects             Experience or knowledge in the following areas             Synthesis    and    timing analysis         Static design checks, including CDC, RDC, X-Propagation, Linting         Power management techniques         DFT    and    physical implementation                   Play    Ground-Breaking Benefits          Learning And Development                Whether you want to learn a new programming language, explore your management potential or witness the latest innovations at industry conferences, we promise you both the freedom and the support to develop when you want it.           Sabbatical            Well always encourage you to take plenty of annual leave, so you stay fresh and inspired. But you know what really does it? When we encourage you to take an extended, paid four-week sabbatical after 4 years of service.           Progressive Leave           you're a human being, not a resource. So its important to us that were there for you at significant points in your life. Whether you're having kids, acting as a primary care giver or have lost a loved one, our flexible progressive leave allows you to put your family first without worrying about your career.           Wellbeing            We create a safe space for you to look after your mental and physical health, with support ranging from medical insurance to the workplace mental health platform, Unmind. Alongside a growing number of onsite gyms, yoga, cycling and running clubs. All of which comes with a flexible working policy, so you can live life and be your brilliant self     ",50324500771,05-03-2024,03-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Internet,"DFT, Power management, Project management, SOC, Ethernet, Healthcare, Perl, PCIE, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Analog Design, Staff Engineer","                   You will be part of a strong development team in the area of GPIOs , Speciality IOs and General Purpose Analog IPs.                                      You will develop Analog Full Custom IPs such as: GPIOs , I2C, I3C , SMBUS , eMMC , SVID , Quad SPI , JTAG, High performance LVDS and Crystal Oscillators                                          You will be working with experienced set of teams locally and in with people from various sites spread across globe.                                         Key Qualifications                                                                     Bachelors/Masters in EC/EE from a reputed university/institution                                     3+ years of industry experience in related field                                     Good grip over CMOS circuit design fundamentals, device physics , Technology effects                                     Can micro architect circuit from specifications, can create simulation benches to verify the specification, can understand and debug circuit                                     Should have basic understanding of layout and parasitic extraction                                     Comfortable with spice simulations and various sub-micron design methodologies                                     Familiarity with automation / Scripting language is desired                                         Preferred Experience                                         Has a strong desire to learn and explore new technologies                                     Demonstrates good analysis and problem-solving skills                                     High energy individual with the ability to go an extra mile                                     A proactive team player with good written and verbal communication skills                                     Creative and flexible personality with customer facing skills                   ",190000000000.0,19-02-2024,19-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, JTAG, Simulation, Circuit designing, SPI, IPS, Analog design, Scripting",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,"Noida, Hyderabad, Bengaluru","Noida, Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Sr Lead Engineer - SOC GLS/PAGLS,"   As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,    Digital/Analog/RF/optical    systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements      As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all      As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,    Digital/Analog/RF/optical    systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements      As verification engineer candidate will be responsible for GLS/PAGLS verification at one or more SoC (System On Chip) during project work.          Responsibilities :          Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.      Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .      Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.      Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.      Adhere to quality standards and good test and verification practices.              B.E/B. Tech/M.E/M. Tech in electronics with 2+ year experience in verification domain.      Prior work experience on IP level or Soc level.      Prior work experience on DV/GLS/PAGLS      Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.      Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).      Hands on experience in UVM. C/C++ ,System Verilog verification language.      Good understanding of AXI-AMBA protocol variants.      Can work with scripting language (shell, Makefile, Perl )      Strong understanding of design concepts and ASIC flow.      Good problem solving , analytical and debugging skill is must.                Principal Duties and Responsibilities:            Leverages Hardware knowledge and experience to plan, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,    Digital/Analog/RF/optical    systems, equipment and packaging, test systems, FPGA, and/or DSP systems.      Integrates features and functionality into hardware designs in line with proposals or roadmaps.      Conducts complex simulations and analyses of designs as well as implements designs with the best power, performance, and area.      Collaborates with teams (eg, design, verification, validation, software and systems engineering, architecture development teams, etc) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.      Evaluates, characterizes, and develops the manufacturing solutions for leading edge products in the most advanced processes and bring-up product to meet customer expectations and schedules.      Evaluates reliability of critical materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.      Evaluates complex design features to identify potential flaws, compatibility issues, and/or compliance issues.      Writes detailed technical documentation for Hardware projects.            Level of Responsibility:                Works independently with minimal supervision.                Provides supervision/guidance to other team members.                        Decision-making    may affect work beyond immediate work group.            Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc      Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.            Minimum Qualifications:          Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.   ",10524500509.0,01-05-2024,30-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, C++, ASIC, RF, FPGA, Analytical, Analog, Packaging, Perl, Principal",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
GPU Design Verification - Sr Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.            In the role of GPU Functional Verification Engineer, your project responsibilities will include the following,                                 Develop deep understanding of 3-D Graphics hardware pipeline, feature sets, data paths, block functionalities & interfaces                 Strategize, brainstorm, and propose a DV environment, develop test bench, own test plan, debug all RTL artefacts, and achieve all signoff matrices                 Engage with EDA vendors, explore new and innovative DV methodologies to push the limits of sign off quality                 Collaborate with worldwide architecture, design, and systems teams to achieve all project goals                                 Currently, we are looking for candidates who can match one or more of the profiles listed below,                                   Strong knowledge of UVM based System Verilog TB Knowledge of GPU pipeline design is a plus, not mandatory Proficiency with formal tools - working knowledge of Property based FV is a plus, not mandatory Strong communication skills (both written and verbal) Most importantly, ability to learn, improve and deliver                                   Experience                     Minimum 5 years of Design verification experience                 Senior positions will be offered to candidates with suitable years of experience and proven expertise matching the profiles listed above                                 Education Requirements                                 BE/ME/M.Sc. in Electrical, Electronics, VLSI, Microelectronics, or equivalent courses from reputed universities                           Selected candidates will be part of the GPU HW team which is passionate about developing and delivering the best GPU Cores for all Qualcomm Snapdragon SOC products       Qualcomm GPU is an industry-leading solution which is driving the benchmarks in mobile computing industry and the future of mobile AR/VR                              The pre-Si verification team in Bangalore is currently heavily involved in the following                     UVM/SV based constrained random test bench for functional verification                 Subsystem level TB for complete GPU workload analysis and compliance                 Emulation platforms to analyze performance and pipeline bottlenecks                 Formal tools - both for reduced time to bug & property based FV sign-off                 Power Aware & Gate level simulations to deliver a high-quality GPU implementation                 Perl/Python scripts for automation in managing regressions, optimize run time, manage database and bug triage.           ",270000000000.0,27-02-2024,27-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Graphics, Design verification, Automation, RF, Staffing, SOC, Packaging, Perl, Python, Testing",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Engineer - SMMU RTL Design," Micro-Arch, RTL Design ownership of SMMU IP for the next generation System-on-chip (SoC) for smartphones, tablets, and other product categories. System Memory Management Unit (SMMU) does virtual to physical address translation, dynamic allocation, and access control of DDR memory, designed as per ARM SMMU architecture spec         Job responsibilities include       Work with Hardware and Software teams to understand the design requirements, specification, and interface details for SMMU IP     Develop micro arch design specification optimized for performance, area, power, Software use cases     Implement design spec in RTL coding language, qualify code through all required quality checks like Lint, CDC, Synthesis/DFT/low power checks         Work with SoC level performance modeling team on latency, bandwidth analysis, fine tune HW configuration like cache, buffer sizing     Debug and root cause post silicon issues in collaboration with emulation, software test teams           Required skillset includes       VLSI logic design expertise     ARM system architecture, Memory Management, Virtual Memory concepts, Core sight architecture, power management fundamentals     Knowledgeable about on-chip interconnect protocols like APB/AHB/AXI/ACE/ACE-Lite     Strong debugging, Analytical and problem-solving skills     Good understanding of the ASIC design convergence cycle in terms of architecture, micro-architecture, synthesis, timing closure and verification         Communication and collaboration skills to work with a large world-wide design organization                       Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.           Desired skillset includes       Experience in designs optimized for low power - Dynamic clock gating, Logic/ Memory power collapse     Proficiency in Scripting languages (Python or Perl) for Automation initiatives, C/C++/SystemC for performance models     Working knowledge of Synthesis, DFT, LEC, functional cover points/assertions, formal verification   ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, RTL design, Automation, C++, DFT, VLSI, Analytical, SOC, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Principal Engineer, Design Verification","       Responsible for understanding the logic, develop hitlist, verification environment, testcases etc, required for verifying the logic, individually         Implement verification methodologies for testbench development         Develop scripts required for running simulations and regressions and debug fails         Document the verification plan and verification documentation         Plan functional coverage/code coverage, analyze and improve coverage         Review and update verification environment and testcases         Report, track and close logic issues         Work and communicate effectively with global team          Work with designers and FW engineers to enable better verification                   What We're Looking For           Must have good digital logic understanding and fundamentals of digital design.          Candidate must have excellent skills in digital logic verification and hardware description language (VHDL or Verilog),          Strong knowledge in object oriented programming using languages such as SystemVerilog          Must have hands on experience in hardware verification methodologies such as UVM or OVM,          Must have good knowledge of protocols like Ethernet /PCIe         Must be familiar with verification test planning and coverage driven verification closure, Verification strategies for directed and randomized testing and assertions         Must have good experience in using simulation tools and proficiency in simulation debug techniques.          Strong knowledge / experience in building the verification environment from specification and should have spec to hardware bring-up experience.         Must have hands on knowledge on test-bench development and automation, bug tracking, and regression mechanisms          Should be able to act as the team lead to determine methods and procedures on new assignments and coordinate activities of other team members to ensure successful project completion.               Preferred skills:           Experience in High Speed SerDes, clock data recovery based PHYs, Asynchronous clock domain crossing verification.          IP architecture and verification knowledge         Experience in scripting languages such as Perl         Gatelevel simulation and AMS simulation knowledge         Experience with Linux operating system         Experience with Cadence or any other industry tools         Should be a good team player         Good communication skills and quick learning ability.          Knowledge of standard configuration management system like CVS or SVN               Education:           bachelors degree in Computer Science, Electrical Engineering or related fields and 12-14 years of related professional experience.         masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 10-12 years of experience.       ",131000000000.0,13-05-2024,11-08-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, VHDL, Semiconductor, Simulation, Linux, Digital design, Verilog, Perl, Automotive",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Product Validation Engineer,"     The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.          ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Computer science, Process automation, C++, VHDL, Simulation, Verilog, Debugging, SOC verification, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Engineer - SMMU RTL Design,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                  Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.          Educational Requirements                Bachelor/masters Degree in Electronics & Communication / Micro Electronics                     Job Description                     Micro-Arch, RTL Design ownership of SMMU IP for the next generation System-on-chip (SoC) for smartphones, tablets, and other product categories     System Memory Management Unit (SMMU) does virtual to physical address translation, dynamic allocation, and access control of DDR memory, designed as per ARM SMMU architecture spec               Job responsibilities include         Work with Hardware and Software teams to understand the design requirements, specification, and interface details for SMMU IP     Develop micro arch design specification optimized for performance, area, power, Software use cases     Implement design spec in RTL coding language, qualify code through all required quality checks like Lint, CDC, Synthesis/DFT/low power checks         Work with SoC level performance modeling team on latency, bandwidth analysis, fine tune HW configuration like cache, buffer sizing     Debug and root cause post silicon issues in collaboration with emulation, software test teams             Required skillset includes         VLSI logic design expertise     ARM system architecture, Memory Management, Virtual Memory concepts, Core sight architecture, power management fundamentals     Knowledgeable about on-chip interconnect protocols like    APB/AHB/AXI/ACE/ACE-Lite       Strong debugging, Analytical and problem-solving skills     Good understanding of the ASIC design convergence cycle in terms of architecture, micro-architecture, synthesis, timing closure and verification     Communication and collaboration skills to work with a large world-wide design organization                     Additional Job Description                Desired skillset includes         Experience in designs optimized for low power - Dynamic clock gating, Logic/ Memory power collapse     Proficiency in Scripting languages (Python or Perl) for Automation initiatives, C/C++/SystemC for performance models     Working knowledge of Synthesis, DFT, LEC, functional cover points/assertions, formal verification         ",260000000000.0,26-03-2024,24-06-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, C++, DFT, RF, VLSI, FPGA, Analytical, Analog, Packaging, Perl",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Design Engineer,"           As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical              systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                   Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                  Preferred Qualifications:                  Masters degree in Computer Science, Engineering, Information Systems, or related field.        3+ years of Hardware Engineering or related work experience.      2+ years of experience with circuit design (e.g., digital, analog, RF).      2+ years of experience utilizing schematic capture and circuit simulation software.        2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc.                  Principal Duties and Responsibilities:          Applies Hardware knowledge and experience to plan, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.      Integrates features and functionality into hardware designs in line with proposals or roadmaps.      Conducts simulations and analyses of designs as well as implements designs with the best power, performance, and area.      Collaborates with teams (e.g., design, verification, validation, software and systems engineering, architecture development teams, etc.) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.      Evaluates, characterizes, and develops the manufacturing solutions for leading edge products in processes and bring-up product to meet customer expectations and schedules.      Evaluates reliability of materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.      Assists in the assessment of complex design features to identify potential flaws, compatibility issues, and/or compliance issues.      Writes detailed technical documentation for Hardware projects.                Level of Responsibility:              Works independently with minimal supervision.              Decision-making    may affect work beyond immediate work group.            Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.      Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.      ",240000000000.0,24-01-2024,23-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Technical documentation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Display Design Verification Staff Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                  As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements       Excellent Design verification domain expertise of min 8 years upto 12 years.                Develop test strategy, TB architecture and test plan for new IP s/new features               Develop strategies for re-useable, scalable and enhance Sub system level verification environment               Excellent C/System Verilog/Verilog skills to handle C based TB environment               Strong skills in debug, post silicon debug-failure re-creation and root cause analysis               Scripting proficiency - PERL, Python, for developing applicable automation        AMBA, AXI bus protocols               Power intent verification, GLS etc.                Capable of communicating effectively with all stakeholders across the globe               Capable of seeding a new team for new IPs, able to hire and expand the team in expertise and efficiency               Capable of mentoring the team members for their career growth, maintaining diversity in the team, collaborating with other leads and managing multiple parallel projects                Take initiatives to enable various ideas for improving efficiencies.                Good to have:        Image Processing, DSI/DP/HDMI Protocols               Good knowledge of new methodologies, flows and tools to be incorporated.        Formal verification     ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Automation, RF, Image processing, FPGA, Analog, Packaging, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Digital Design Sr Staff Engineer," We are looking for a highly motivated Engineer who shall be responsible for the verification of multi-protocol 112G PHY IP.      ?       The responsibilities include:         Be a technical expert in one or more interface protocols (Eg: Ethernet, PCIe, etc). This expertise helps in development, verification, silicon validation & customer support.     Review SERDES / PHY / Controller IP specification & validate compliance to protocol of interest.     SV verification of SERDES / PHY IPs internally developed.         Responsibility includes         Verification plan development and review.     Verification environment development. UVM knowledge preferred.     RTL, GLS & Co-simulations & coverage closure (Functional + Code)     Deliver high quality RTL and other simulation models to customer.     Verification using VIP for the protocol of interest.     Simulation bring-up of protocol sub-system with SERDES + Controller for the protocol of interest.     Own support of customers with bring-up of IP in customer simulation environment. Develop, deliver and support customer with any SV verification components they might need for the IP for integration into their simulation environment. When customer silicon is available, support customer with silicon bring-up and debug of issues.     Bring-up and demonstrate Testchip+FPGA system demo for the protocol of interest to customers & also in conferences.         Requirements         B.Tech/M.Tech with 5+ years of relevant experience     Work Experience in interface protocols - Ethernet, PCIe, CXL, JESD, CPRI is highly preferred.     Experience of functional verification flow, Verification tools, and methodologies VMM, OVM/UVM and System Verilog     Experience with System Verilog Assertions, code and functional coverage implementation and review     Fundamental knowledge of Analog and Digital mixed signal design     Scripting and automation using Perl/Python     Excellent debug and diagnostic skills   ",240000000000.0,24-04-2024,23-07-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, ASIC, Networking, Ethernet, VMM, Perl, System verilog, PCIE, SATA, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design Engr, Sr II","       The candidate will be part of the RD in Solutions Group at our Bangalore Design Center, India.              The position offers learning and growth opportunities.              This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will include IP Design using latest HDL and design Flows and analysis for safety critical semiconductor design.                          Job Responsibilities -    The Automotive Safety Engineer is responsible for:                  Will be working on Datapath IPs in the field of High Definition Video (Video codecs), Forward Error Correction (FEC) for commercial and Automotive applications                  Work with internal development teams and automotive customers to ensure coordinated functional safety compliance                  Work with product teams to evaluate customer requirements related to quality, functional safety, and automotive reliability                  Execution of Work Products derived from those requirements at all product lifecycle levels (Concept, Architectural and HW levels)                  Work closely with the Functional Safety and internal development teams on projects and task planning, progress tracking and reporting                  Develop automation scripts for automotive safety analyses                  Participate in quality and functional safety reviews and provide reports                  Maintain and enhance functional safety methods and templates                  May need to interact with customers to discuss/ understand customers specification requirements, if needed .                  The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.                  Key Qualifications and Experience                          Must have BSEE in EE with 7+ years of relevant experience or MSEE with 6+ years of relevant experience in the following areas:                Knowledge of quality processes such as ISO9001, ISO 26262 in the context of Semiconductor front end design, FMEDA, DFMEA analysis of safety critical designs                  Should have good grasp of the Design Tasks such as RTL coding of design, synthesis, CDC analysis etc to derive safety critical aspects of the design.                  Hands on experience with architecting/ micro-architecture/ detailed design from Functional Specifications. Must have worked on one or more of control path oriented designs like asynchronous FIFO, DMA architectures, SPRAM/ DPRAM interface design, etc.                  Preferable: Knowledge of one or more of protocols: VESA DSC, VDC-M Codecs, Ethernet, DDR, PCIe, AMBA                  Ability to work/ Prior experience as a Technical Lead for a small team is a major plus.                  Should have strong desire to learn and explore new technologies.                  Frequently networks with senior internal and external personnel in own area of expertise.                  Working knowledge / experience TCL, Perl, Python is added advantage.                  Experience in qualifying systems with embedded hardware to various ISO 26262 ASIL levels up to ASIL D                  In addition, the candidate should have good communication skills, should be a team player and possess good problem-solving skills and show high levels of initiative.          ",60224500926.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, ASIC, Semiconductor, ISO, Architecture, Digital design, Analog, Perl, Sensors, Automotive",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design Engr, Sr I","         We are looking for a highly motivated Digital Verification Engineer who shall be responsible for the verification of multi-protocol 112G PHY IP.                          The responsibilities include:                Verification plan development and review              Verification environment development. UVM knowledge is preferred.              RTL simulations, Gate Level Simulations coverage closure (Functional + Code)              Deliver high quality RTL and other simulation models to customer.              Ensure co-ordination between RTL, Analog design and Tech pub teams              Own support of customers with bring-up of IP in customer simulation environment.              Develop, deliver and support customer with any SV verification components they might need for the IP for integration into their simulation environment.              When customer silicon is available, support customer with silicon bring-up and debug of issues.                            Requirements                  B.Tech/M.Tech with 5+ years of relevant experience              Experience of functional verification flow and verification tools and methodologies VMM, OVM/UVM and System Verilog              Experience with System Verilog Assertions, code and functional coverage implementation and review              Fundamental knowledge of Analog and Digital mixed signal design              Scripting and automation using TCL/Perl/Python              Excellent debug and diagnostic skills              Technical expertise in one or more interface protocols (e.g. Ethernet, PCIe          , etc.) is plus.            ",60224500783.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, ASIC, Networking, Ethernet, VMM, Perl, System verilog, PCIE, SATA, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design Engr, Sr II","         Were looking for Automotive Safety Engineers to join our AMBA team      AMBA consists of AXI/AHB Fabric and Bridge infrastructure, DMA Controller, Serial Peripherals (SPI, I2C, I2S and UART)      AMBA product family requirements are found across the market segments - Cloud, Security, Automotive, IoT, Networking and so on      DMA controller and SPI controller are critical IP for data movement and boot mode applications which are used in ADAS functions for automated and autonomous driving as well as infotainment use cases      Safety, Reliability and Quality are essential in an automotive environment and require an advanced suite of debug, error reporting and diagnostic features            The candidate will be part of the RD in Solutions Group at our Bangalore Design Center, India      The position offers learning and growth opportunities      This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will include IP Design using latest HDL and design Flows and analysis for safety critical semiconductor design                       Job Responsibilities -                  The Automotive Safety Engineer is responsible for:                    Will be working on the AMBA products for commercial, Enterprise and Automotive applications                  Work with internal development teams and automotive customers to ensure coordinated functional safety compliance                  Work with product teams to evaluate customer requirements related to quality, functional safety, and automotive reliability                  Execution of Work Products derived from those requirements at all product lifecycle levels (Concept, Architectural and HW levels)                  Work closely with the Functional Safety and internal development teams on projects and task planning, progress tracking and reporting                  Develop automation scripts for automotive safety analyses                  Participate in quality and functional safety reviews and provide reports                  Maintain and enhance functional safety methods and templates                  May need to interact with customers to discuss/ understand customers specification requirements, if needed .                  The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.                              Key Qualifications and Experience                        Must have BSEE in EE with 5+ years of relevant experience or MSEE with 4+ years of relevant experience in the following areas:                    Knowledge of quality processes such as ISO9001, ISO 26262 in the context of Semiconductor front end design, FMEDA, DFMEA analysis of safety critical designs                  Should have good grasp of the Design Tasks such as RTL coding of design, synthesis, CDC analysis etc to derive safety critical aspects of the design.                  Hands on experience with architecting/ micro-architecture/ detailed design from Functional Specifications. Must have worked on one or more of control path oriented designs like asynchronous FIFO, DMA architectures, SPRAM/ DPRAM interface design, etc.                  Preferable: Knowledge of one or more of protocols: Ethernet, DDR, PCIe, USB, MIPI-UFS/Unipro/ SD-MMC/ /USB/AMBA (AMBA2, AXI)                  Ability to work/ Prior experience as a Technical Lead for a small team is a major plus.                  Should have strong desire to learn and explore new technologies.                  Frequently networks with senior internal and external personnel in own area of expertise.                  In addition, the candidate should have good communication skills, should be a team player and possess good problem-solving skills and show high levels of initiative.          ",60224500782.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, ASIC, Semiconductor, ISO, Architecture, Networking, Digital design, Analog, SPI, Automotive",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design, Staff Engineer","   We are looking for a highly motivated Engineer who shall be responsible for the verification of multi-protocol 112G PHY IP.          The responsibilities include:                           Be a technical expert in one or more interface protocols (Eg: Ethernet, PCIe, etc). This expertise helps in development, verification, silicon validation & customer support.                                         Review SERDES / PHY / Controller IP specification & validate compliance to protocol of interest.                                         SV verification of SERDES / PHY IPs internally developed.                                             Responsibility includes                                             Verification plan development and review.                                         Verification environment development. UVM knowledge preferred.                                         RTL, GLS & Co-simulations & coverage closure (Functional + Code)                                         Deliver high quality RTL and other simulation models to customer.                                         Verification using VIP for the protocol of interest.                                         Simulation bring-up of protocol sub-system with SERDES + Controller for the protocol of interest.                                          Own support of customers with bring-up of IP in customer simulation environment. Develop, deliver and support customer with any SV verification components they might need for the IP for integration into their simulation environment. When customer silicon is available, support customer with silicon bring-up and debug of issues.                                         Bring-up and demonstrate Testchip+FPGA system demo for the protocol of interest to customers & also in conferences.                           Requirements         B.Tech/M.Tech with 5+ years of relevant experience     Work Experience in interface protocols - Ethernet, PCIe, CXL, JESD, CPRI is highly preferred.     Experience of functional verification flow, Verification tools, and methodologies VMM, OVM/UVM and System Verilog     Experience with System Verilog Assertions, code and functional coverage implementation and review     Fundamental knowledge of Analog and Digital mixed signal design     Scripting and automation using Perl/Python     Excellent debug and diagnostic skills   ",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, Automation, Networking, Simulation, Ethernet, Mixed signal design, Customer support, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal DFT Design Engineer,"   This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.      Mentoring junior engineers and driving innovation/automation.      BE/B.Tech/M.E/M.Tech with 7+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.      Strong hands-on experience using industry standard EDA Tools.      Experience with logic simulators from one or more EDA vendors.      Experience on industry standard ATPG tools like Cadence Modus.      Experience with RTL lint tools like Jasper.      Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.      Programming in Perl/Tcl/Python or other scripting languages is a plus.      Experience in post silicon validation, ATE debug and support is desired.      Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.      Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.      Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.    ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"System testing, Automation, Quality improvement, DFT, static timing analysis, Debugging, atpg, Perl, silicon validation, Python",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design, Staff Engineer","                 The candidate will be part of the R&D in Solutions Group at our Bangalore Design Center, India     The position offers learning and growth opportunities     This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will include IP Design using latest HDL and design Flows                                Job Description                                                           ?                                       The candidate will be part of the Synopsys IP Design R&D team at Synopsys. You will own RTL architecture design, micro architecture design , clock partitioning, RTL realization in System Verilog, Design Flow Clean up, Product documentation and Release As part of the work, you will closely work with and lead and mentor a team of RTL designers and be part of a global team of experienced Engineers.                                                              ?                     Technical Expertise needed :                                        Must have BSEE in EE with 7+ years of relevant experience or MSEE with 6+ years of relevant experience in the following areas:                                         Own RTL Micro architecture Design and RTL coding of High Definition VESA VDC-M-1.1/1.2 Video Codec products targeted towards AR/VR, MIPI DSI, HDMI 2.1 and DisplayPort Protocols,H.263/H.264 Video codecs, Reed Solomon FEC encoder and Decoder as per IEEE 802.3-bj,ck,bs specifications, BCH codes, Streaming FFT engines, Fixed Point Arithmetic                                     Knowledge of one or more of protocols/standards: VESA VDC-M, DSC, HDMI 2.1, MIPI DSI, AMBA (AXI,APB,AHB)                                          Hands-on experience in translating the algorithm specification given in C/C++ to Micro architecture and RTL Design for area, latency, throughput trade-offs                                     Hands-on experience with control path oriented designs like asynchronous FIFOs, SPRAM/ DPRAM interface design, and designs with multiple clocks involving various Clock Domain Crossing schemes.                                     Hands on experience with Synthesizable and concise parameterizable System Verilog RTL coding for ASIC designs and Simulation tools                                     Hands on experience in writing self checking Verilog Testbenches to verify module level designs                                          Experience with Perforce or similar revision control environment                                     Hands-on experience in TCL, Python scripting for automation.                                     Exposure to quality processes in the context of IP design and verification is an added advantage                                         Job Responsibilities include -                                         Understand Standard Specifications, create Functional Specifications for the product and create architecture and micro-architecture with detailed design documents. Propose and enhance the product with unique and differentiating features beyond what is specified by standard specifications                                     Be single point of contact with hands-on experience on all design tasks - Micro Architecture design - propose various options for Area, Timing, perform Logic levels analysis and throughput trade-offs                                   Own and drive Lint, CDC,RDC,DFT clean up, Synthesis flows, static timing flows, Formal checking, etc                                 Co-own RTL coding of design, Design flows like - synthesis, CDC, RDC analysis, STA, Power estimation                                 Perform peer review of RTL code for continuous quality and QoR improvements                                 Review of Verification plan, coverage plan, coverage reports and share feedback with verification team for coverage improvement                                    Own debug of failed scenarios using DVE/Verdi                                     The candidate will work in a project and team oriented environment with teams spread across multiple sites, worldwide.                                     Periodically publish technical papers and/or file patents on the feature updates/innovation carried out                                      In addition, the candidate should have excellent oratory and written communication skills in English, should be a team player and possess good problem solving skills and show high levels of initiative.                   ",40324500926.0,04-03-2024,02-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, C++, ASIC, DFT, Simulation, Digital design, Verilog, System verilog, IEEE, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff Verification Engineer,"               Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS).      Run digital/mixed-signal simulations as well as formal verification.      Work closely with the design team to create a verification strategy and detailed verification plan.      Develop tests, run regressions and monitor coverage to ensure tape-out quality.      Participate in design or project reviews and support these with verification perspective and schedule/priority assessment.      Support post-silicon bring-up and debug, for bench validation and automated test equipment (ATE) testing.      Improve verification scalability and portability from project to project by environment enhancement and tools automation.            Minimum Qualifications:            3+ years experience in the semiconductor industry      M.S. in EE/CS/CE or higher      Hands-on experience with SystemVerilog as High-level Verification Language and UVM implementation.      Debugging digital simulation in RTL and gate-level netlist isolates issues in both module and system levels.      Scripting experience in Python or Perl.      Clear understanding of ASIC design flow      Solid analytical and problem solving skills      Independent, self-motivated, rigorous, team player and able to follow through      Excellent verbal and written communication skills        Preferred:        Experience of setting up UVM verification environment from scratch      Familiarity with VHDL or System Verilog RNM      Automation of verification flow with Python/Perl in an industrial setting        Analog    behavioral model development/verification experience    ",240000000000.0,24-04-2023,23-07-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VHDL, Automation, Semiconductor, formal verification, Simulation, Analog, Mixed signal, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Semtech Corporation,Organization,Semtech Corporation,https://img.naukimg.com/logo_images/groups/v1/4624885.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Engineer, ASIC Verification","   you will be a key contributor to our engineering team, responsible for verifying the functionality and performance of ASIC designs     You will work on complex projects, ensuring that ASICs meet quality standards and specifications     Key Responsibilities:Verification Planning:Collaborate with design and architecture teams to create verification plans that outline the scope, goals, and strategies for ASIC verification     Testbench Development:Develop and maintain verification environments, including testbenches, models, and test sequences, using verification languages such as SystemVerilog and UVM     Test Case Design:Create and execute test cases to verify the functionality, performance, and compliance of ASIC designs with project specifications     Functional and Code Coverage:Ensure comprehensive functional coverage and code coverage metrics are met, identifying verification gaps and proposing solutions     Simulation and Emulation:Utilize simulation and emulation tools to run test scenarios, debug issues, and track the behavior of the ASIC design under different conditions     Debugging and Issue Resolution:Investigate and resolve issues identified during verification, working closely with design and software engineers to analyze and rectify problems     Performance Testing:Verify the performance of ASICs under various scenarios, such as speed, power, and reliability, and optimize performance parameters     Documentation:Maintain clear and organized documentation of verification plans, testbenches, test results, and issues identified     Verification Tools and Methodologies:Stay current with verification tools, methodologies, and industry best practices to enhance the verification process     Collaboration:Work collaboratively with cross-functional teams, including design, architecture, and software development, to ensure the success of ASIC projects       ",231000000000.0,23-10-2023,21-01-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Hardware & Networking,"deep learning, Automation, formal verification, FPGA, EDA tools, Verilog, Silicon, SDK, UVM",-,9am-6pm,"Full Time, Permanent",Kinara.ai,Organization,Kinara.ai,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
AMS Verification Engineer,"     In this role you will be supporting a team of top-notch Design Engineers providing verification of Mixed Signal Integrated Circuits      You will be developing test benches, conducting regression testing and working with design engineers to resolve any bugs identified      Additionally, you will be responsible for bug tracking and documentation            What is required to be successful in this opportunity        5+ years directly related experience.      Run simulations and characterize performance of variance analog blocks and sub-systems      Execute the pre-silicon verification of mixed-signal products      Create verification plans using data sheets, inputs from engineers / customers, and working closely with systems engineers      Implement mixed-signal test-benches in Cadence Virtuoso and/or Verilog-AMS to apply stimulus and checks      Implement automatic checks and measurements to verify the behavior and populate a Specification Matrix      Provide periodic updates on DV status to project participants, management, and customers.      Work with design and systems teams to close bugs as they arise.      Work with the EDA team to upgrade tools and flows.      Review the digital and analog design to provide guidance on Mixed Signal Design for Verification architecture and features.      Verilog and one of Verilog-A or Verilog-AMS or System Verilog or Specman      Advanced verification methodologies such as UVM      Bug tracking, functional coverage, RTL code coverage      Cadence Virtuoso schematic editor      Strong knowledge in tool and language usage- AMS, Verilog-AMS, System Verilog, PERL or Python      Capable of Independent interpretation of specification and system      Strong understanding of circuits and simulation techniques      Scripting/coding capability with an automation mindset    ",231000000000.0,23-06-2023,21-09-2023,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, Simulation, Coding, Perl, System verilog, Silicon, UVM, Cadence Virtuoso, Python",-,9am-6pm,"Full Time, Permanent",Fiori Technology Solutions,Organization,Fiori Technology Solutions,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff Engineer - Design Verification (Wi-Fi Protocols),"                   The position involves design verification of next generation modem sub systems (which has MAC, Baseband and RF IP s involved for latest Wi-Fi protocol including 11ax) with emphasis on verifying and signing off performance and power along with functionality      This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS and Formal techniques      Candidate will require close interactions with Design, SoC , Validation, Synthesis PD teams for design convergence      Candidate must be able to take ownership of IP/Block/SS verification      Candidate will work with design team (both HW and SW) on RTL debug during Pre-silicon HW development phas                              Responsibilities:            Develop and track execution of chip level test planning to meet product requirements and established quality standards      Lead a team to complete the pre-silicon verification of an SoC      Execute and maintain chip level verification regressions. Triage and debug failing tests.      Develop or update tests to satisfy the test plan requirements. Tests will be combination of directed (C tests), constrained random (UVM), and formal verification.      Perform gate level verification across corners. Provide appropriate activity files for power analysis.      Coordinate verification activities with a global team and the design lead. Provide succinct weekly status and drive action items to closure.                  Experience Level    :      10+ years in Industry            Education Requirements    :      Bachelor or Master s degree in Electrical and/or Computer Engineering            Minimum Qualifications:              Architect Block and SS Level Test-Benches      Understanding of WLAN PHY TX and RX design paths,      Algorithms that control the various aspects of wireless systems      Develop test plan to verify WiFi Standards including 11ax ,sequences and design components.      Own end to end DV tasks from coding Test bench and test cases, write assertions, running simulations and achieving all coverage goals      Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches      Strong knowledge of Verilog, System Verilog, UVM, C/C++      Experience in usage of assertions, constrained random generation, functional/code coverage.      Knowledge of scripting languages like Perl, Python, Tcl, shell to achieve automation of verification methodologies and flows      Analytical debugging skills      Verify and debug low-power design      Debug SDF Back Annotated Gate Simulations      Low-power implementation (UPF)      Mixed Signal Real Number Modeling (RNM, Spice)                  Preferred Qualifications:              Knowledge of wireless technologies like WLAN - 11ax , Bluetooth, ZigBee      Mentoring skills      Exceptional problem-solving skills      Good written and oral communication skills      ",80124501066.0,08-01-2024,07-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, Automation, VLSI, Coding, SOC, Debugging, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Redpine Signals, Inc.",Organization,"Redpine Signals, Inc.",https://img.naukimg.com/logo_images/groups/v1/642468.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Design Verification Engineer,"   Looking for candidates to work on verification of high performance and low power Microprocessor / Machine Leaning Processor / Logic Design     Key Requirements       Expertise in UVM based test environment development.         Experience in creation and signoff of assertions, constrained random generation, functional and code coverage.         Expertise in scripting languages like Perl, Python, Tcl to achieve automation of verification methodologies and flows.         Expertise in AHB/AXI based SoC Architectures.         Strong knowledge in ARM M-series or A-Series MCU, RISC-V architectures.         Experience in verifying high-speed interfaces like USB, PCIe 4x/5x, Ethernet, Mobile DDR, Quad/Octa-SPI.         Strong experience in peripheral interfaces like SDIO, UART, I2S, I2C, PWM, CAN, etc.         Knowledge in low power verification.         Hands-on experience in developing block-level, sub-system level and chip-level verification environments from scratch .         Senior positions require leading verification teams to drive both logic validation, emulation, pre- and post-silicon validation.         Management positions require proven experience of leading teams and delivering high quality products to market.     ",20822500452.0,02-08-2022,31-10-2022,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Hardware & Networking,"Automation, USB, SOC, Ethernet, Perl, PCIE, SPI, UVM, silicon validation, Python",-,9am-6pm,"Full Time, Permanent",Ceremorphic Inc,Organization,Ceremorphic Inc,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design Engr, Sr II","             Synopsys is seeking a Functional Safety Engineer whose primary mandate is to ensure that Synopsys Automotive IPs comply with ISO 26262 and related standards for automotive functional safety and reliability.                          This position will work globally with internal development teams and external customers to ensure conformance to related quality, functional safety, and automotive reliability requirements                                          The Automotive Functional Safety Engineer is responsible for:                                  Work with internal development teams and automotive customers to ensure coordinated functional safety compliance                              Work with product teams to evaluate customer requirements related to quality, functional safety, and automotive reliability                              Execution of Work Products derived from those requirements at all product lifecycle levels (Concept, Architectural and HW levels)                              Work closely with the Functional Safety and internal development teams on projects and task planning, progress tracking and reporting                              Develop automation scripts for automotive safety analyses                              Participate in quality and functional safety reviews and provide reports                              Maintain and enhance functional safety methods and templates                                    Key Qualifications                                  Must have BSEE in EE with 8+ years of relevant experience or MSEE with 7+ years of relevant experience                              Knowledge of one or more of protocols: DDR / PCIE / UCIE                              Understanding of semiconductor development flows (digital design background advantageous)                              Formal training in ISO 26262                              Experience with various ISO 26262 work products (Hardware focus) such as Technical Safety Concept; Safety Plan; FMEA Analysis; FMEDA Analysis; Dependent Fault Analysis; Safety Manual; Safety Case                              Experience as a Functional Safety Engineer in safety critical applications with solid understanding of hardware development and functional lifecycle management                              Experience in qualifying systems with embedded hardware to various ISO 26262 ASIL levels up to ASIL D                              Knowledge of C/C++, TCL, Perl, Python is added advantage                              Proficient in English                              Working knowledge of JAMA / Doors / or similar                              Working understanding of automotive reliability standards such as AEC Q100 is an advantage                                            Working understanding of quality standards such as ISO 9001 or IATF 16949 is an advantage          ",60224500861.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, C++, ASIC, Semiconductor, Architecture, Digital design, Analog, Perl, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Product Validation Engineer,"     The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.          ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Computer science, Process automation, C++, VHDL, Simulation, Verilog, Debugging, SOC verification, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior AMS Verification Engineer," We are looking for a highly skilled        Analog Mixed-Signal (AMS) Verification Engineer        to join our dynamic team. If you have a passion for defining and implementing mixed-signal verification methodologies, hands-on experience in AMS simulations, and expertise in HVL-based methodologies, we encourage you to apply.        Responsibilities:              Methodology Definition:        Define and implement robust mixed-signal verification methodologies.            Hands-On Verification:        Conduct thorough verification of Analog Mixed-Signal designs. Good understanding of analog concepts and circuits.            HVL Expertise:        Utilize industry-standard HVL-based methodologies such as SV/UVM/Verilog for effective verification.            Signal Integrity Modeling:        Experience with SV Real/Wreal/RNM Modeling and SPICE models.            Component Verification:        Verify critical components including multiphase regulator, LDO, Switching regulators, Filters, ADCs, DACs, and Power circuitry.            Low Power Focus:        Exposure to Low Power and mode transition verification techniques.            Collaboration:        Work closely with cross-functional teams to seamlessly integrate AMS verification within the overall system.      ",260000000000.0,26-02-2024,26-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analog, Mixed signal, Industrial automation, Product portfolio, Verilog, Infrastructure, UVM, Automotive, Signal integrity, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Digital IC Verification Engineer, + Define the verification strategy and the detailed verification plans for blocks and systems     + Coordinate/lead the verification activities in the project teams     + Develop SystemVerilog/UVM environments for blocks and top-level SoCs     + Debug functional errors in RTL     + Participate to verification methodology improvement activities     + Other duties as needed or assigned ,221000000000.0,22-11-2023,20-02-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Industrial automation, Product portfolio, Shaping, System verilog, Hardware, UVM, Automotive, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Digital IC Design Engineer,"     We are looking to expand our team with a Junior Digital IC Design Engineer     You will participate to the development of embedded MCU and DSP systems as well as hardware accelerators     This task includes design (in SystemVerilog), verification (UVM), programming (C) and automation (Python)     This position will be based in Richardson, Texas, reporting directly to the RD Engineering Manager     Key Duties and Responsibilities     + Implement, verify, and benchmark MCU and DSP systems as well as hardware accelerators     + Participate to the verification and FPGA prototyping of these systems and blocks     + Programming of the MCU and DSP systems for verification and demo purposes     + Generate detailed specifications for digital components     + Preparation of technical reviews",221000000000.0,22-11-2023,20-02-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"FPGA, Industrial automation, Product portfolio, IC design, System verilog, UVM, Automotive, Python, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal AMS Verification Engineer," We are looking for a highly skilled **Analog Mixed-Signal (AMS) Verification Engineer** to join our dynamic team. If you have a passion for defining and implementing mixed-signal verification methodologies, hands-on experience in AMS simulations, and expertise in HVL-based methodologies, we encourage you to apply.       **Responsibilities:**       1. **Methodology Definition:** Define and implement robust mixed-signal verification methodologies.     2. **Hands-On Verification:** Conduct thorough verification of Analog Mixed-Signal designs. Good understanding of analog concepts and circuits.     3. **HVL Expertise:** Utilize industry-standard HVL-based methodologies such as SV/UVM/Verilog for effective verification.     4. **Signal Integrity Modeling:** Experience with SV Real/Wreal/RNM Modeling and SPICE models.     5. **Component Verification:** Verify critical components including multiphase regulator, LDO, Switching regulators, Filters, ADCs, DACs, and Power circuitry.     6. **Low Power Focus:** Exposure to Low Power and mode transition verification techniques.     7. **Collaboration:** Work closely with cross-functional teams to seamlessly integrate AMS verification within the overall system.   ",270000000000.0,27-02-2024,27-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analog, Mixed signal, Industrial automation, Product portfolio, Verilog, Infrastructure, UVM, Automotive, Signal integrity, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff AMS Verification Engineer," We are looking for a highly skilled        Analog Mixed-Signal (AMS) Verification Engineer        to join our dynamic team.      If you have a passion for defining and implementing mixed-signal verification methodologies, hands-on experience in AMS simulations, and expertise in HVL-based methodologies, we encourage you to apply.        Responsibilities:              Methodology Definition:        Define and implement robust mixed-signal verification methodologies.            Hands-On Verification:        Conduct thorough verification of Analog Mixed-Signal designs. Good understanding of analog concepts and circuits.            HVL Expertise:        Utilize industry-standard HVL-based methodologies such as SV/UVM/Verilog for effective verification.            Signal Integrity Modeling:        Experience with SV Real/Wreal/RNM Modeling and SPICE models.            Component Verification:        Verify critical components including multiphase regulator, LDO, Switching regulators, Filters, ADCs, DACs, and Power circuitry.            Low Power Focus:        Exposure to Low Power and mode transition verification techniques.            Collaboration:        Work closely with cross-functional teams to seamlessly integrate AMS verification within the overall system.      ",260000000000.0,26-02-2024,26-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analog, Mixed signal, Industrial automation, Product portfolio, Verilog, Infrastructure, UVM, Automotive, Signal integrity, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer - DFT,"     Be a senior member of Alphawave central DFT methodology group responsible for developing flows across all company departments and projects             Architect methodologies and flows for an integrated, RTL-centric ""shift left"" DFT environment across company IPs, chiplets and SoC designs.     Develop automated verification test bench and sequence creation for DFT IP. Architecting end-2-end verification solutions from static design checks, through formal and sequence-based verification.     Build IP/block and SoC level scan insertion flows and script ATPG retargeting procedures. Creating automated QoR checks for implementation quality control.     Write static timing constraints, create waivers, and devise flows for bullet proof timing checks     Hiring, training and leading DFT engineers in daily tasks and activities to fulfill company road map.     You will report to head of Central DFT Team.     Mentor DFT engineers through out the project life cycle.             What youll need:         Engineer with proven technical and people management skills     Collaborative team player, and out of the box mindset     Good understanding in Verilog/VHDL and System Verilog     Exposure with CAD and automation. Good exposure for using Perl techniques in creating generic codes. Knowledge of TCL and Python.     Extensively experienced with main DFT standards such as JTAG    (1149.1/1149.6/1500),    iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs)     Track record in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS    (Chip-On-Wafer-On-Substrate)    designs.     Experience in SoC and IP/Block level scan insertion and ATPG, simulation of zero delay and SDF annotated test sequences.     Experience in scripting/reviewing SCAN/MBIST timing constraints.     Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions.             Good to have:             Bachelors degree in engineering science, Electrical and Computer Engineering or Computer Science     10+ years of experience in complex SoC designs in RTL, DFT or FE capacity. Candidates with less experience may be considered for other senior technical roles.     Vast experience to various DFT EDA tools from Tessent, SNPS and Cadence     Experience in core wrapping, pattern retargeting packetizing ATPG techniques. SSN knowledge.         ",200000000000.0,20-03-2024,18-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, VHDL, DFT, Networking, SOC, CAD, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design and Verification IPxact Engineer,"       We are seekinga skilled and experienced DV (Design and Verification) IPxact Engineer to joinour dynamic team     The ideal candidate should have a minimum of 4 years ofhands-on experience in DV IPxact, demonstrating proficiency in creating andmaintaining IPxact-based specifications for digital designs     As a DV IPxactEngineer, you will play a crucial role in the development and verification ofcomplex digital designs, ensuring adherence to industry standards and bestpractices                Responsibilities        :          IPxactSpecification Development:            Developand maintain IPxact specifications for digital designs, capturing key designand verification information.          Collaboratewith cross-functional teams to gather relevant design and verification data andincorporate it into the IPxact specifications.            VerificationEnvironment Integration:            IntegrateIPxact-based specifications into the overall verification environment.          Workclosely with DV teams to ensure seamless integration of IPxact data foreffective and efficient verification processes.            StandardCompliance:            Ensurecompliance with industry standards and best practices related to IPxact.          Stayupdated on the latest advancements in IPxact and related technologies,incorporating new features and improvements as applicable.            Collaborationand Communication:            Collaboratewith design, verification, and validation teams to understand projectrequirements and incorporate them into IPxact specifications.          Communicateeffectively with team members, providing documentation and training as needed.            Troubleshootingand Issue Resolution:            Identifyand resolve issues related to IPxact specifications, ensuring a smooth anderror-free design and verification process.          Collaboratewith other team members to address and resolve any discrepancies or challengesin the IPxact-based workflow.            ContinuousImprovement:            Proposeand implement improvements to the IPxact-based design and verificationprocesses, enhancing efficiency and productivity.          Participatein design and process reviews to contribute valuable insights for overallproject improvement.              Qualifications:              Bachelor'sor Master's degree in Electrical Engineering, Computer Engineering, or arelated field.          Minimumof 4 years of hands-on experience in DV IPxact.          Strongunderstanding of digital design and verification principles.          Proficiencyin industry-standard EDA tools and methodologies.          Excellentcommunication and collaboration skills.          Knowledgeof scripting languages (e.g., Python, Perl) for automation tasks is a plus.      ",290000000000.0,29-02-2024,29-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"digital, python, eda, documentation, electrical engineering, microsoft azure, digital design, engineering, scripting, apache, unix shell scripting, incident management, linux, powershell, integration, shell scripting, perl, scripting languages, automation tasks",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Engineer,"       Assist MTR verification team with various verification tasks related to memory test & repair system and its components       Run weekly regressions and debug any failures     Generate weekly regression statistics     Help with synthesis, CDC/RDC analysis     Support customers with verification related issues            Technical :             Logic verification, UVM, system level verification, automation/scripting, coverage analysis, functional coverage, basic Perl, synthesis, CDC/RDC analysis.       ",261000000000.0,26-08-2023,24-11-2023,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, Debugging, Perl, UVM, Statistics, Scripting, Testing",-,9am-6pm,"Full Time, Permanent",Coders Brain Pvt Ltd,Organization,Coders Brain Pvt Ltd,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,"Bengaluru, PAN","Bengaluru, PAN",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Gurugram,Gurugram,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Delhi / NCR,Delhi / NCR,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Design Professional,"We are seeking a skilled Verification Engineer to join our team. The ideal candidate will have a strong background in digital design verification methodologies and experience with verification tools and techniques. You will be responsible for verifying complex digital designs to ensure correctness and compliance with specifications. Responsibilities: Develop and maintain verification plans, testbenches, and testcases for digital designs. Write and debug SystemVerilog/UVM testbenches to verify functional correctness and performance. Perform simulation-based verification using industry-standard simulators (e.g., Cadence Incisive, Synopsys VCS). Conduct code and functional coverage analysis to ensure comprehensive verification coverage. Collaborate with RTL designers to understand design specifications and identify potential issues. Analyze and debug failures to root cause and provide timely resolution. Contribute to the development and improvement of verification methodologies and best practices. Stay updated on industry trends and emerging technologies in verification. Requirements: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field. (Master's degree preferred) years of experience in digital design verification. Proficiency in SystemVerilog and experience with UVM methodology. Strong understanding of digital design concepts and RTL coding. Experience with industry-standard EDA tools for simulation and verification. Familiarity with scripting languages such as Tcl, Perl, or Python for automation tasks. Excellent problem-solving and analytical skills. Ability to work independently and collaboratively in a fast-paced environment. Location: PAN INDIA",160000000000.0,16-04-2024,15-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Design Verification, EDA, digital design verification, Perl, RTL, Tcl, System Verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Net2Source LLP,Organization,Net2Source LLP,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Senior Staff Engineer, and Digital Verification Manager","               This position is for a Senior Staff Engineer, and Digital Verification Manager. The primary responsibilities include, but will not be limited to, managing in a hands-on fashion to technically guide test plan development, defining the verification methodology and infrastructure, tracking deliverables to ensure timely execution with high quality. As a technical leader/manager, this person is also responsible for leading/hiring engineers and building a strong design verification team. The individual will work closely with the digital design, verification, and Product Development teams in India Design Center and other design centers. This position is located in our India Design Center (IDC) in Chennai, India.                               Roles Responsibilities                                 This position has responsibility for:                                 Development and deployment of verification and validation environment of digital circuits from scratch and (or) adapt and improve upon existing environment                                 Design, build, and maintain verification test suites to fully verify ICs                                 Deliver detailed test plans for verification of complex digital design blocks                                 Definition of verification simulation tool flow                                 Identify and write all types of coverage measures for stimulus and corner-cases                                 Debug tests with design engineers to deliver functionally correct design blocks.                                 Close coverage measures to identify verification holes                                  Work with interdisciplinary teams to identify automation and tool requirements                                  Manage Verification Team: Manage a team of verification engineers. Lead and maintain an efficient and technically proficient staff required to complete product development goals, manages team resources and schedules, and manages career development of team members, set staff s goals and conduct performance reviews, recruit and select candidates, provide orientation and training                                 Mentor verification engineers as needed                                 Support independent product development and provide support for other design groups                                 Maintain a positive growth culture in IDC                                 Competency Requirements                             In order to perform the job successfully, an individual should demonstrate the following competencies:                                 Displaying Technical Expertise:               Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                    Driving for Results:               Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                   Making Accurate Judgments and Decisions               :             Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                    Working with Ambiguity               : Achieves forward progress in the face of inadequately defined situations and/or unclear goals; able to work effectively with limited or partial information                                   Critical Thinking               : Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                 Minimum Qualifications (Experience and Skills)                               Typically requires 12+ years of experience in digital design verification, depending on education level                                 6 years of demonstrated technical leadership                                 2 years experience in leading or managing individuals and teams                                 Proficiency in logic design verification                                 Familiar with Assertion based verification                                 Familiar with Code and functional coverage metrics                                 Ability to debug and perform root cause failure analysis at RTL level                                 Experience in industry standard verification tools and methodologies using SystemVerilog, UVM                                 Software programming ability in high level language              C, C++, Perl, Python                                 Familiarity with interface specifications such as MIPI, SPI or I2C                                 Familiarity with Cadence and Synopsys tool suites                                 Familiarity with interface specifications such as MIPI, SPI or I2C                                 Familiarity with DFT and scan insertion                                 Preferred Qualifications                                Development and implementation of efficient verification strategies in diverse environments, from 20K gate digital blocks inside mixed signal chips with short development cycles to 1M+ gate SOCs which may include embedded processors                                 Knowledge of Mixed-Signal design and behavioral modeling of analog/mixed-signal/RF blocks                                 Use of FPGA to validate digital RTL and gates is a plus                                 Design verification in a mixed-signal or RF ASIC                                 Education Requirements                             Masters/Bachelors Degree in Electronics Engineering               ",311000000000.0,31-05-2023,29-08-2023,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, ASIC, SAP, DFT, Simulation, RF, FPGA, Digital design, Analog",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Senior Engineer , Digital Verification","                 This position has responsibility for:                                 Development and deployment of verification and validation environment of digital circuits from scratch and (or) adapt and improve upon existing environment                                 Design, build, and maintain verification test suites to fully verify ICs                                 Deliver detailed test plans for verification of complex digital design blocks                                 Definition of verification simulation tool flow                                 Identify and write all types of coverage measures for stimulus and corner-cases                                 Debug tests with design engineers to deliver functionally correct design blocks                                 Close coverage measures to identify verification holes                                  Work with interdisciplinary teams to identify automation and tool requirements                                  Mentor junior verification engineers                                 Support independent product development and provide support for other design groups                                 Maintain a positive growth culture in IDC                               Competency Requirements                             In order to perform the job successfully, an individual should demonstrate the following competencies:                                 Displaying Technical Expertise:               Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                    Driving for Results:               Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                    Making Accurate Judgments and Decisions:               Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                   Working with Ambiguity               :    Achieves forward progress in the face of poorly defined situations and/or unclear goals; able to work effectively with limited or partial information                                     Critical Thinking               :    Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                 Minimum Qualifications (Experience and Skills)                             Typically requires 3 to 6 years of digital design verification             experience,             depending on education level                               Proficiency in logic design verification                                 Ability to debug and perform root cause failure analysis at RTL and gate level                                 Demonstrated experience in industry standard verification tools and methodologies using SystemVerilog, UVM                                 Software programming ability in high level language C, C++, Perl, Python                                 Familiarity with interface specifications such as MIPI, SPI or I2C                                 Familiarity with Cadence and Synopsys tool suites                               Preferred Qualifications                              Use of FPGA to validate digital RTL and gates is a plus                             Education Requirements                             Bachelors Degree in Electrical Engineering                ",311000000000.0,31-05-2023,29-08-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, Simulation, RF, FPGA, Digital design, Perl, Sensors, SPI",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Design Engineer,"       Being ad full FPGA development flow from logic design, place route, timing analysis closure.     Developing RTL code to implement FPGA-based digital designs.     Understanding the customer requirements and product definition and define architecture and detailed design spec.     Micro-architecture and coding of assigned module in VHDL/Verilog     Providing estimates on FPGA resources, computation bandwidth, and memory bandwidth.     Implementation of the design for porting on FPGA after required optimization based on available resources and timing closure requirement.     Integrating digital IP blocks from internal or external sources into the overall design, ensuring compatibility and functionality.     Writing test bench for verifying design for complete scenario coverage.     Conducting functional simulation and RTL-level verification using simulation tools (eg, ModelSim) to verify the correctness of the RTL code and IP Blocks.           Your success is grounded in:           Holding a Bachelors B.Tech/Electrical and Electronics with proven record and good knowledge of implementing digital logic designs in FPGA systems to join our team in Bangalore. The successful candidate will have 3 to 5 years of relevant experience and will play a crucial role in the design and integration of RTL components for FPGA based complex projects.      Strong RTL design experience in VHDL/Verilog     Proficient with digital logic design.     Experience in IP design or SOC integration     Experience with advanced Xilinx/Intel FPGA families and the Xilinx/Intel development tools including Vivado/Quartus     Understanding of ARM SoCs with AXI/AHB buses, peripherals, CPUs is desirable.     Modeling the algorithms in Octave/MATLAB, generating test vectors, visualizing data.     Working knowledge on interfacing with ADCs and DACs and interpreting their performance.     Troubleshooting and debugging FPGA implementations on boards.     Working knowledge of C/C++ is added advantage.     Knowledge of Linux, Device Drivers and any scripting language such as TCL/Perl/python.     Prior experience using industry standard tools for Lint, CDC etc is desired.     Experience with protocols like SPI, I2C, DDR, Ethernet, HDMI, PCIe etc     Highly motivated, self-starter with good interpersonal skills and a strong team player     Excellent communication, critical thinking, and problem-solving skills     You would be working with a team of software and hardware developers collaborating globally with complete ownership of bringing up hardware, writing drivers and test firmware, and delivering prototypes       ",30424500943.0,03-04-2024,02-07-2024,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Design Verification Engineer,Industrial Automation,"C++, VHDL, Coding, Verilog, Ethernet, Debugging, Perl, Firmware, Troubleshooting, Python",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing pre-silicon verification activities for complex System-on-Chip (SoC) designs.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Strategy:    Develop and execute comprehensive verification strategies for SoC designs to ensure functional correctness, performance, and compliance with design specifications.        Test Planning:    Define verification plans, including testbench architecture, test scenarios, and coverage goals, based on design requirements and project timelines.        Testbench Development:    Design and implement advanced verification environments and testbenches using SystemVerilog, Universal Verification Methodology (UVM), and other industry-standard languages and methodologies.        Test Case Development:    Create and execute test cases to verify SoC functionality, interfaces, protocols, and corner cases, including stimulus generation and checking.        Coverage Analysis:    Analyze and improve coverage metrics, including functional coverage, code coverage, and assertion coverage, to ensure thorough verification of SoC designs.        Debugging and Issue Resolution:    Debug verification failures, analyze root causes, and work with design teams to resolve issues and improve design quality.        Tool and Methodology Expertise:    Utilize advanced verification tools and methodologies such as Synopsys VCS, Cadence Incisive, Mentor Questa, constrained random testing, formal verification, and assertion-based verification.        Documentation:    Maintain documentation related to verification plans, test cases, coverage reports, verification results, and issues encountered during verification activities.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    15+ years of experience in pre-silicon verification of complex SoC designs, including hands-on experience with leading-edge technologies and methodologies.        Verification Tools:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc., and familiarity with advanced verification methodologies and languages.        Programming Skills:    Strong programming skills in languages like SystemVerilog, C/C++, Python, Perl, or Tcl for testbench development, test case automation, and scripting.        Methodologies:    Expertise in advanced verification methodologies such as UVM, OVM, constrained random testing, formal verification, and assertion-based verification.        Debugging Skills:    Excellent debugging and problem-solving skills, with the ability to analyze complex issues, identify root causes, and propose effective solutions.        Communication and Leadership:    Strong communication, teamwork, and leadership skills to collaborate effectively with cross-functional teams, mentor junior engineers, and lead verification projects.      Overall, a SoC Pre-Sil Verification Engineer with 15+ years of experience plays a critical role in ensuring the successful verification of SoC designs, contributing to the development of high-quality and reliable semiconductor products.      ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, Automation, Semiconductor, formal verification, SOC, Test scenarios, Perl, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 9 to 15 years of experience is a senior-level position in semiconductor companies involved in the pre-silicon verification of System-on-Chip (SoC) designs.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Planning:    Develop comprehensive verification plans for SoC designs based on architectural specifications, design requirements, and industry standards.        Testbench Development:    Design and implement advanced verification environments and testbenches using SystemVerilog, UVM (Universal Verification Methodology), and other verification languages and methodologies.        Test Case Development:    Create and execute test cases to verify SoC functionality, performance, power management, and compliance with design specifications.        Functional Verification:    Perform functional verification of complex SoC components, including processors, memory subsystems, interfaces, and peripherals.        Coverage Analysis:    Define and analyze coverage metrics (functional coverage, code coverage, assertion coverage) to ensure thorough verification of SoC designs and identify verification completeness.        Debugging and Issue Resolution:    Debug verification failures, analyze issues, and work closely with design and architecture teams to resolve issues and improve design quality.        Verification Methodology:    Stay updated with the latest verification methodologies, tools, and best practices to continuously improve verification efficiency and effectiveness.        Documentation:    Maintain documentation of verification plans, test cases, coverage reports, verification results, and design reviews to track progress and ensure compliance with project timelines.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or related field.        Experience:    9 to 15 years of hands-on experience in pre-silicon verification of complex SoC designs, including experience in developing verification environments, testbenches, and test cases.        Verification Tools and Methodologies:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc., and familiarity with advanced verification methodologies like UVM, OVM, and constrained random testing.        Programming Skills:    Strong programming skills in languages like SystemVerilog, C/C++, Perl, or Python for testbench development, verification automation, and scripting.        Debugging Skills:    Excellent debugging and problem-solving skills to analyze and resolve verification failures, identify root causes, and propose effective solutions.        Communication and Teamwork:    Strong communication skills to collaborate effectively with cross-functional teams, present technical information, and participate in design reviews and discussions.        Leadership Skills:    Experience leading verification tasks, mentoring junior engineers, and driving verification projects to successful completion.        Industry Knowledge:    Deep understanding of semiconductor industry standards, protocols, architectures, and design verification methodologies.      ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,108,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, Automation, Semiconductor, Power management, SOC, Issue resolution, Perl, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 4-8 years of experience is a specialized role within semiconductor companies responsible for verifying System-on-Chip (SoC) designs before silicon fabrication.        The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Test Plan Development:    Develop verification test plans based on design specifications, requirements, and industry standards.        Testbench Implementation:    Design and develop verification environments and testbenches using SystemVerilog, Verilog, or VHDL, and methodologies like Universal Verification Methodology (UVM) or similar.        Test Case Development:    Write and execute test cases to verify the functionality, performance, and compliance of SoC components such as CPUs, GPUs, memory controllers, interconnects, and peripherals.        Coverage Analysis:    Define and analyze coverage metrics (functional coverage, code coverage, assertion coverage) to ensure thorough verification of SoC designs.        Debugging and Issue Resolution:    Debug verification failures, analyze issues, and work with design teams to resolve issues and improve design quality.        Documentation:    Maintain documentation related to verification plans, test cases, coverage reports, and verification results to track progress and ensure compliance with project timelines.        Collaboration:    Collaborate with design teams, verification teams, and other stakeholders to understand design requirements, address verification challenges, and ensure successful verification of SoC designs.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    4-8 years of experience in pre-silicon verification of complex SoC designs, including experience with verification methodologies and tools.        Verification Tools:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc.        Verification Methodologies:    Familiarity with advanced verification methodologies such as UVM, OVM, constrained random testing, and assertion-based verification.        Programming Languages:    Strong programming skills in languages like SystemVerilog, C/C++, Perl, or Python for testbench development and automation.        Problem-Solving:    Strong analytical and problem-solving skills to identify and resolve verification challenges, debug issues, and optimize verification processes.        Communication Skills:    Good communication skills to collaborate effectively with cross-functional teams, present technical information, and contribute to verification discussions.    ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, VHDL, Automation, Semiconductor, SOC, Verilog, Debugging, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Display Design Verification Sr Lead Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical                systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                    Minimum Qualifications:                Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.                OR                Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.                OR                PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                          As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all.          As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,                  Digital/Analog/RF/optical                  systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products.          Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.          Excellent Design verification domain expertise of min 8 years upto 12 years.              Develop test strategy, TB architecture and test plan for new IPs/new features              Develop strategies for re-useable, scalable and enhance Sub system level verification environment              Excellent C/System Verilog/Verilog skills to handle C based TB environment         Strong skills in debug, post silicon debug-failure re-creation and root cause analysis          Scripting proficiency - PERL, Python, for developing applicable automation          AMBA, AXI bus protocols          Power intent verification, GLS etc.          Capable of communicating effectively with all stakeholders across the globe          Capable of seeding a new team for new IPs, able to hire and expand the team in expertise and efficiency          Capable of mentoring the team members for their career growth, maintaining diversity in the team, collaborating with other leads and managing multiple parallel projects          Take initiatives to enable various ideas for improving efficiencies.              Good to have:             Image Processing, DSI/DP/HDMI Protocols          Good knowledge of new methodologies, flows and tools to be incorporated.     ",130000000000.0,13-03-2024,11-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Design verification, Lead",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design and Verification Engineer,"   As a Design andVerification Engineer at [Company Name], you will play a crucial role in thedevelopment and verification of cutting-edge ASIC/FPGA designs, with a focus onAMD architectures. Your primary responsibilities will include:             ASIC/FPGADesign:         Collaboratewith cross-functional teams to define architecture and design specifications.         Designand implement digital circuits and systems using AMD design flow methodologies.         Utilizeindustry-standard EDA tools for RTL coding, synthesis, and optimization.         Verification:         Developcomprehensive verification plans and testbenches to ensure functionalcorrectness of designs.         Writeand execute test cases, track coverage metrics, and debug issues.         Workclosely with the design team to resolve design and verification challenges.         AMDFlow Expertise:         Leverageyour extensive experience with AMD design flow to optimize designs forperformance, power, and area.         ImplementAMD-specific design methodologies and best practices.         Stayupdated with the latest AMD technology trends and incorporate them into yourwork.         Documentationand Reporting:         Preparedetailed design and verification documentation, including designspecifications, test plans, and reports.         Communicateprogress and results effectively to both technical and non-technicalstakeholders.         ContinuousLearning and Improvement:         Staycurrent with industry trends, emerging technologies, and best practices.         Identifyopportunities for process improvements and contribute to the development ofdesign and verification methodologies.             Requirements:             Bachelor'sor Master's degree in Electrical Engineering, Computer Engineering, or relatedfield.         Minimumof 6 years of hands-on experience in ASIC/FPGA design and verification.         Provenexpertise in AMD design flow and methodologies.         Proficiencyin industry-standard EDA tools (e.g., Cadence, Synopsys, Mentor Graphics).         Strongprogramming skills in languages such as Verilog, VHDL, or SystemVerilog.         Knowledgeof scripting languages (e.g., Python, Perl) for automation.         Excellentproblem-solving and debugging skills.         Effectivecommunication and teamwork abilities.         Strongattention to detail and commitment to producing high-quality work.     ",290000000000.0,29-02-2024,29-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"test cases, electrical engineering, graphics, vhdl, scripting, coding, rtl design, fpga, design, rtl coding, debugging, perl, system verilog, architecture, synthesis, digital, asic, python, eda, c, documentation, rtl, engineering, uvm, verilog, cadence, fpga design, synopsys",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Tensor/ML accelerator Core Post Silicon Validation Engineer,"     Turing Verification & Validation within Bangalore Design Center is responsible for verifying and validating AI/ML accelerator hardware solutions and to integrate new hardware (IP cores and SoCs) to maximize software productivity and enable faster time to market     This organization is central to minimizing the number of chip turns in products, to the efficient transition of sound and reliable HW to SW organizations, and to the development of new verification & validation methodologies     Turing Verification and Validation team is currently looking for self-motivated engineers who will perform device level and system level, validation and debug, in post-Silicon     The ideal candidate should leverage his knowledge and experience to provide leadership, technical guidance, and execution of silicon validation of Tensor/AI accelerator cores cross multiple projects and platforms                 Responsibilities           -Address customer issues by providing guidance, detailed debug and drive issues to resolution.   - Writing and reviewing verification/validation test plans for Tensor Processors at SoC level   - Create validation suite and build automation   - Development of directed, random, and pseudo-random diagnostics for validation in compliance with Silicon spec and use cases targeting Qualcomm s ML/Tensor accelerator cores   - Debug of diagnostics on various platforms using Simulations, JTAG, Logic Analyzers, Oscilloscopes and similar equipment   - Interaction with various engineering teams (like system, hardware design and design validation, software engineers, test engineering) in test-environment bring-up & development in order to meet team goals and resolve problems in a timely, effective and professional manner.           Skills/Experience           Candidate should have 5-7 years of related experience in SoC verification/ validation.   ARM System-On-Chip Pre-Silicon emulation and Post-Silicon ASIC Validation experience related to board bring up and debug.       Leadership quality, excellent communication, development and documentation of silicon test plans and guidelines for engineers.     Ability to collaborate and coordinate cross teams and sites effectively.     Familiarity with the following:   Lauterbach Trace32 environment.   Experience with assembly and C programming.     Have hands on experience of SOC architecture, micro-processor verification, and silicon debug environment.     Hands on experience of processor programming and simulation.     Knowledge and experience with processor silicon In Circuit debuggers and design for debug techniques.     Knowledge and experience on how to operate advanced logic analyzers, Advanced Oscilloscopes, Protocol Analyzers and power measurement equipments.           Education Requirements       Required: Bachelors, Electrical Engineering           Keywords       ARM V7/V8,ETM,ETB, STM, STB,Trace32,DSP,ML,AI,Tensor                 Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.  ",281000000000.0,28-12-2023,27-03-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Electrical engineering, Computer science, ASIC, JTAG, Simulation, Staffing, SOC, Hardware design, Silicon, silicon validation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
VTL Design and Verification Engineer,"         Assists more senior engineers in designing, developing, modifying, and implementing software programming for products (both internal and external) with focus on surpassing customers expectations by achieving high quality and on time delivery        Ensures the overall functional quality of the released product on all required platforms and mechanism      Works under close Supervision      Basic skills with moderate level of proficiency                ",180000000000.0,18-04-2024,17-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Industrial Automation,"Basic, Focus, Programming, Supervision, VTL",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
VTL Design and Verification Engineer,"   Individual will be responsible for developing transactor (xVIP) solutions for CXL/PCIe/Ethernet/5G based interconnect technology .      Understanding standard specifications, develop architecture and micro-arch for the design and writing a synthesizable design using Verilog/System Verilog.      Individual must be able to create verification test plans and environments, testcase development, VIP usage, and the ability to debug of defects found through verification processes.      Individual would need to engage with customers for Deployment and RD assistance.    ",270000000000.0,27-02-2024,27-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Industrial Automation,"Architecture, Ethernet, Debugging, Manager Technology, Deployment, System verilog, PCIE, VTL, Testing",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr Principal Analog IC Design Engineer (Serial Transceiver),"Required The Sr Principal Analog IC Design Engineer will develop sophisticated Serial Transceiver ICs and will be responsible for complete IC design starting from Specs to Production. These Serial Transceiver ICs cater to a wide range of industrial applications, factory automation, motor drives and wireless infrastructure etc.  Ideal candidate should possess a mix of technical expertise in Analog IC design, passion to build new products starting from specs and must have experience of full chip design, Silicon Debug and taking all the way to Production. Very strong communication skills are also must for the role. Thorough understanding of ESD and Latchup concepts, Layout, Rich Silicon debug experience are required for this role. The engineer will be responsible to work and drive all stages of product design, development and productization. In this role, you will focus on the following: Development of Serial Transceiver ICs with emphasis on standards like RS-485, RS-232 Responsible for independently designing and validating blocks like Opamps, Comparators, Schmitt Trigger, Voltage references, Current references, Bandgap design, High voltage Tx and Rx, Charge Pump, V2I and toplevel integration of Blocks and verification of full chip. Actively involved during all stages of IC development including design closure Work with layout engineers on IC floorplan and integration of analog, ESD and digital Work with Systems, Marketing and Applications team to define the product and its specifications Drive and work with Validation team for Silicon validation and debug Conduct and participate in Block level, IC (Top) level design reviews, layout reviews and provide regular design updates through documentation and presentations Implement standard design validation methodologies which will meet company and industry standards for product reliability and yield Own and drive post-silicon debugs and support system characterization Assist test, operations, and application teams during productization Guide and ramp up new hires and junior designers within the team Rx and Tx designs for Transceivers or IOs, High voltage Design, Analog buffers, Bandgap reference, Knowledge of ESD/Latchup, Si debug experience Thorough knowledge and experience of Analog design- OpAmps, Comparators, Bandgap References, and other analog building blocks Understanding of process technologies and device behavior which are important for high voltage operation and related reliability issues Understanding of ESD and latchup Experience in one or more of the following areas is highly desirable Charge pump Capless LDOs 14+ years of experience in Analog IC design",10524906166.0,01-05-2024,30-07-2024,EducationalOccupationalCredential,168,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Analog IC Design, Bandgap design, High voltage Design, product design, Analog IC Design Engineer, ESD, Si debugging",-,9am-6pm,"Full Time, Permanent",Connectpro Management Consultants Pvt Ltd.,Organization,Connectpro Management Consultants Pvt Ltd.,https://www.naukri.com/hotjobs/images/v3/connect_may19.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Digital Design Manager,"     The selected candidate will be part of the DesignWare IP RD team at Synopsys     the opening is for a Verification manager     The candidate will be expected to specify, design/architect and implement Verification environments for the synthesizable DesignWare cores and perform Verification     Candidate will need to lead a team of around 5 to 10 verification engineers and guide the team towards closure of day to day verification activities like test and TB component development, regression debug triaging, and make sure product release based verification milestone are met, Candidate will work closely with RTL designers, Architects and be part of a global team of experienced Verification Engineers     Job role demands, Understand the Design specifications, Think about the usage scenarios, Test planning, Testbench coding both at unit level and system level     Testcases/Coverage coding, reviews, regressions management and meeting quality metric goals     The candidate will be part of the Solutions Group, India     This is a Technical Manager role and offers challenges to work in a multi-site environment with good exposure to different people and skillset development     The position offers to work on NextGen DesignWare IPs and with good learning and growth opportunities         Key Qualification:         BS/MS in EE/EC/VLSI stream with 10-15 years of relevant experience in the verification of IP cores and/or SOC     Experience in leading a team of engineers.     Hands on experience on verification of complex designs at IP or/and SoC level.     Strong knowledge of Verilog/System Verilog language is needed.     Strong and deep experience in Testbench development and UVM environment is needed.     Experience in memory protocols like DDR/LPDDR5 is desirable.     Exposure to IP design and verification processes including VIP development is desirable.     Exposure to Perl/Python based automation is desirable.     Good communication skills, debug, and problem solving skills, and should be self motivated       Preferred Experience:       Be a strong team leader, motivator with a go-getter attitude.     Be a technical contributor in the Verification Tasks - System Verilog/Verilog coding of testbenches, Test cases, performing verification tasks such as coverage, debug, regressions using the latest methodologies such as UVM, Formal verification etc     Creates deliverables which do not require close review or supervision by the senior management.     Understand needs of verification milestones and align the team tasks accordingly.      Be able to study the coverage metrics and improve them with definition of additional test cases in directed environment, at least for small/ medium complexity features of the protocol/ product specs     Familiarity with HDLs such as Verilog and scripting languages such as shell/Perl/Python etc is highly desirable     Works in a project and team oriented environment with teams spread across multiple sites, worldwide.       Soft Skills:       Good team player with inter personal and communication skills.     High levels of motivation and self-propulsion     ",140000000000.0,14-03-2024,12-06-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Automation, ASIC, VLSI, Coding, SOC, Verilog, Perl, System verilog, IPS, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DV (Design Verification) Engineer,"   Number of Open Positions:    7       Job Description:           We are currently seeking talented and experienced Design Verification Engineers to join our team in Bangalore     As a Design Verification Engineer, you will be responsible for ensuring the functionality, performance, and reliability of our complex designs, with a focus on Core Data Path (CDP), Graphics Data Path (GDP), USB4 (USB 4.0), Power Gating (PG), and Power Management (PM) domains     We are looking for candidates with 4 to 7+ years of relevant experience in design verification             Key Responsibilities:           Verification Planning:    Collaborate with design and architecture teams to develop comprehensive verification plans for CDP, GDP, USB4, PG, and PM components.       Testbench Development:    Create and maintain advanced testbenches, including constrained-random and assertion-based methodologies, to thoroughly verify design functionality.       Functional and Coverage Testing:    Execute functional tests and track coverage metrics to ensure exhaustive testing of design features.       Protocol Verification:    Verify compliance with industry-standard protocols, including USB4, and identify and address protocol violations.       Bug Reporting and Debugging:    Document and report issues, and work closely with design teams to resolve bugs in a timely manner.       Performance Verification:    Assess and verify the performance of data path components, ensuring they meet specified requirements.       Power Verification:    Verify power management and power gating strategies to optimize power consumption.       Scripting and Automation:    Develop and use scripting languages and automation tools to streamline verification processes.       Documentation:    Prepare detailed verification plans, test reports, and documentation.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Science, or a related field.     4 to 7+ years of experience in design verification.     Strong knowledge of CDP, GDP, USB4, PG, and PM domains.     Experience with industry-standard verification methodologies and tools.     Excellent problem-solving skills and attention to detail.     Strong communication and teamwork skills   ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Graphics, Design verification, Electrical engineering, VLSI, Test reporting, USB, Power management, Debugging, Silicon",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Vlsi Engineer,"  Job Description: We are seeking a skilled Design Verification Engineer with hands-on experience in live projects. If you have a passion for developing functional verification environments, excellent debugging skills, and a collaborative mindset, we invite you to join our dynamic team in Bangalore or Cochin Responsibilities:  Develop and implement comprehensive functional verification environments, including monitors, checkers, scoreboards, and assertions  Utilize expertise in AMBA bus protocols, ARM CPU, and optionally PCI Express and/or Ethernet bus protocols to ensure robust verification processes  Collaborate with cross-functional teams to integrate and troubleshoot verification components within the overall system  Employ scripting languages (PERL/Python/Shell/Makefile) for automation and efficiency in verification processes  Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, and maintaining effective communication within the team.   Requirements/Skills:  Strong System Verilog/UVM knowledge with practical experience on live projects  Expertise in AMBA bus protocols, ARM CPU, and experience in PCI Express and/or Ethernet bus protocols (desirable)  Proficiency in Unix, Configuration Management, Bug tracking, and verification dashboarding tools  Experience in developing functional verification environments, including components like monitors, checkers, scoreboards, and assertions, along with knowledge of verification methodologies using random stimulus and functional coverage. Preferred Skills:  Proficiency in scripting languages such as PERL, Python, Shell, or Makefile  Demonstrated ability in debugging and problem-solving  Excellent communication skills with a collaborative and team-oriented mindset Educational Qualifications : BE/ME or BTech /MTech",150000000000.0,15-04-2024,14-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design Verification, ASIC Design, RTL Design, Physical Design",-,9am-6pm,"Full Time, Permanent",Ignitarium Technology Solutions,Organization,Ignitarium Technology Solutions,https://img.naukimg.com/logo_images/groups/v1/4602291.gif,Chennai,Chennai,-,-,-,9-19 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Engineer II,"                         Experience in developing complex test bench in System Verilog using OVM/UVM methodology              Experience in coding functional coverage and system verilog assertions.              Experience validation of protocols such as AXI4, AHB, functionality like DMA (Direct Memory Access Controllers), Arbiters.              Knowledge of computer architecture, AI accelerators is a big plus.              Well versed with System Verilog and popular EDA (Cadence Xcelium preferred) simulation, System Verilog assertions and testbench methodologies              Exposure to scripting languages like Perl, Unix shell or similar languages              Excellent written and oral communication skills necessary                              Job Role:                  He/She will be a part of design verification team supporting the DNA (Deep Neural Accelerator) product line.              Work closely with the    designers/micro-architect    to understand the design.              Work on complete or part of the verification plan, review the same with others in the team.              Develop the verification infrastructure and carryout validation.              Log/Track and validate defects.              B.E/B.Tech      2+ years of experience in Design Verification.      or M.E/M.Tech (full time )       ",30424501676,03-04-2024,02-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Unix, Design verification, Architect, Simulation, Coding, Design Engineer II, Computer architecture, Perl, System verilog, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Associate Staff Engineer- SoC/ Chip Design,"                                         This position involves the development of complex SoC/chip architectures with multi-core, multi-threaded processor subsystems, AI accelerators, interconnects, memory architecture and multi-level caches, multiple clocks and resets, high-speed interfaces, peripherals     The chosen candidate would need to contribute to, and manage a team for, the development of architecture, microarchitecture, and design of SoCs which include RISC-V, ARM or proprietary processor designs, and high-speed interfaces for off-chip memories, along with the integration of wireless systems, power management, and mixed signal IP     The candidate would be responsible for the leading a project through the entire product development process             Responsibilities         Lead the development and execution of Wireless SoC s from definition, through execution, and into production     Definition and Planning     Coordinate with the product marketing teams to develop the SoC requirements. Provide the necessary design collateral to support the product approval gates.     Develop and maintain the SoC architecture or technical specification to meet the product requirements, with a key goal to maximize IP reuse.     Develop the design schedule, including milestones and resource requirements. Coordinate with cross functional teams (such as software) on dependencies.     Project Execution     Coordinate with global design functional leads (RF, baseband, verification, etc) to track execution, triage issues, and perform prudent escalation.     Represent the design community to provide succinct weekly status and attend the cross functional meeting. Drive design action items to closure.     Perform SoC Design Integration and maintain design collateral such as documentation, register libraries, and pinouts delivered to cross functional teams.     Follow established quality procedures and processes to achieve first tapeout.     Validation to Production     Actively support the validation and product test teams during silicon bringup, validation, characterization, and qualification.     Triage, track, and resolve issues reported during silicon evaluation. Execute a metal or full layer revision, if necessary         Experience Level:       10+ years in Industry       Education Requirements:       Bachelor or masters degree in Electrical or Computer Engineering       Qualifications:         Capable of leading complex IP, SOC development projects execution. Experience coordinating with contractors a plus.     Top-down planning and execution of SOC projects.     Experience in full-chip development cycle     Able to build strong technical team.     Hands-on experience in architecture, micro-architecture, digital design processes     Knowledge of high-speed interfaces like USB, PCIe, Ethernet, Mobile DDR, Quad/Octa-SPI     Knowledge of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, CAN, etc     Knowledge of processors like RISC-V and ARM processors     Knowledge of design signoff flows including Lint, CDC, Formal Verification, Synthesis, Constraints and STA Timing Closure     Knowledge of DFT including Scan, ATPG, MBIST     Knowledge of low power design methodology (static/dynamic clock gating, power gating, dynamic voltage and frequency scaling)     Knowledge of hardware accelerators     Knowledge of Verilog and System Verilog     Knowledge of scripting languages like Perl, Python, Tcl, shell             Benefits Perks:       Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.       Equity Rewards (RSUs)     Employee Stock Purchase Plan (ESPP)     Insurance plans with Outpatient cover     National Pension Scheme (NPS)     Flexible work policy     Childcare support   ",1.50E+11,15-02-2024,15-05-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"DFT, RF, USB, SOC, Ethernet, Perl, System verilog, PCIE, Python",-,9am-6pm,"Full Time, Permanent","Redpine Signals, Inc.",Organization,"Redpine Signals, Inc.",https://img.naukimg.com/logo_images/groups/v1/642468.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC DESIGN VERIFICATION ENGINEER,"-An expert level with developing UVM-based SV test-benches.   -Highly experienced with defining block, sub-system and SOC top level test plans.   -Relevant experience with one or more of PCIe, NVMe, NAND, DDR and CPU sub-systems.   -Deep understanding and",190000000000.0,19-01-2023,19-04-2023,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Recruitment / Staffing,"Product engineering, Semiconductor, VLSI, USB, Ethernet, VMM, System verilog, PCIE, UVM, Instrumentation engineering",-,9am-6pm,"Full Time, Permanent",Pinnacle Coaching Consultants,Organization,Pinnacle Coaching Consultants,-,"Bhubaneswar, Hyderabad, Chennai","Bhubaneswar, Hyderabad, Chennai",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Digital Design - Staff Engineer,"               BS/MS student in electrical engineering, computer science or equivalent                      Understanding of Digital design concepts and basic circuits operation                    5 to 7 years of experience in ASIC front end design                        Excellent digital design skills                      Hand on experience on MIPI MPHY is a plus                  Experience in any high speed protocol(UFS/PCIE/USB) design                  Knowledge of UFS, UniPro is an added advantage                  Experience in Synthesis, DFT and Static Timing Analysis                      Preferred Experience                      Prior working knowledge of any of tools Design compiler/Formality, Spyglass, Prime time or DFT Tetramax are preferred.                  Has good communication skills (written and verbal English)                  Has willingness to study new things and enhance knowledge                  Self-motivated personality with minimum supervision            ",280000000000.0,28-03-2024,26-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Electrical engineering, ASIC, DFT, static timing analysis, Digital design, USB, Front end design, PCIE, Supervision",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design and Verification Engineer,"   As a Design andVerification Engineer at [Company Name], you will play a crucial role in thedevelopment and verification of cutting-edge ASIC/FPGA designs, with a focus onAMD architectures. Your primary responsibilities will include:             ASIC/FPGADesign:         Collaboratewith cross-functional teams to define architecture and design specifications.         Designand implement digital circuits and systems using AMD design flow methodologies.         Utilizeindustry-standard EDA tools for RTL coding, synthesis, and optimization.         Verification:         Developcomprehensive verification plans and testbenches to ensure functionalcorrectness of designs.         Writeand execute test cases, track coverage metrics, and debug issues.         Workclosely with the design team to resolve design and verification challenges.         AMDFlow Expertise:         Leverageyour extensive experience with AMD design flow to optimize designs forperformance, power, and area.         ImplementAMD-specific design methodologies and best practices.         Stayupdated with the latest AMD technology trends and incorporate them into yourwork.         Documentationand Reporting:         Preparedetailed design and verification documentation, including designspecifications, test plans, and reports.         Communicateprogress and results effectively to both technical and non-technicalstakeholders.         ContinuousLearning and Improvement:         Staycurrent with industry trends, emerging technologies, and best practices.         Identifyopportunities for process improvements and contribute to the development ofdesign and verification methodologies.             Requirements:             Bachelor'sor Master's degree in Electrical Engineering, Computer Engineering, or relatedfield.         Minimumof 6 years of hands-on experience in ASIC/FPGA design and verification.         Provenexpertise in AMD design flow and methodologies.         Proficiencyin industry-standard EDA tools (e.g., Cadence, Synopsys, Mentor Graphics).         Strongprogramming skills in languages such as Verilog, VHDL, or SystemVerilog.         Knowledgeof scripting languages (e.g., Python, Perl) for automation.         Excellentproblem-solving and debugging skills.         Effectivecommunication and teamwork abilities.         Strongattention to detail and commitment to producing high-quality work.     ",290000000000.0,29-02-2024,29-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"test cases, electrical engineering, graphics, vhdl, scripting, coding, rtl design, fpga, design, rtl coding, debugging, perl, system verilog, architecture, synthesis, digital, asic, python, eda, c, documentation, rtl, engineering, uvm, verilog, cadence, fpga design, synopsys",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Design Engineer,"       Being ad full FPGA development flow from logic design, place route, timing analysis closure.     Developing RTL code to implement FPGA-based digital designs.     Understanding the customer requirements and product definition and define architecture and detailed design spec.     Micro-architecture and coding of assigned module in VHDL/Verilog     Providing estimates on FPGA resources, computation bandwidth, and memory bandwidth.     Implementation of the design for porting on FPGA after required optimization based on available resources and timing closure requirement.     Integrating digital IP blocks from internal or external sources into the overall design, ensuring compatibility and functionality.     Writing test bench for verifying design for complete scenario coverage.     Conducting functional simulation and RTL-level verification using simulation tools (eg, ModelSim) to verify the correctness of the RTL code and IP Blocks.           Your success is grounded in:           Holding a Bachelors B.Tech/Electrical and Electronics with proven record and good knowledge of implementing digital logic designs in FPGA systems to join our team in Bangalore. The successful candidate will have 3 to 5 years of relevant experience and will play a crucial role in the design and integration of RTL components for FPGA based complex projects.      Strong RTL design experience in VHDL/Verilog     Proficient with digital logic design.     Experience in IP design or SOC integration     Experience with advanced Xilinx/Intel FPGA families and the Xilinx/Intel development tools including Vivado/Quartus     Understanding of ARM SoCs with AXI/AHB buses, peripherals, CPUs is desirable.     Modeling the algorithms in Octave/MATLAB, generating test vectors, visualizing data.     Working knowledge on interfacing with ADCs and DACs and interpreting their performance.     Troubleshooting and debugging FPGA implementations on boards.     Working knowledge of C/C++ is added advantage.     Knowledge of Linux, Device Drivers and any scripting language such as TCL/Perl/python.     Prior experience using industry standard tools for Lint, CDC etc is desired.     Experience with protocols like SPI, I2C, DDR, Ethernet, HDMI, PCIe etc     Highly motivated, self-starter with good interpersonal skills and a strong team player     Excellent communication, critical thinking, and problem-solving skills     You would be working with a team of software and hardware developers collaborating globally with complete ownership of bringing up hardware, writing drivers and test firmware, and delivering prototypes       ",30424500943.0,03-04-2024,02-07-2024,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, VHDL, Coding, Verilog, Ethernet, Debugging, Perl, Firmware, Troubleshooting, Python",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Design Verification Engineer,"     BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.     6+ years of Design Verification experience with SV/UVM     Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.     Design Verification experience verifying complex designs and leading projects from concept to verification closure.     Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.     Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.     ",241000000000.0,24-05-2024,22-08-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Design verification, VLSI, Coding, Electronics, Manager Technology, Test planning, System verilog, UVM, Electricals, Principal",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Verification Design Engineer,"     BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.     4+ years of Design Verification experience with SV/UVM     Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.     Design Verification experience verifying complex designs and leading projects from concept to verification closure.     Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.     Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage     ",241000000000.0,24-05-2024,22-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Design verification, VLSI, Coding, Electronics, Manager Technology, Test planning, System verilog, UVM, Electricals",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,"Noida, Bengaluru","Noida, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Design Engineer,"     BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.        4+ years of Design Verification experience with SV/UVM      Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.      Design Verification experience verifying complex designs and leading projects from concept to verification closure.      Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.      Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.    ",241000000000.0,24-05-2024,22-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Design verification, VLSI, Coding, Electronics, Manager Technology, Test planning, System verilog, UVM, Electricals",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
GLS -Gate-Level Simulation Engineer,"     Number of Open Positions: 4         Job Description:           We are looking for a highly skilled and experienced Gate-Level Simulation Engineer to join our team     The ideal candidate should have a minimum of 4 years of experience and possess a strong background in gate-level simulation (GLS)     Proficiency in SystemVerilog (SV) and Universal Verification Methodology (UVM) is essential for this role             Key Responsibilities:         Collaborate with cross-functional teams to define and execute gate-level simulation test plans.     Develop and implement gate-level simulation strategies for complex digital designs.     Conduct gate-level simulations to verify the functionality and performance of digital designs.     Work closely with design and verification teams to identify and resolve issues at the gate level.     Utilize your expertise in SV and UVM to optimize and enhance the gate-level simulation process.     Ensure compliance with industry standards and best practices in gate-level simulation.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.     4+ years of experience in gate-level simulation.     Strong proficiency in SystemVerilog (SV) and Universal Verification Methodology (UVM).     Prior experience in gate-level simulation is essential.     Familiarity with gate-level simulation tools and methodologies.     Excellent problem-solving skills and attention to detail.     Effective communication and collaboration skills.     Ability to work in a dynamic and fast-paced environment     ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Electrical engineering, VLSI, Simulation, Compliance, Silicon, System verilog, UVM, Testing",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC / IP / SOC Verification Engineer,"   QUALIFICATION:    4-12+ YEARS EXPERIENCE    B. Tech/M. Tech in Microelectronics, Electrical Engineering or Computer Science. Other Science graduates would be considered if they have relevant experience       REQUIREMENTS          Hiring for Senior Engineer, Technical Lead, and Architect levels         Dedicated/hands-on ASIC/IP/SOC DV experience         Experience working on block level UVM test benches - writing drivers, scoreboards, sequences, constraints, and functional coverage models         Strong interest in understanding the architectural and micro-architectural details of a design         Strong interest in debugging complex issues         Drive and adopt new verification methodologies to improve effectiveness and efficiency         Experience working on the memory subsystem is a plus         RESPONSIBILITIES          Build UVM test benches and own the verification of an IP from start to finish. Create coverage driven verification plans from specifications. Execute, review and refine to achieve coverage targets         Set up regressions and triage failures. Debug and drive any design and verification bugs found, to closure         Work with the team to improve DV methodology and infrastructure         Proven experience in scripting languages such as Python / Perl / TCL   ",230000000000.0,23-02-2023,24-05-2023,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"Electrical engineering, ASIC, SOC, Debugging, SOC verification, Technical Lead, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Scaledge,Organization,Scaledge,-,"Bhubaneswar, Hyderabad, Pune, Ahmedabad, Gurugram, Bengaluru","Bhubaneswar, Hyderabad, Pune, Ahmedabad, Gurugram, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Implementation Engineer - Sr Lead/Staff,"     Full chip synthesis using Synopsys Design Compiler and Design Compiler-Topographical         Constraints development, Static Timing Analysis & timing closure         Work closely with design team to come up with preplacement requirements & timing constraints         Work closely with physical design team for floorplan, placement & timing reviews         Work closely with cross-functional teams to review standard cell profile, timing models & memory models           Skills/Experience:           4 to 8 years of experience in digital design         Good understanding of SoC ASIC design flow         Hands on experience in full chip synthesis and static timing analysis         Proficiency with Synopsys DC & PT tools and Verilog/VHDL is a must         Good knowledge of IO interfaces like DDR, SDCC, HSIC, SPI is a must         Knowledge of ARM Processors, Ethernet MAC, PCIE and Bus protocols like AHB, AXI etc desirable         Experience in Perl, TCL and shell scripting is desirable         Excellent interpersonal & analytical skills with ability to work independently                     Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.   ",20524500067.0,02-05-2024,31-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"VHDL, Digital design, SOC, Verilog, Ethernet, Perl, PCIE, SPI, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr. Silicon Design Engineer ( IP Verification Engineer with 5+Yrs ),"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      SENIOR SILICON DESIGN ENGINEER                            THE ROLE:                  We are looking for an adaptive,  self-motivative design verification engineer to join our growing team.  As a key contributor,  you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality,  industry-leading technologies to market.  The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.                           THE PERSON:                  You have a passion for modern,  complex processor architecture,  digital design,  and verification in general.  You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/  time    zone    s  .  You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                             KEY RESPONSIBILITIES:                            Will be working as a member of a cross geographic pre_silicon verification team to verify a next generation AI engine.         Will be working with design,  architecture team to verify micro-architecture and design across multiple platforms.         Responsible for a comprehensive verification plan and drive the implementation of verification test cases from applications and other sources.         Responsible for regression,  verification infrastructure development        Mentoring junior engineers                                     PREFERRED EXPERIENCE:                            Proficient in IP level ASIC verification         Proficient in debugging firmware and RTL code using simulation tools.          Proficient in using UVM testbenches and working in Linux and Windows environments.          Experience in specifying and developing the verification infrastructure for verifying CPU/DSP/Vector-Datapath designs.         4+ years of experience in the verification with experience of CPU/Video/DSP/vector processors,  SIMD is a plus.         Strong foundation in SoC architecture and verification of multi-core processors including SIMD,  Vector processors,  floating point,  etc.  is a plus.         Expertise in Verilog/System Verilog,  C/C++/SystemC,  UVM,  Scripting languages like Perl/Python,  etc.         Strong experience in HDL,  verification,  and general computational logic design/verification concepts        Developing UVM based verification frameworks and testbenches,  processes and flows.          Strong analytical problem solving,  and attention to detail.         Excellent written and verbal communication skills.         Excellent interpersonal skills,  self-motivated                                    ACADEMIC CREDENTIALS:                                Bachelors or     Masters     degree in computer engineering/Electrical Engineering                      ",211000000000.0,21-05-2024,19-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Linux, SOC, Debugging, Perl, System verilog, Windows, Firmware, Test cases, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design Engr, Sr II","     The requirement for high speed data transfer is the need of the hour, as the fabrication and Datapath convergence is closely controlled by sub-micron limitations; There is always scope for improvements and enhancements that are required for successful data transfer with the required baud rate      High-speed-serial-links play a vital role in achieving this, whether it s a inter or intra chip communication or even a peripheral connection      We at Solutions Group (SG) Synopsys India Pvt      Ltd      Constantly strive to push our consumer and enterprise products to meet the protocol and industry requirements      As a part of this eco-system, we have a team who is expertized in design, verification, validation and packaging      We are looking for individuals, who are passionate and have strong fundamental across the board of functional-design-verification            If this objective interests you, they need to fulfill the following requirements.        Should be a graduate or post graduate, in their practice school or internship phases.      We prefer candidates from Electrical Electronics Engineering, Electronics and Telecommunication Engineering branches or any VLSI and Microelectronics related.      The candidate should have strong digital and analog fundamentals. Should be capable of designing finite state machines for complex arithmetic and logic operations.      The candidate should have the ability to translate algorithmic-flowcharts to pseudo code.      Exposure on functional verification is an added advantage, it will be even beneficial if they have methodological understanding viz. UVM, OVM, VMM.      Knowledge on HDL s preferably Verilog and system Verilog is a must.      Fundamentals of protocols (PCIe, IEEE802.3) at theoretical level is a very good to have skill.      Good Aptitude and problem solvability is a must.      We want a candidates who have the attitude for continual-improvement and enthusiasm to learn    ",60224500774.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, VLSI, Analog, VMM, Packaging, Telecommunication, System verilog, PCIE, Internship, UVM",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SMTS Analog Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                  AMD is seeking an experienced Analog IC Design Engineer for the development of Analog IPs on cutting-edge technology nodes.  The ideal candidate will play a key role in designing complex CMOS integrated circuits,  with expertise in analog blocks such as bandgaps,  amplifiers,  filters,  precision comparators,  LDOs,  oscillators,  PLLs,  and more.  Strong experience across multiple technologies is required,  and expertise in IO design or Serdes design is a significant advantage.  Excellent communication skills are essential,  as the role involves collaborating with cross-functional teams located in N/A and India.               Responsibilities  : Work as a Technical Lead in an Analog Design Team focusing on various analog components that are used in latest FPGA designs that are listed above              Qualifications  : B. S or M. S in Electrical Engineering with a minimum of 10 years of experience.         ",180000000000.0,18-04-2024,17-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Manager Tehnology, Tehnial Lead, FPGA, Seletion proess, Reruitment, Artifiial Intelligene, Gag, Eletrial engineering, IPS, Analog design",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design and Verification IPxact Engineer,"       We are seekinga skilled and experienced DV (Design and Verification) IPxact Engineer to joinour dynamic team     The ideal candidate should have a minimum of 4 years ofhands-on experience in DV IPxact, demonstrating proficiency in creating andmaintaining IPxact-based specifications for digital designs     As a DV IPxactEngineer, you will play a crucial role in the development and verification ofcomplex digital designs, ensuring adherence to industry standards and bestpractices                Responsibilities        :          IPxactSpecification Development:            Developand maintain IPxact specifications for digital designs, capturing key designand verification information.          Collaboratewith cross-functional teams to gather relevant design and verification data andincorporate it into the IPxact specifications.            VerificationEnvironment Integration:            IntegrateIPxact-based specifications into the overall verification environment.          Workclosely with DV teams to ensure seamless integration of IPxact data foreffective and efficient verification processes.            StandardCompliance:            Ensurecompliance with industry standards and best practices related to IPxact.          Stayupdated on the latest advancements in IPxact and related technologies,incorporating new features and improvements as applicable.            Collaborationand Communication:            Collaboratewith design, verification, and validation teams to understand projectrequirements and incorporate them into IPxact specifications.          Communicateeffectively with team members, providing documentation and training as needed.            Troubleshootingand Issue Resolution:            Identifyand resolve issues related to IPxact specifications, ensuring a smooth anderror-free design and verification process.          Collaboratewith other team members to address and resolve any discrepancies or challengesin the IPxact-based workflow.            ContinuousImprovement:            Proposeand implement improvements to the IPxact-based design and verificationprocesses, enhancing efficiency and productivity.          Participatein design and process reviews to contribute valuable insights for overallproject improvement.              Qualifications:              Bachelor'sor Master's degree in Electrical Engineering, Computer Engineering, or arelated field.          Minimumof 4 years of hands-on experience in DV IPxact.          Strongunderstanding of digital design and verification principles.          Proficiencyin industry-standard EDA tools and methodologies.          Excellentcommunication and collaboration skills.          Knowledgeof scripting languages (e.g., Python, Perl) for automation tasks is a plus.      ",290000000000.0,29-02-2024,29-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"digital, python, eda, documentation, electrical engineering, microsoft azure, digital design, engineering, scripting, apache, unix shell scripting, incident management, linux, powershell, integration, shell scripting, perl, scripting languages, automation tasks",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DV (Design Verification) Engineer,"   Number of Open Positions:    7       Job Description:           We are currently seeking talented and experienced Design Verification Engineers to join our team in Bangalore     As a Design Verification Engineer, you will be responsible for ensuring the functionality, performance, and reliability of our complex designs, with a focus on Core Data Path (CDP), Graphics Data Path (GDP), USB4 (USB 4.0), Power Gating (PG), and Power Management (PM) domains     We are looking for candidates with 4 to 7+ years of relevant experience in design verification             Key Responsibilities:           Verification Planning:    Collaborate with design and architecture teams to develop comprehensive verification plans for CDP, GDP, USB4, PG, and PM components.       Testbench Development:    Create and maintain advanced testbenches, including constrained-random and assertion-based methodologies, to thoroughly verify design functionality.       Functional and Coverage Testing:    Execute functional tests and track coverage metrics to ensure exhaustive testing of design features.       Protocol Verification:    Verify compliance with industry-standard protocols, including USB4, and identify and address protocol violations.       Bug Reporting and Debugging:    Document and report issues, and work closely with design teams to resolve bugs in a timely manner.       Performance Verification:    Assess and verify the performance of data path components, ensuring they meet specified requirements.       Power Verification:    Verify power management and power gating strategies to optimize power consumption.       Scripting and Automation:    Develop and use scripting languages and automation tools to streamline verification processes.       Documentation:    Prepare detailed verification plans, test reports, and documentation.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Science, or a related field.     4 to 7+ years of experience in design verification.     Strong knowledge of CDP, GDP, USB4, PG, and PM domains.     Experience with industry-standard verification methodologies and tools.     Excellent problem-solving skills and attention to detail.     Strong communication and teamwork skills   ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Graphics, Design verification, Electrical engineering, VLSI, Test reporting, USB, Power management, Debugging, Silicon",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"     We are seeking a highly experienced Design Verification Engineer to join our team in Bangalore     The ideal candidate will have 5 to 12 years of experience in IP and SOC verification, with a strong foundation in SystemVerilog (SV) and Universal Verification Methodology (UVM)     In addition to standard verification skills, this role requires expertise in CDP (Compressed Data Pattern), GDP (Generic Data Pattern), and DFT DV (Design for Test in Design Verification) methods, including JTAG, MBIST (Memory Built-In Self-Test), SCAN, PG (Pattern Generator), and PM (Pattern Memory)             Key Responsibilities:         IP and SOC Verification         Perform comprehensive IP and SOC verification to ensure the reliability and functionality of integrated circuits.         SystemVerilog (SV) and UVM Proficiency         Demonstrate a strong understanding of SystemVerilog and Universal Verification Methodology for efficient verification processes.         CDP, GDP, DFT DV Expertise         Possess expertise in Compressed Data Pattern (CDP) and Generic Data Pattern (GDP) methodologies.     Proficiency in Design for Test in Design Verification (DFT DV) techniques, including JTAG, MBIST, SCAN, PG, and PM.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.     5 to 12 years of relevant industry experience in IP and SOC verification.     Strong knowledge of SystemVerilog (SV) and Universal Verification Methodology (UVM).     Expertise in CDP (Compressed Data Pattern), GDP (Generic Data Pattern), and DFT DV (Design for Test in Design Verification) methods, including JTAG, MBIST, SCAN, PG, and PM   ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Electrical engineering, JTAG, DFT, VLSI, SOC verification, Silicon, System verilog, UVM, Testing",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer," We are seeking a highly skilled Design Verification Engineer to join our team in Bangalore. The ideal candidate will have 5 to 12 years of experience in IP and SOC verification and possess a strong background in SystemVerilog (SV) and Universal Verification Methodology (UVM). This role specifically requires expertise in GLS (Gate-Level Simulation).       Key Responsibilities:         IP and SOC Verification         Conduct IP and SOC verification activities to ensure the functionality and correctness of integrated circuits.         SystemVerilog (SV) and UVM Proficiency         Demonstrate strong knowledge of SystemVerilog and Universal Verification Methodology for efficient and effective verification processes.         Gate-Level Simulation (GLS)         Proficiency in Gate-Level Simulation is a mandatory requirement for this position.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.     5 to 12 years of relevant industry experience in IP and SOC verification.     Strong expertise in SystemVerilog (SV) and Universal Verification Methodology (UVM).     Proficiency in Gate-Level Simulation (GLS)   ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Electrical engineering, VLSI, Simulation, SOC verification, Manager Technology, Silicon, System verilog, UVM",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU Verification Engineer,"         The Core design and verification team is responsible for development of High performance and Ultralow power x86 microprocessor core        The role provides a unique opportunity to work at the micro-architectural level of the next-gen Core, with exposure to designs that defines the next wave of client (laptops / ultra-books / think-clients) and custom designs      The multi-billion gate complexity and high-frequency (GHz) design development gives the learning experience of the latest and greatest design and verification methodologies, using cutting edge advanced technology nodes                             THE PERSON:            Candidates should have solid track record of working on complex designs with hands on experience on architecting and developing test-bench, test-bench components, test-planning and execution of testplan, coverage development and closure. Candidate should have working experience with global teams spread across different geography and time-zones.                    KEY RESPONSIBILITIES:              ASIC design verification experience 12+ years          Verification of high performance x86-core ISA features          Architecting and development of testbench, test-bench components for high performance Cache, x86 ISA features, clock/reset/power features of processor.          Development of detailed test plans and driving the execution of test plan, including functional coverage.          Understanding the existing test bench setup and look for opportunities to improve the existing test bench.          Adhering to coding guideline practices, develop and implement code review process.          Collaborate with global design verification teams and drive effectively the execution of the verification plans.          Your commitment to innovating as a team demonstrated through excellent communication, knowledge of proper documentation techniques, and independently driving tasks to completion.                          PREFERRED EXPERIENCE:              Strong understanding the design and verification life cycle.          Hands on verification experience with C/C++/SystemVerilog testbench development.          Hands on experience with coverage planning, coding and coverage closure.          Experience with x86, ARM or any other industry standard microprocessor ISA.          Experience with Cache, Coherency and Data-Consistency verification.          Experience in clocking, reset, power-up sequences and power management verification.          Understanding of low power design verification techniques is a plus.          Lead verification team from all aspects of the deliverables.          Mentor the junior members of the verification team to meet the team goals          Represents AMD to the outside technical community, partners and vendors          Collaborate with SOC team, multi-geographical design teams for alignment of features / scoping / problem-solving.          Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements;          Proven interpersonal skills, leadership and teamwork;          Excellent writing skills in the English language, and good organizational skills required;          Skilled at prioritization and multi-tasking;          Good understanding of engineering terminology used within the semiconductor industry;          Good understanding of digital design concepts;          Knowledge of, or experience in, functional design/RTL and physical design flow is highly desired.                      ACADEMIC CREDENTIALS:              masters degree preferred with emphasis in Electrical/Electronics Engineering, Computer Engineering, or Computer Science with a focus on computer architecture        ",70324502219.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Coding, Digital design, Physial design, SOC, Semiondutor, X86, Reruitment, Gag, Computer siene",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU RTL Power management Design Engineer,"   We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices.     In this role, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.             As an RTL engineer you will own or participate in the following:             Performance exploration. Explore high performance strategies working with the CPU modeling team.     Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification.     RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals.     Functional verification support. Help the design verification team execute on the functional verification strategy.     Performance verification support. Help verify that the RTL design meets the performance goals.     Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.             Skillset looking for:             Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: Active power management (DVFS) , Idle power management , Limit management (TDP, Thermal and Over-current protection), Clock management, Debug and Trace architecture.     Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools.     Knowledge of logic design principles along with timing and power implications.               Minimum Qualifications:           Associates degree in Computer Science, Electrical/Electronic Engineering, Engineering, or related field.     MS degree in Computer or Electrical Engineering.     Understanding of low power microarchitecture techniques.     Understanding of high performance techniques and trade-offs in a CPU microarchitecture.     Experience using a scripting language such as Perl or Python.    ",60624501530.0,06-06-2024,04-09-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"VHDL, Architecture, Power management, Staffing, Verilog, thermal, Perl, Physical design, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff Engineer - RTL Design,"     We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices.     In this role, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.             ?       As an RTL engineer you will own or participate in the following:             Performance exploration. Explore high performance strategies working with the CPU modeling team.     Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification.     RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals.     Functional verification support. Help the design verification team execute on the functional verification strategy.     Performance verification support. Help verify that the RTL design meets the performance goals.     Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.             Skillset looking for:             Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, prefetching, cache and memory subsystems.     Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools.     Knowledge of logic design principles along with timing and power implications.                   Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.",60624501534.0,06-06-2024,04-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"RTL design, VHDL, Architecture, Staffing, Verilog, Debugging, product life cycle, Scheduling, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification - Staff Engineer,"   As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                   ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                   ?         Preferred Qualifications:           Masters degree in Computer Science, Engineering, Information Systems, or related field.       8+ years of Hardware Engineering or related work experience.     2+ years of experience with circuit design (eg, digital, analog, RF).     2+ years of experience utilizing schematic capture and circuit simulation software.       2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc         1+ year in a technical leadership role with or without direct reports.                 Principal Duties and Responsibilities:           Leverages advanced Hardware knowledge and experience to plan, optimize, verify, and test critical electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.     Integrates complex features and functionality into hardware designs in line with proposals or roadmaps for complex products.     Conducts complex simulations and analyses of designs as we'll as implements designs with the best power, performance, and area.     Collaborates with cross-functional teams (eg, design, verification, validation, software and systems engineering, architecture development teams, etc) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.     Evaluates, characterizes, and develops the novel manufacturing of solutions for leading edge products in the most advanced processes and bring-up product to meet customer expectations and schedules.     Evaluates reliability of critical materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.     Evaluates complex design features to identify potential flaws, compatibility issues, and/or compliance issues.     Writes detailed technical documentation for complex Hardware projects.               Level of Responsibility:               Works independently with minimal supervision.               Provides supervision/guidance to other team members.                 Decision-making    is significant in nature and affects work beyond immediate work group.     Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc      Has a moderate amount of influence over key organizational decisions.    ",60624501531.0,06-06-2024,04-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Technical documentation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC RTL Design Engineer,"       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,                Digital/Analog/RF/optical               systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                     ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                     ?         Preferred Qualifications:               Masters degree in Computer Science, Engineering, Information Systems, or related field.   1+ year of experience with circuit design (eg, digital, analog, RF).     1+ year of experience utilizing schematic capture and circuit simulation software.     1   + year of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc                 Principal Duties and Responsibilities:           Applies Hardware knowledge to assist in the planning, optimization, verification, and testing of electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.     Provides support for the integration of features and functionality into hardware designs in line with proposals or roadmaps.     Assists in conducting simulations and analyses of designs as well as with the implementation of designs with the best power, performance, and area.     Collaborates with team members to assist in the implementation of new requirements and incorporation of the latest test solutions in the production program to improve the yield, test time, and quality.     Assists in the evaluation, characterization, and development of manufacturing solutions for leading edge products in processes and bring up product to meet customer expectations and schedules.     Assists in the evaluation of reliability for materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.     Assists in the assessment of common design features to identify potential flaws, compatibility issues, and/or compliance issues.     Writes technical documentation for Hardware projects.                 Level of Responsibility:               Works under supervision.               Decision-making affects direct area of work and/or work group.               Requires verbal and written communication skills to convey basic, routine factual information.     Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.     ",50624501952.0,05-06-2024,03-09-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, SOC, Hardware design, Packaging, Principal",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DDR Design Verification - Engineer," We are looking to hire a strong DV engineer to work on verification of DDR Subsystem in the Infra IP team       Create DV infrastructure for verification     Integrate VIPs     Create and execute test plans, debug failures, write assertions, close code and functional coverage     Ensure high quality verification     Working with all stakeholders to ensure program success         Minimum Qualifications         Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field.     2+ years Hardware Engineering experience or related work experience.         Preferred Qualifications         Strong Debug, UVM, System Verilog     Understanding Specs and Standards and developing relevant test plans     Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved     Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening         Preferred Qualifications          5+ Year of industry experiences in the following areas: -         Thorough understanding of Digital design concepts     Thorough understanding dv methodologies and tools     Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5)     Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite                   Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience  ",40624500216.0,04-06-2024,02-09-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Hardware engineering, Digital design, Staffing, Debugging, System verilog, UVM, Electronics engineering, Testing, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Display Design Verification Sr Engineer,"     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,                Digital/Analog/RF/optical               systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.         Excellent Design verification domain expertise of min 1 years upto 5 years.              Develop test strategy, TB architecture and test plan for new IP s/new features         Develop strategies for re-useable, scalable and enhance Sub system level verification environment         Excellent C/System Verilog/Verilog skills to handle C based TB environment         Strong skills in debug, post silicon debug-failure re-creation and root cause analysis         Scripting proficiency - PERL, Python, for developing applicable automation              AMBA, AXI bus protocols         Power intent verification, GLS etc              Capable of communicating effectively with all stakeholders across the globe         Capable of seeding a new team for new IPs, able to hire and expand the team in expertise and efficiency         Capable of mentoring the team members for their career growth, maintaining diversity in the team, collaborating with other leads and managing multiple parallel projects              Take initiatives to enable various ideas for improving efficiencies.                  Good to have:                 Image Processing, DSI/DP/HDMI Protocols         Good knowledge of new methodologies, flows and tools to be incorporated.              Formal verification                     Minimum Qualifications:         ?     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field  ",271000000000.0,27-05-2024,25-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, RF, Image processing, FPGA, Analog, Packaging, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Design Verification Engineer,"     We are looking for a        design verification engineers        to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.                    7 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP s          In depth knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments.          Solid understanding of computer architecture          Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments          Scripting language such as Python or Perl            Desirable:            Hands on experience in Formal property verification          knowledge in high-speed protocols like DDR, PCIe, Ethernet          Processor based testbenches and emulation                                The AISoC silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible.          We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.            Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.          Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools          Develop tests using UVM or C/C++          Analyse and debug test failures with designers to deliver functionally correct design.          Identify and write functional coverage for stimulus and corner cases.          Close coverage to plug verification holes and meet tape out requirements.        ",40124501075.0,04-01-2024,03-04-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, Simulation, SOC, Verilog, Ethernet, Debugging, Perl, PCIE, UVM, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,"Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru","Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Design Verification Engineer,"   We are looking for a        principal design verification engineer        to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.                            15 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP s          Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++          Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments          Scripting language such as Python or Perl            Desirable:            Hands on experience in Formal property verification          knowledge in high-speed protocols like DDR/HBM, PCIe, Ethernet          Experience of working on AI/ML SoCs                              Responsibilities            The AISoC silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible.          We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.            Own or lead verification of complex flows at the SOC, subsystem, or IP levels          Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.          Learn about the design and interact with partner teams to define verification strategies and test plans          Develop verification environments and run and debug simulations to drive quality          Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals          innovate to improve verification efficiency through methodologies or tools          Coach and mentor others in your areas of expertise          Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion      ",291000000000.0,29-12-2023,28-03-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, Simulation, SOC, Verilog, Ethernet, Debugging, Test planning, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Peripherals Design Verification - Staff Engineer,"     8+ years experience in unit and subsystem level verification.             Worked on    coverage driven constraint random verification   .                   Strong in System Verilog, UVM, Test planning                   Sound experience in    testbench (stimulus, agent, monitor, checker) development.                   Worked in the verification having c based reference model inside the testbench                 Exposure in scripting (perl, Python).                         Minimum Qualifications:         ?     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.  ",281000000000.0,28-05-2024,26-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Design verification, Hardware engineering, Staffing, Test planning, Perl, System verilog, Electronics engineering, Python, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Design Verification Engineer,"   The AISoC silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.            Own or lead verification of complex flows at the SOC, subsystem, or IP levels          Learn about the design and interact with partner teams to define verification strategies and test plans          Develop verification environments and run and debug simulations to drive quality          Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals          innovate to improve verification efficiency through methodologies or tools          Coach and mentor others in your areas of expertise          Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion          Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.        Qualifications          15 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IPs          Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++          Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments          Scripting language such as Python or Perl            Desirable:            Hands on experience in Formal property verification          knowledge in high-speed protocols like DDR/HBM, PCIe, Ethernet          Experience of working on AI/ML SoCs        ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, SOC, Verilog, Ethernet, Debugging, Test planning, Perl, PCIE, microsoft, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,"Noida, Hyderabad, Bengaluru","Noida, Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer," Design verification engineer will work on functional verification, Power Aware simulation, formal verification, gate level verification. These candidates are expected to know the essential technical languages, disciplines, and methodologies that are generally required for this type of positions.     ?     Requirements:       At least 4 years of experience in ASIC verification including: Verification methodology using System Verilog, SVA, OVM/ UVM, Vera, or VMM         Experience in writing feature based test plans and implementing such test plans using one of the methodologies listed above         Experience running regressions, debugging test failures and achieving test plan targets         Knowledge in hardware description languages (HDL) such as Verilog, SystemVerilog and VHDL         Analytic and debugging skills         Strong knowledge of digital design         Undernding of Object Oriented Programming concepts         Experience with Gate Level Simulation, Low Power Verification, Formal Verification are preferred         Familiar with C/C++, Perl, Python,Tcl           Required :    Bachelors in Computer Engineering, Computer Science, Electrical Engineering, and / or related field           Preferred :    Masters in Computer Engineering, Computer Science, Electrical Engineering, and / or related field         Hyderabad, India; Bangalore, India; Silicon Valley, CA; San Diego, CA; Dallas, TX and Austin, TX         Required :       Bachelors in Computer Engineering, Computer Science, Electrical Engineering, and / or related field       Preferred :       Masters in Computer Engineering, Computer Science, Electrical Engineering, and / or related field ",50523500258.0,05-05-2023,03-08-2023,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Design verification, SAN, C++, VHDL, Simulation, Digital design, Verilog, Debugging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent",Xindus Trade Networks,Organization,Xindus Trade Networks,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU Design Verification - Sr Staff Engineer,"   Work with CPU and SOC architects to understand concept and high level system requirements     Develop detailed test and coverage plans based on the architecture and micro-architecture     Develop verification methodology, ensuring scalable and portable environment     Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage     Develop verification plans and test benches for your area      Execute verification plans, including design bring-up, DV environment bring-up, regression enabling for all features under your care, debug of the test failures     Track and report DV progress using a variety of metrics, including bugs and coverage               Preferred Qualifications           Deep knowledge in processor verification function and architecture, in areas such as cache coherence, memory ordering and consistency, prefetching, branch prediction, renaming, speculative execution, and memory translation     Knowledge in Random Instruction Sequencing (RIS) and testing associated as block/unit and chip level for proving correctness     Have lead a small team of verification engineers doing CPU verification     Advanced techniques such as formal, assertions, and silicon bringup a plus     In-depth knowledge of processor function, architecture, and micro-architecture     Experience in writing test plans, portable benches, transactors, and assembly     Experience with many different verification methodologies and tools such as simulators, coverage collection, gate level simulation, waveform viewers, or even mixed signal verification     Able to develop and work independently on a block/unit of the design               Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.   ",260000000000.0,26-03-2024,24-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Hardware engineering, Simulation, Architecture, Staffing, SOC, Mixed signal, Silicon, Electronics engineering, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Engineer - RTL Design,"         As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products       Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                  Minimum Qualifications:             Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                          Preferred Qualifications:                 Masters degree in Computer Science, Engineering, Information Systems, or related field.       3+ years of Hardware Engineering or related work experience.     2+ years of experience with circuit design (eg, digital, analog, RF).     2+ years of experience utilizing schematic capture and circuit simulation software.       2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc                 Principal Duties and Responsibilities:                     Experience in Logic design /micro-architecture / RTL coding                 Must have hands on experience with SoC design, synthesis and timing analysis for complex SoCs.                 Experience in Verilog/System-Verilog is a must.                 knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture and peripherals like USB, PCIE and SDCC.                 Work closely with the SoC DFT, Physical Design and STA teams                 Hands on experience in Low power SoC design is required                 Hands on experience in Multi Clock designs, Asynchronous interface is a must.                 Experience in using the tools in ASIC development such as DesignCompiler, Genus, FusionCompiler and Primetime is required.                 Understanding of constraint development and timing closure is a plus.                 Experience in Synthesis / Understanding of timing concepts             ",230000000000.0,23-04-2024,22-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"ASIC, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification - Sr Staff Engineer,"     Strong knowledge of digital design and SOC architecture.     Good understanding of OOP concepts Experience in HVL such as System Verilog, UVM/OVM & System C     Experience in HDL such as Verilog     Knowledge of ARM/DSP CPU architecture, High Speed Peripherals like USB2/3, PCIE or Audio/Multimedia     Familiarity with Power-aware Verification, GLS, Test vector generation is a plus     Exposure to Version managers like Clearcase/perforce     Scripting language like Perl, Tcl or Python     Analytical and Debugging skills     Experience in Hifi Processor, Soundwire interface, ANC, DMA, I2S verification experience is a Plus.               Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field. ",211000000000.0,21-05-2024,19-08-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Digital design, Analytical, SOC, Verilog, Perl, System verilog, PCIE, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr Lead Engineer (Design Verification of DSP/NPU),"   Position for 5-8 years of experience in design verification of complex Qualcomm propriety DSP/NPU IP     DSP team is responsible for delivering high-performance DSP/NPU cores which are at the heart of Qualcomms multi-tier SoC roadmap targeted for mobile space, AI, Automotive and more.     Qualcomm is one of the largest fabless semiconductor design companies in the world, generating over $35 Billion in annual revenues from chipsets and royalties from intellectual property.             Job Responsibilities:          Drive design verification of DSP IP by working with a global DSP design team involving architecture, implementation, power, post silicon and back-end teams.     Implement and improve System Verilog/UVM Testbench Architecture.     Develop and deploy new verification methodologies, automation to continuously improve quality and efficiency.     Develop design corresponding test plans, architect and develop verification environments, and meet coverage goals.     Hands-on simulations and ability to debug not only IP level, but Subsystem and SoC level fails and bugs.     Complete all required verification activities at IP level and ensure high quality commercial success of our products.     Assertions, simulation, formal verification (static property checking), HW-SW co-verification, constraint/HVL-based verification, simulation acceleration, emulation are all tools you will use on a daily basis.     Responsible gate level simulation bring-up, gate level verification with timing simulations.     Responsible for power aware RTL verification and gate level simulation.               Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                 ?       Skillset/Experience:          5-8 years experience in processor/ASIC design verification     Solid background and understanding of Digital Design, Processor Architecture , Processor Verification and Power aware verification.         Expertise in System Verilog Testbench Architecture and implementation.     Experience in writing C based and assembly level testcases is preferred.     Exposure to power aware implementation and verification using UPF is a plus.     Experience with advanced verification techniques such as formal and assertions is a plus.     Gate-Level Simulation and Debug 0-delay, timing annotated and power aware.         Experience in System Verilog/UVM, and with simulators from Synopsys/Mentor/Cadence .         Scripting/Automation Skills Perl, Python, Shell, Make file TCI .         Solid analytical and debugging skills, strong knowledge of digital design and good understanding of Object Oriented Programming (OOP) concepts.     Experience in Hardware verification languages (HVL) such as SystemVerilog testbench (OVM/UVM) and SystemC and Hardware description languages (HDL) such as Verilog, SystemVerilog is preferred.         Experience in verification of Processor subsystems is preferred.     Experience in creating validation suite and building automation.      Should have excellent inter-personal and communication skills.             Minimum Qualifications:             Bachelors degree in Computer Science, Electrical/Electronics Engineering or related field and 5+ years of Hardware Engineering or related work experience.     Masters degree in Computer Science, Electrical/Electronics Engineering or related field and 4+ years of Hardware Engineering or related work experience.     OR     PhD in Computer Science, Electrical/Electronics Engineering or related field and 3+ years of Hardware Engineering or related work experience   ",201000000000.0,20-05-2024,18-08-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, Semiconductor, Simulation, Digital design, Analytical, Verilog, Intellectual property, Perl, System verilog, Automotive",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Camera IP Design Verification - Sr Lead Engineer,"     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical              systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products.         ?Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                  Minimum Qualifications:          Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        Additional Job Description                 Candidate will be responsible for IP Level Verification of Qualcomm Spectra Camera Sub Systems Modules for next gen Qualcomm product portfolio.                      This role will require the candidate to understand details of the camera signal processing modules, verify them at module subsystem level for enhanced features.                      Engineer should independently be able to own the verification of IP level modules end to end with continuous enhancements and collaborate with IP Verification, Design and System leads.                            Necessary skills/experience:             8+ years of experience in RTL design verification using SystemVerilog/UVM and industry-standard simulation tools (Mandatory)          2+ years of experience in technical leadership role with or without direct reports          Experience in power aware simulation is a big plus          Experience on camera verification is a big plus          Expertise in Coverage closure , RTL debug skills          Expertize in SV - UVM, Assertions based verification, DPI          Familiarity in Firmware/emulation (ex: Veloce) based verification , GLS          Familiarity with bus protocols like AHB, AXI, ARM based system architecture          Experience with Perl, Python, or similar scripting language          Excellent problem solving skills Verification aptitude         ",151000000000.0,15-05-2024,13-08-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Simulation, RF, FPGA, Analog, Packaging, Perl, Firmware, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Modem Design Verification Engineer - Senior,"     The candidate would be joining a team with deep expertise in designing Modem IP within wireless sub-systems for market leading products     In this role, the candidate would be working on cutting edge next-generation Wireless PAN technologies (Bluetooth, UWB, Thread, Zigbee etc) for connectivity solutions within mobile phones, wearables, IOT and Mobile Infrastructure chips       The candidate will be part of a high-powe'red team of Modem Engineers and    will be involved in all aspects of the Modem design     The candidate will be working with System Architecture, Modem Systems, SoC Design, Firmware, Verification and Validation teams to design the    next generation Modem for Bluetooth and other PAN technologies      The candidate is responsible for designing a Modem based on a system design, ensuring the design synthesizes as expected and    front-end tool-flows are run to qualify the design     The candidate is also responsible to deliver the required collaterals to all downstream teams along with the RTL              Skills/Experience            3+ years of experience in digital Front-end and Modem design for ASICs         Experience in designing and implementing modulators, demodulators, and error correction systems         Expertise in RTL coding of complex designs using Verilog/SV         Exposure to low power design methodology and designs with multiple clock domains         Strong Digital Signal Processing fundamentals         Strong debugging, analytical skills, and ability to solve problems independently           Strong communication skills, both verbal and written             Hands-on experience in front-end design tools                 Minimum Qualifications             bachelors or masters degree in engineering in Electronics, VLSI, Communications, or related field             3+ years of    VLSI industry experience in Digital Design and Digital signal Processing               Preferred Qualifications           Exposure to Bluetooth/BLE Technologies and scripting languages such as Perl and/or Python                           Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.   ",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"VLSI, Digital design, SOC, Verilog, System design, Perl, Firmware, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
BT Design Verification Sr Lead Engineer,"       QCTs Bangalore Wireless R&D Bluetooth HW team is looking for experienced Wireless HW Design Verification engineers to work on Qualcomm s best in class chipsets for mobile phones, wearables and IOT       Candidate will be working with ASIC designs on the latest technology nodes and on cutting edge next-generation Wireless PAN technologies (Bluetooth, UWB, Thread, Zigbee etc)     This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, emulation, GLS and Formal techniques     The role also requires deep understanding of the Bluetooth Hardware Architecture     Candidate will require close interactions with Global Design, Systems, SoC, Validation and FW teams for design convergence and required to work with minimal supervision     Candidate must be able to take ownership of IP/Block/Sub-System verification     Incumbent will be analyzing HW design spec and develop a verification test plan/strategy for it, breaking down the work for new features, perform feasibility studies, estimate effort, and mitigate risk     The role also required the candidate to mentor new joiners and less experienced colleagues     The candidate will work with design team on RTL debug during Pre-silicon HW development phase                Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                    ?         Skills/Experience:                         6-10 years of strong experience in design verification                     Strong knowledge of HDLs like Verilog, System Verilog                     Proven experience of writing efficient constraint random tests                     Proven experience of building or maintaining a medium to complex SV/UVM environments                     Strong debugging and analytical skills and independent problem-solving ability                     Proficient in debugging RTL/TB issues using Verdi or similar tools                     Demonstrate good judgment in selecting methods and techniques for obtaining solutions                     Strong communication skills, both written and verbal, with ability to evaluate and create testplans detailing complex features and relationships                     bachelors or masters Degree in Engineering in Electronics, VLSI, Communications or related field             Minimum Qualifications:                         bachelors Degree in Engineering in Electronics, VLSI, Communications or related field                     6 years of      VLSI industry experience in verification             Preferred Qualifications:                         Exposure to Bluetooth/BLE/UWB Technologies                     Knowledge on scripting languages such as Perl and(or) Python             Skills:                         Functional Verification, Functional/Code Coverage, SystemVerilog Assertions, Universal Verification Methodology (UVM), Verification IP (VIP) Integration, SoC Integration, Formal Verification     ",90424500011.0,09-04-2024,08-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Design verification, ASIC, Bluetooth, VLSI, Simulation, Staffing, SOC, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification Sr Staff Engineer,"     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                       Minimum Qualifications:         ?     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.Job Description     As verification engineer candidate will be responsible to manage UFS/Ethernet/PCIe/high speed IP verification at SOC level.         ?       Responsibilities :         Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.     Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .     Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.      Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.     Adhere to quality standards and good test and verification practices.      B.E/B. Tech/M.E/M. Tech in electronic with 8+ year experience in verification domain.      Prior work experience on IP level or Soc level.     Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.     Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).     Hands on experience in UVM. C/C++ ,System Verilog verification language.     Good understanding of AXI-AMBA protocol variants.     Can work with scripting language (shell, Makefile, Perl )     Strong understanding of design concepts and ASIC flow.     Good problem solving , analytical and debugging skill is must.     Good interpersonal skills & dream to work as a great teammate    ",50424502353.0,05-04-2024,04-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, ASIC, Analytical, SOC, Ethernet, Perl, System verilog, PCIE, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification Sr Lead Engineer,"   As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                   ?         Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                   General Summary:           As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,    Digital/Analog/RF/optical    systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements           Minimum Qualifications:           Bachelors degree in Computer Science,    Electrical/Electronics    Engineering, Engineering, or related field     Minimum Exp Level should be 5+ years in SOC level verification good in processor debugging either ARM based or SiFive based RISC processor understanding     good understanding in AHB/AXI protocol     should have basic understanding of SV/UVM concept     prior experience in any cryptography algorithm will be preferred     should have good understanding in one or more checkin/checkout mechanism     Should be good in Unix command handling     preferred to have python script knowledge   ",30424500971.0,03-04-2024,02-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Unix, RF, FPGA, Analog, SOC, Debugging, Packaging, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Infra Design Verification Sr Engineer,"           We are looking to hire a strong DV engineer to work on verification of DDR Subsystem in the Infra IP team        Create DV infrastructure for verification      Integrate VIPs      Create and execute test plans, debug failures, write assertions, close code and functional coverage      Ensure high quality verification      Working with all stakeholders to ensure program success              Minimum Qualifications        Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field.      5+ years Hardware Engineering experience or related work experience.        Preferred Qualifications        Following skill set is required:        Strong Debug, UVM, System Verilog      Understanding Specs and Standards and developing relevant test plans      Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved      Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening      Preferred Qualifications 8+ Year of industry experiences in the following areas: -      Thorough understanding of Digital design concepts      Thorough understanding dv methodologies and tools      Good understanding of LPDDR4/LPDDR5 protocols      Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite                            Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.  ",310000000000.0,31-01-2024,30-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Hardware engineering, Digital design, Staffing, Debugging, System verilog, UVM, Electronics engineering, Testing, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
GPU Design Verification - Sr Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.            In the role of GPU Functional Verification Engineer, your project responsibilities will include the following,                                 Develop deep understanding of 3-D Graphics hardware pipeline, feature sets, data paths, block functionalities & interfaces                 Strategize, brainstorm, and propose a DV environment, develop test bench, own test plan, debug all RTL artefacts, and achieve all signoff matrices                 Engage with EDA vendors, explore new and innovative DV methodologies to push the limits of sign off quality                 Collaborate with worldwide architecture, design, and systems teams to achieve all project goals                                 Currently, we are looking for candidates who can match one or more of the profiles listed below,                                   Strong knowledge of UVM based System Verilog TB Knowledge of GPU pipeline design is a plus, not mandatory Proficiency with formal tools - working knowledge of Property based FV is a plus, not mandatory Strong communication skills (both written and verbal) Most importantly, ability to learn, improve and deliver                                   Experience                     Minimum 5 years of Design verification experience                 Senior positions will be offered to candidates with suitable years of experience and proven expertise matching the profiles listed above                                 Education Requirements                                 BE/ME/M.Sc. in Electrical, Electronics, VLSI, Microelectronics, or equivalent courses from reputed universities                           Selected candidates will be part of the GPU HW team which is passionate about developing and delivering the best GPU Cores for all Qualcomm Snapdragon SOC products       Qualcomm GPU is an industry-leading solution which is driving the benchmarks in mobile computing industry and the future of mobile AR/VR                              The pre-Si verification team in Bangalore is currently heavily involved in the following                     UVM/SV based constrained random test bench for functional verification                 Subsystem level TB for complete GPU workload analysis and compliance                 Emulation platforms to analyze performance and pipeline bottlenecks                 Formal tools - both for reduced time to bug & property based FV sign-off                 Power Aware & Gate level simulations to deliver a high-quality GPU implementation                 Perl/Python scripts for automation in managing regressions, optimize run time, manage database and bug triage.           ",270000000000.0,27-02-2024,27-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Graphics, Design verification, Automation, RF, Staffing, SOC, Packaging, Perl, Python, Testing",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Design - Sr Staff Engineer,"     ?       7-10 years of experience in SoC design     Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture and peripherals like USB, PCIE and SDCC.     Understanding of Memory controller designs and microprocessors is an added advantage     Hands on experience in constraint development and timing closure     Work closely with the SoC verification and validation teams for pre/post Silicon debug     Hands on experience in Low power SoC design is required     Experience in Synthesis / Understanding of timing concepts for ASIC is required.     Hands on experience in Multi Clock designs, Asynchronous interface is a must.     Experience crea ribe the role to help candidates learn about this opportunity.     Experience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required               Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.           12-15 years of experience with a Bachelor's/ Master s degree in Electrical/ Electronics engineering  ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, ASIC, Timing closure, Hardware engineering, USB, Staffing, SOC, PCIE, Silicon, Electronics engineering",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Video Design Verification Sr Lead Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                Looking for candidates between 3 to 13 years of experience.              Worked on coverage driven module verification.             Strong in System Verilog, UVM             Sound experience in testbench (stimulus, agent, monitor, checker) development.             failure debugging with Verdi & log file.             Worked in the verification having c based reference model inside the testbench             Experience with assertion development.             Familiar with the EDA tools IUS, VCS, Verdi etc.             Exposure in scripting(perl, Python).             Good team player. Need to interact with the designers and other verification engineers proactively.             Prior experience with video pipeline is added advantage.                         Knowledge of tensilica             Worked with sub-system verification with tensilica             Experience in C based system modelling.             Debug with C based reference model.                         Have exposure to the other verification tasks : gate level simulation, Power aware simulation, formal verification, sub-system verification and emulation.     ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C, Hardware engineering, RF, Simulation, Staffing, Debugging, Packaging, Perl, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU Design Verification - Sr Lead Engineer," Qualcomm is hiring strong DV engineers to verify high performance and low power CPUs in Bangalore. Please forward your profiles if you meet the requirement.         Roles and Responsibilities         o Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.     o Work closely with design/verification teams within CPU to develop comprehensive test plan.     o Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.     o Verify power intent through use of methodologies like UPF.     o Work closely with system architects, software teams and Soc team to validate system use cases.     o Work closely with emulation team to enable verification on emulators and FPGA platforms.     o Debug and triage failures in simulation, emulation and/or Silicon.             Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.           Minimum Requirements:         o BE/BTech degree in CS/EE with10+ years experience.     o Experience in power management verification.     o Implementation of assembly and C language embedded firmware.     o Experience in C/C++, scripting languages, Verilog/system Verilog.     o Strong understanding of power management features in CPUs and CPU based Socs.     o Experience in verification of power management features such as clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling etc.         Preferred Requirements:         o Good Understanding of CPU architectures and CPU micro-architectures.     o In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture     o Experience with advanced verification techniques such as formal and assertions is a plus     o Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, C++, DFT, C, Simulation, FPGA, SOC, Test planning, System verilog, Firmware",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
WIFI PHY - Design Verification - Sr Staff Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical            systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                 Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.                Job Overview          Qualcomm WLAN HW team in Bangalore is responsible for developing and delivering best in class WLAN/WiFi solutions which are setting benchmark in wireless industry.      In this role of WLAN Verification Engineer,    you will be verifying the PHY Sub-System from both TX and RX perspective.            The responsibilities will majorly include      :        Understanding of WLAN PHY TX and RX design paths,      Algorithms that control the various aspects of wireless systems      Develop test plan to verify WiFi Standards including 11BE, sequences and design components.      Own end to end DV tasks from coding Test bench and test cases, write assertions, running simulations and achieving all coverage goals      Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches      Successful candidate    will be required to collaborate with worldwide design, silicon, and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills    .          11+ years industry experience with below skillset :          Strong System Verilog/UVM based verification skills & experience with assertion & coverage-based verification methodology      Experience in formal / static verification methodologies will be a plus      Good understanding of WiFi Standards is a plus      Experience with GLS, and scripting languages such as Perl, Python is a plus            Education Requirements          BE/BTech/ME/MTech/MS Communication Engineering and/or Electronics, VLSI from reputed university preferably with distinction    ",170000000000.0,17-01-2024,16-04-2024,EducationalOccupationalCredential,132,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Wireless, Simulation, RF, VLSI, FPGA, Coding, Analog, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification - Sr Engineer,"           As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical              systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                   Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.              Job Overview        We are looking to hire a strong DV engineer to work on verification of DDR Subsystem in the Infra IP team        Create DV infrastructure for verification      Integrate VIPs      Create and execute test plans, debug failures, write assertions, close code and functional coverage      Ensure high quality verification      Working with all stakeholders to ensure program success          Minimum Qualifications        Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field.      5+ years Hardware Engineering experience or related work experience.        Preferred Qualifications        Following skill set is required:        Strong Debug, UVM, System Verilog      Understanding Specs and Standards and developing relevant test plans      Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved      Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening      Preferred Qualifications 5+ Year of industry experiences in the following areas: -        Thorough understanding of Digital design concepts      Thorough understanding dv methodologies and tools      Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5)      Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite        ",120000000000.0,12-02-2024,12-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Hardware engineering, RF, FPGA, Digital design, Staffing, Analog, Packaging, System verilog, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Silicon Design Engineer 2,"             WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      SILICON DESIGN ENGINEER       2                  THE ROLE:        As a member of the System IP Group,  you will help bring to life cutting-edge designs. As a member of the front-end design integration/verification team,  you will work closely with the architecture,  IP design,  SOC,  and product engineers to achieve first pass silicon success.                  THE PERSON:      A successful candidate will work with IP design and SOC DV engineers.  The candidate will be highly accurate and detail-oriented,  possessing good communication and problem-solving skills.           KEY RESPONSIBILITIES:      Integration and verification of complex System IP features.      Compose test plan and validation vectors to ensure functional completeness     Build test bench and monitors for DUT     Build C/C++/UVM model for simulation       Work closely with RTL designers and SOC team to scope out integration and verification requirements.                 PREFERRED EXPERIENCE:      Prefer 4 or more years of experience in the ASIC design and verification industry.  Should be familiar with industry standard integration flows.      Familiar with Linux Environment (including shell scripting and Linux GNU tools)     Experience with design for verification (assertion-based design strategies,  code coverage,  functional coverage,  test plan,  gate-level simulation,  back-annotation etc. )     Should be versatile in any one of the high-level verification flows such as SV,  UVM,  C++,  etc. ,  as well as knowledge of industry standard tools for verification     Experience with VCS simulation tool,  Perl/Shell scripting,  and Verilog RTL design           ACADEMIC CREDENTIALS:          Bachelors or Masters degree in computer engineering/Electrical Engineering                 ",70624500079.0,07-06-2024,05-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Linux, SOC, Shell scripting, Verilog, Test planning, Perl, Gaming, UVM, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC / IP Verification Engineer (IP Design Verification),"     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                   ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.           ?       Job    Description/Overview:         ?     LowPower IP Core s Design verification for the next generation System-on-chip (SoC) for smartphones, tablets, and other product categories.         ?       Job responsibilities:         Ownership of DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage).     Develop test plan and test cases to cover design feature set, follow up with stake holders at different levels of test bench.     Work closely with Design, Subsystem/SOC teams on failure debugs, code/functional coverage closure.     Debug of regression signatures and identifying bug fixes.     Responsible for Quality sign off and required documentation.     Debug and root cause SS/SOC/post silicon issues in collaboration with Design teams.     Expertise in IP level /Sub-system level verification.     Understanding of standard bus protocol like AHB, AXI protocols would be a plus.     Having the right attitude to learn and quickly adapt to changing industry trends.             Required skillset:         Experience in HDL, verification, and general computational logic design/verification concepts.     Expertise in Verilog/System Verilog and UVM/OVM.     Strong debugging, Analytical and problem-solving skills.     Experience in developing Monitors, Scoreboards, Sequencers that utilize System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved.     Experience in Scripting languages like Perl /Tcl would be a plus.     Post-si bring-up and HW-SW debug experience would be a plus.     Communication and collaboration skills to work with a large world-wide design organization      ",230000000000.0,23-04-2024,22-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Design verification, ASIC, RF, FPGA, Analytical, Analog, SOC, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification Engineer,"     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,                Digital/Analog/RF/optical               systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                     ?         Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.         Additional Job Description                 As verification engineer candidate will be responsible to manage      UFS/Ethernet/PCIe/high     speed IP verification at one or more SoC (System On Chip) during project work.                             Responsibilities :                 Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.             Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .             Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.              Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.             Adhere to quality standards and good test and verification practices.                                          B.E/B. Tech/M.E/M. Tech in electronics with 5+ year experience in verification domain.              Prior work experience on IP level or Soc level.             Prior work on UFS (Universal Flash Storage),Ethernet and PCIe Protocol is desirable.             Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.             Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).             Hands on experience in UVM. C/C++ ,System Verilog verification language.             Good understanding of AXI-AMBA protocol variants.             Can work with scripting language (shell, Makefile, Perl )             Strong understanding of design concepts and ASIC flow.             Good problem solving , analytical and debugging skill is must.           ",211000000000.0,21-05-2024,19-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, ASIC, RF, FPGA, Analytical, Analog, SOC, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DDR Design Verification Staff Engineer,"   In-depth knowledge of Power DV Methodology     Lead a team of engineers and own the entire Power verification for all DDRSS, SMMU and other miscellaneous IP s.     Ensure Power DV is best in class     Working with all stakeholders to ensure program success         Minimum Qualifications         Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field.     8-10 years Hardware Engineering experience or related work experience.         Preferred Qualifications         Strong Debug, UVM, System Verilog, UPF     Understanding Specs and Standards and developing relevant test plans     Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved     Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening     Post-si bring-up and HW-SW debug experience would be a plus. Knowledge & exposure to silicon debug tool chains would be an added advantage Preferred Qualifications 7-10 Year of industry experiences in the following areas: -     Thorough understanding of Digital design concepts     Thorough understanding power dv methodologies and tools     Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5)     Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite     Understanding of multi-core ARMv8 CPU architecture, coherency protocols and virtualization         Educational Requirements       ?     Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field                 ?         Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.  ",211000000000.0,21-05-2024,19-08-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Hardware engineering, Digital design, Staffing, Debugging, System verilog, Silicon, UVM, Virtualization, Electronics engineering",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DSP Design Verification Engineer,"   Multiple positions for 2-5 years of experience in design verification of complex Qualcomm propriety DSP IP     DSP design team is responsible for delivering high-performance DSP cores which are at the heart of Qualcomms multi-tier SoC roadmap targeted for mobile space     Qualcomm is the largest fabless design company in the world, generating over $35 Billion in annual revenues from chipsets and royalties from intellectual property. Qualcomm provides hardware, software and related services to nearly every mobile device maker and operator in the global wireless marketplace             Job Responsibilities:         Drive design verification of DSP IP by working with a global DSP design team involving architecture, implementation, post silicon and back-end teams     Implement and improve System Verilog Testbench Architecture     Develop and deploy new verification methodologies, automation to continuously improve quality and efficiency     Develop design corresponding test plans, architect and develop verification environments, and meet coverage goals     Hand-on simulations and debug. Work with cross functional Post Silicon teams to debug silicon issues. Provide silicon production quality test content     Complete all required verification activities at IP level and insure high quality commercial success of our products     Assertions, simulation, formal verification (static property checking), HW-SW co-verification, constraint/HVL-based verification, simulation acceleration, emulation are all tools you will use on a daily basis     Responsible gate level simulation bring up, gate level verification with timing simulations     Responsible for power aware RTL and gate level simulation               Minimum Qualifications:         ?     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                 ?       Skillset/Experience:         2-5 years experience in processor/ASIC design verification     Solid background and understanding of Digital Design, Processor Architecture and Processor Verification         Expertise in System Verilog Testbench Architecture and implementation         Experience in VERA/System Verilog, simulators from Synopsys/Mentor/Cadence         Scripting/Automation Skills Perl, Python, Shell, Make file TCI         Solid analytic and debugging skills, strong knowledge of digital design and good understanding of Object Oriented Programming (OOP) concepts         Experience in Hardware verification languages (HVL) such as SystemVerilog testbench (OVM/UVM) and SystemC and Hardware description languages (HDL) such as Verilog, SystemVerilog and VHDL is preferred     Experience in AMBA, AHB, AXI, JTAG and debug protocols         Gate-Level Simulation and Debug 0-delay, timing annotated and power aware         Experience is verification of Processor subsystems (ARM/DSP) is preferred     Experience in creating validation suite and building automation      Should have excellent inter-personal and communication skills     Exposure to silicon bring up, silicon testing , bench and application testing is a definite plus    ",201000000000.0,20-05-2024,18-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, VHDL, Simulation, Digital design, Verilog, Intellectual property, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification - Staff Engineer,"     As verification engineer candidate will be responsible to manage      UFS/Ethernet/PCIe/high     speed IP verification at one or more SoC (System On Chip) during project work.                                 ?           Responsibilities :                 Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.             Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .             Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.              Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.             Adhere to quality standards and good test and verification practices.                                          Requirements                 B.E/B. Tech/M.E/M. Tech in electronics with 5+ year experience in verification domain.              Prior work experience on IP level or Soc level.             Prior work on UFS (Universal Flash Storage),Ethernet and PCIe Protocol is desirable.             Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.             Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).             Hands on experience in UVM. C/C++ ,System Verilog verification language.             Good understanding of AXI-AMBA protocol variants.             Can work with scripting language (shell, Makefile, Perl )             Strong understanding of design concepts and ASIC flow.             Good problem solving , analytical and debugging skill is must.                   Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. ",161000000000.0,16-05-2024,14-08-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, ASIC, Analytical, SOC, Ethernet, Perl, System verilog, PCIE, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
BT Design Verification Staff Engineer,"         QCTs Bangalore Wireless R&D Bluetooth HW team is looking for experienced Wireless HW Design Verification engineers to work on Qualcomm s best in class chipsets for mobile phones, wearables and IOT       Candidate will be working with ASIC designs on the latest technology nodes and on cutting edge next-generation Wireless PAN technologies (Bluetooth, UWB, Thread, Zigbee etc)     This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, emulation, GLS and Formal techniques     The role also requires deep understanding of the Bluetooth Hardware Architecture     Candidate will require close interactions with Global Design, Systems, SoC, Validation and FW teams for design convergence and required to work with minimal supervision     Candidate must be able to take ownership of IP/Block/Sub-System verification     Incumbent will be analyzing HW design spec and develop a verification test plan/strategy for it, breaking down the work for new features, perform feasibility studies, estimate effort, and mitigate risk     The role also required the candidate to mentor new joiners and less experienced colleagues     The candidate will work with design team on RTL debug during Pre-silicon HW development phase                      Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.            Skills/Experience:                         8-12 years of strong experience in design verification                     Strong knowledge of HDLs like Verilog, System Verilog                     Proven experience of writing efficient constraint random tests                     Proven experience of building or maintaining a medium to complex SV/UVM environments                     Strong debugging and analytical skills and independent problem-solving ability                     Proficient in debugging RTL/TB issues using Verdi or similar tools                     Demonstrate good judgment in selecting methods and techniques for obtaining solutions                     Strong communication skills, both written and verbal, with ability to evaluate and create testplans detailing complex features and relationships                     bachelors or masters Degree in Engineering in Electronics, VLSI, Communications or related field             Minimum Qualifications:                         bachelors Degree in Engineering in Electronics, VLSI, Communications or related field                     8 years of      VLSI industry experience in verification             Preferred Qualifications:                         Exposure to Bluetooth/BLE/UWB Technologies                     Knowledge on scripting languages such as Perl and(or) Python             Skills:                         Functional Verification, Functional/Code Coverage, SystemVerilog Assertions, Universal Verification Methodology (UVM), Verification IP (VIP) Integration, SoC Integration, Formal Verification     ",90424500012.0,09-04-2024,08-07-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Design verification, ASIC, Bluetooth, Hardware engineering, VLSI, Simulation, SOC, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
IP Design Verification Engineer,"   As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                   ?         Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.       6     + years of experience in Design Verification of IPs. Hands-on experience and very good understanding of SV with UVM.             Ownership of DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage).             Develop test plan and test cases to cover design feature set, follow up with stake holders at different levels of test bench.             Work closely with Design, Subsystem/SOC teams on failure debugs, code/functional coverage closure.             Debug of regression signatures and identifying bug fixes.             Responsible for Quality sign off and required documentation.             Debug and root cause SS/SOC/post silicon issues in collaboration with Design teams.             Understanding of standard bus protocol like AHB, AXI protocols would be a plus.             Having the right attitude to learn and quickly adapt to changing industry trends.       ",80524501607.0,08-05-2024,06-08-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"RF, FPGA, Analog, SOC, Packaging, Test planning, Silicon, Test cases, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Design Engineer,"           As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical              systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                   Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                  Preferred Qualifications:                  Masters degree in Computer Science, Engineering, Information Systems, or related field.        3+ years of Hardware Engineering or related work experience.      2+ years of experience with circuit design (e.g., digital, analog, RF).      2+ years of experience utilizing schematic capture and circuit simulation software.        2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc.                  Principal Duties and Responsibilities:          Applies Hardware knowledge and experience to plan, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.      Integrates features and functionality into hardware designs in line with proposals or roadmaps.      Conducts simulations and analyses of designs as well as implements designs with the best power, performance, and area.      Collaborates with teams (e.g., design, verification, validation, software and systems engineering, architecture development teams, etc.) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.      Evaluates, characterizes, and develops the manufacturing solutions for leading edge products in processes and bring-up product to meet customer expectations and schedules.      Evaluates reliability of materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.      Assists in the assessment of complex design features to identify potential flaws, compatibility issues, and/or compliance issues.      Writes detailed technical documentation for Hardware projects.                Level of Responsibility:              Works independently with minimal supervision.              Decision-making    may affect work beyond immediate work group.            Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.      Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.      ",240000000000.0,24-01-2024,23-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Technical documentation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU Design Verification - Staff Engineer,"   Qualcomm is hiring strong DV engineers to verify high performance and low power CPUs in Bangalore Noida. Please forward your profiles if you meet the requirement.         Roles and Responsibilities         o Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.     o Work closely with design/verification teams within CPU to develop comprehensive test plan.     o Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.     o Verify power intent through use of methodologies like UPF.     o Work closely with system architects, software teams and Soc team to validate system use cases.     o Work closely with emulation team to enable verification on emulators and FPGA platforms.     o Debug and triage failures in simulation, emulation and/or Silicon.                 Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.             Additional Job Description               Minimum Requirements:         o BE/BTech degree in CS/EE with 5+ years experience.     o Experience in power management verification.     o Implementation of assembly and C language embedded firmware.     o Experience in C/C++, scripting languages, Verilog/system Verilog.     o Strong understanding of power management features in CPUs and CPU based Socs.     o Experience in verification of power management features such as clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling etc.         Preferred Requirements:         o Good Understanding of CPU architectures and CPU micro-architectures.     o In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture     o Experience with advanced verification techniques such as formal and assertions is a plus     o Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus.           ",190000000000.0,19-01-2024,18-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, DFT, Simulation, FPGA, SOC, Test planning, System verilog, Firmware",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
High-Speed Interface PHY IP Digital Design Engineer," Front-End implementation of SERDES high speed Interface PHY designs      RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.      Work with functional verification team on test-plan development and debug.      Develop timing constraints, deliver synthesized netlist to physical design team, and provide constraints support for PD STA.      UPF writing, power aware equivalence checks and low power checks.      DFT insertion and ATPG analysis for optimal SAF, TDF coverage.      Provide support to SoC integration and chip level pre/post-silicon debug.      Skills & Experience      MTech/BTech in EE/CS with hardware engineering experience of 3-8 years.      Experience in micro-architecture development, RTL design, front-end flows (Lint, CDC, low-power checks, etc.), synthesis/DFT/FV/STA.      Experience with high-speed interface design and good understanding of Industry standard protocols like USB/PCIe/MIPI, etc. is desirable.      Experience with post-silicon bring-up and debug is a plus.      Able to work with teams across the globe and possess good communication skills.              Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.               Minimum Qualifications:           Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.       OR       Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.       OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.   ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, DFT, Digital design, USB, SOC, atpg, Test planning, PCIE, Silicon, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Turing Design Verification - Staff Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                  As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements    ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Hardware engineering, RF, FPGA, Staffing, Analog, Packaging, digital transformation, Electronics engineering, Testing",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Display Design Verification Staff Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                  As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements       Excellent Design verification domain expertise of min 8 years upto 12 years.                Develop test strategy, TB architecture and test plan for new IP s/new features               Develop strategies for re-useable, scalable and enhance Sub system level verification environment               Excellent C/System Verilog/Verilog skills to handle C based TB environment               Strong skills in debug, post silicon debug-failure re-creation and root cause analysis               Scripting proficiency - PERL, Python, for developing applicable automation        AMBA, AXI bus protocols               Power intent verification, GLS etc.                Capable of communicating effectively with all stakeholders across the globe               Capable of seeding a new team for new IPs, able to hire and expand the team in expertise and efficiency               Capable of mentoring the team members for their career growth, maintaining diversity in the team, collaborating with other leads and managing multiple parallel projects                Take initiatives to enable various ideas for improving efficiencies.                Good to have:        Image Processing, DSI/DP/HDMI Protocols               Good knowledge of new methodologies, flows and tools to be incorporated.        Formal verification     ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Automation, RF, Image processing, FPGA, Analog, Packaging, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Turing Design Verification - Staff Engineer,"               Our team here works on the Verification of advanced IPs, HW Accelerators and Subsystem for AI/ML/DL Applications     Being part of this team will give you exposure to the design and verification of latest Qualcomm AI/ML/DL IPs/Core     Being a part of the DV Team, you will work on Functional , Formal Power aware and Gate level simulation      Get to work on the latest and cutting-edge tech nodes                             Required to work on IP / Subsystem level verification and own various DV tasks from Test plan creation, coverage model development, test case writing and coverage closure.         Should be proficient in System-Verilog and scripting language like Shell, Perl . Must have RTL/gate level simulation debug experience.          Should have a working knowledge of bus protocols like AHB/AXI .          Candidates should have 5-8 years experience.         Good in SV, UVM, Assertions, GLS         Solid knowledge of C and Scipting language like python         Working knowledge of bus protocol like AHB/AXI                         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. ",140000000000.0,14-02-2024,14-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, Hardware engineering, Simulation, Staffing, Test planning, Perl, System verilog, UVM, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification - Staff Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical            systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                 Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                    Job Description:                          5-8 years of experience on ARM based SOC verification        Good understanding of SOC Architecture and Experience on the C based test coding at the soc level and debugging skills      Hands on experience on low power verification at the soc level Hands on experience on the SOC debug Architecture and verification Experience in AXI, AHB protocols      Experience on peripheral protocol DDR4, DDR5, UFS, MIPI, USB3, SDCC/eMMC, PCIe      Planning and developing SoC test plans and making sure they get executed with quality and within the committed schedule      Working independently with all stakeholders and drive verification activities Post-Si bring-up and HW-SW debug experience would be a plus              ",90124501183.0,09-01-2024,08-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Computer science, RF, FPGA, Coding, Staffing, Analog, Packaging, PCIE, Electronics engineering, Testing",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DDR Design Verification Staff Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                Job Overview       We are looking to hire a strong technical lead to head the Power DV efforts in Infra IP team       In-depth knowledge of Power DV Methodology     Lead a team of engineers and own the entire Power verification for all DDRSS, SMMU and other miscellaneous IP s.     Ensure Power DV is best in class     Working with all stakeholders to ensure program success         Minimum Qualifications       Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field.     7-10 years Hardware Engineering experience or related work experience.       Preferred Qualifications         Strong Debug, UVM, System Verilog, UPF     Understanding Specs and Standards and developing relevant test plans     Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved     Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening     Post-si bring-up and HW-SW debug experience would be a plus. Knowledge & exposure to silicon debug tool chains would be an added advantage Preferred Qualifications 7-10 Year of industry experiences in the following areas: -     Thorough understanding of Digital design concepts     Thorough understanding power dv methodologies and tools     Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5)     Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite     Understanding of multi-core ARMv8 CPU architecture, coherency protocols and virtualization         Educational Requirements         Bachelors degree in Engineering, Electronics, Information Systems, Computer Science, or related field    ",60324500736.0,06-03-2024,04-06-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"RF, FPGA, Digital design, Analog, Packaging, System verilog, Silicon, UVM, Virtualization",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Design Verification Engineer,"           As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,                Digital/Analog/RF/optical                systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                   Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.              Job Description                As verification engineer candidate will be responsible to manage    UFS/Ethernet/PCIe/high    speed IP verification at SOC level.          Responsibilities :          Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.          Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .            Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.            Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.            Adhere to quality standards and good test and verification practices.                  B.E/B. Tech/M.E/M. Tech in electronic with 2+ year experience in verification domain.          Prior work experience on IP level or Soc level.      Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment.      Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).      Hands on experience in UVM. C/C++ ,System Verilog verification language.      Good understanding of AXI-AMBA protocol variants.      Can work with scripting language (shell, Makefile, Perl )      Strong understanding of design concepts and ASIC flow.      Good problem solving , analytical and debugging skill is must.        Good interpersonal skills dream to work as a great teammate                ",50124500811.0,05-01-2024,04-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, ASIC, RF, FPGA, Analytical, Analog, SOC, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Digital Design Engineer- Peripherals,"       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,        Digital/Analog/RF/optical         systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.                          Bachelors degree in Engineering, Information Systems, Computer Science, or related field.                     12+ years Hardware Engineering experience or related work experience.                     10 +years of work experience in ASIC/SoC Design                     Experienced in RTL design using Verilog / System Verilog.                     Knowledge and experience of defining HW/FW interfaces.                     Experienced in Linting, CDC , LEC and preferably Low Power check tools.                     Experienced in database management flows with      Clearcase/Clearquest.                         Knowledge of RTL and Gate-Level power analysis.                     Knowledge and experience of defining HW/FW interfaces.                     Knowledge of low power design techniques                     Ability to program effectively in Verilog, C/C++, Python, Perl                     Excellent oral and written communications skills                     Proactive, creative, curious, motivated to learn and contribute with good collaboration skills           ",20224500318.0,02-02-2024,02-05-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"C++, ASIC, Hardware engineering, RF, Staffing, SOC, Packaging, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer - Design Verification," Marvells CXL Product Development team works on groundbreaking innovations for the composable datacenter. We are looking for individuals with a deep understanding and passion for ASIC verification to craft creative solutions for DV architecture, verification and post-silicon validation on some of the industrys most complex semiconductor chips. If you're creative and autonomous, we want to hear from you. At Marvell, you will have the opportunity to shape some of the most incredible products to address the needs of the next generation datacenters.             ?       What You Can Expect           Solid knowledge and expertise in defining and developing verification testbench architecture and components.         Ability to understand design architecture and design implementation specifications to create verification test plans.         Good knowledge of SoC architecture and experience with interconnects, PCIe, DDR and peripheral interfaces         Expertise in UVM methodology         Programming skills in System Verilog, C, C++         Scripting skills in Perl, Python or Tcl         Strong debugging skills         Strong mentoring skills         Experience with formal verification tools         Experience in FPGA prototyping and Emulation         Strong cross-functional experience and communication skills               What Were Looking For         bachelors degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.     masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.   ",281000000000.0,28-05-2024,26-08-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Semiconductor, FPGA, SOC, Perl, System verilog, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr. Silicon Design Engineer,"             WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                        SE    NIOR     SILICON DESIGN ENGINEER                              THE ROLE:        As a member of the System IP Group,  you will help bring to life cutting-edge designs. As a member of the front-end design integration/verification team,  you will work closely with the architecture,  IP design,  SOC,  and product engineers to achieve first pass silicon success.                  THE PERSON:      A successful candidate will work with IP design and SOC DV engineers.  The candidate will be highly accurate and detail-oriented,  possessing good communication and problem-solving skills.           KEY RESPONSIBILITIES:      Integration and verification of complex System IP features.      Compose test plan and validation vectors to ensure functional completeness     Build test bench and monitors for DUT     Build C/C++/UVM model for simulation       Work closely with RTL designers and SOC team to scope out integration and verification requirements.                 PREFERRED EXPERIENCE:      Prefer 4 or more years of experience in the ASIC design and verification industry.  Should be familiar with industry standard integration flows.      Familiar with Linux Environment (including shell scripting and Linux GNU tools)     Experience with design for verification (assertion-based design strategies,  code coverage,  functional coverage,  test plan,  gate-level simulation,  back-annotation etc. )     Should be versatile in any one of the high-level verification flows such as SV,  UVM,  C++,  etc. ,  as well as knowledge of industry standard tools for verification     Experience with VCS simulation tool,  Perl/Shell scripting,  and Verilog RTL design           ACADEMIC CREDENTIALS:          Bachelors or Masters degree in computer engineering/Electrical Engineering            ",241000000000.0,24-05-2024,22-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Linux, SOC, Shell scripting, Verilog, Test planning, Perl, Gaming, UVM, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr. Silicon Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                        SE    NIOR     SILICON DESIGN ENGINEER                                THE ROLE    :                      We are looking for     an adaptive,  self-motivative design verification engineer to join our growing team.  As a key contributor    ,      you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality,  industry-leading technologies to market.  The     V    erification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.                               THE PERSON:                      You have a passion for modern,  complex processor architecture,  digital design,  and verification in general.  You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/    time    zone    s    .  You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                               KEY RESPONSIBILITIES:                        Develop/Maintain tests for functional verification and performance verification at the core level                        Build testbench components to support the next generation IP                    Maintain or improve current test libraries to support IP level testing                    Create hardware emulation build to verify the IP functional    performance                    Maintain and improve current hardware emulation environment to speed up the runtime performance and improve the debug facility                    Provide technical support to other teams                                PREFERRED EXPERIENCE:                    Expertise in SystemVerilog and modern verification methodologies like UVM.         Expertise in SystemVerilog Assertions (SVAs)        The candidate must have prior experience in testplan creation,  developing a testbench from scratch,  RTL simulation,  coverage driven verification and Gate-level simulation (GLS).         Exposure to digital-analog co-simulations (cosims) is  desirable.         The candidate should have prior experience in the verification of complex IPs such as PLL,  DDR PHY,  SERDES PHYs.         Exposure to scripting,  Perl/C-shell/Python is desirable.                         ACADEMIC CREDENTIALS:                    Bachelors + 5 years or Masters  + 3 years  in Electrical Engineering /Electronics        The candidate     will need to be working from Bangalore.         ",50424500099.0,05-04-2024,04-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Simulation, Digital design, Analog, Reruitment, Analytial, Perl, UVM, Silion, Tehnial, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
GPU Verification Staff Engineer,"     Selected candidates will be part of the    GPU HW    team which is passionate about developing and delivering the best GPU Cores for all Qualcomm Snapdragon SOC products       Qualcomm GPU is an industry-leading solution which is    driving the benchmarks in mobile computing industry    and the future of mobile AR/VR                 The    pre-Si verification    team in Bangalore is currently heavily involved in the following            UVM/SV based constrained random test bench for functional verification         Subsystem level TB for complete GPU workload analysis and compliance         Emulation platforms to analyze performance and pipeline bottlenecks         Formal tools - both for reduced time to bug property based FV sign-off         Power Aware Gate level simulations to deliver a high-quality GPU implementation         Perl/Python scripts for automation in managing regressions, optimize run time, manage database and bug triage.                 Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.      Additional Job Description       In the role of    GPU Functional Verification Engineer   , your project responsibilities will include the following,       Develop deep understanding of 3-D Graphics hardware pipeline, feature sets, data paths, block functionalities interfaces         Strategize, brainstorm, and propose a DV environment, develop test bench, own test plan, debug all RTL artefacts, and achieve all signoff matrices         Engage with EDA vendors, explore new and innovative DV methodologies to push the limits of sign off quality       Collaborate with worldwide architecture, design, and systems teams to achieve all project goal       Currently, we are looking for candidates who can match    one or more of the     profiles    listed below,       Strong knowledge of UVM based System Verilog TB Knowledge of GPU pipeline design is a plus, not mandatory Proficiency with formal tools - working knowledge of Property based FV is a plus, not mandatory Strong communication skills (both written and verbal) Most importantly, ability to learn, improve and deliver         Experience           Minimum 8 years of Design verification experience     Senior positions will be offered to candidates with suitable years of experience and proven expertise matching the profiles listed above             Education Requirements             BE/ME/M.Sc. in Electrical, Electronics, VLSI, Microelectronics, or equivalent courses from reputed universities      ",70624501748.0,07-06-2024,05-09-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Graphics, Automation, VLSI, SOC, Test planning, Perl, System verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SMTS Analog Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                        THE ROLE:          This job opening is for an individual or lead Serdes/Analog circuit designer in a team responsible for high-speed/High Precision custom circuit blocks in AMD s microprocessor designs.  This team owns a wide variety of key IP in Digital and Analog/Mixed-Signal domains catering to products across multiple business units.  With a good mix of experienced designers and recent college graduates from top Engineering institutions across the country,  this team offers a very competitive atmosphere with excellent scope to learn and improve.  Meticulous execution routine resulting in a solid track record,  a strong focus on innovation and a balanced work-life distribution makes this one of the top-class teams in this space across the industry.                   THE PERSON:           You have a passion for modern,  complex processor architecture,  high-speed analog & digital circuit in general.  You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones.  You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                    KEY RESPONSIBILITIES:           Complete ownership of complex individual circuit blocks or a macro like TX,  RX,  etc.  in a SerDes PHY design in cutting edge FinFet technology nodes.        Responsible for circuit design,  layout quality,  electrical and timing analysis,  and reliability checks.       Interface with cross-functional teams like SI/PI,  RTL,  Verification and Physical Design.                   PREFERRED EXPERIENCE:           Solid understanding of CMOS circuit design and general analog design concepts (Opamps,  RC filters,  bias circuits etc).       Strong hands-on experience in SerDes and/or DDR circuit designs in latest technology nodes,  including Finfet.        Good technical knowledge of power-performance trade-offs in high-speed SerDes designs.       Direct experience in all phases of design analysis including functional,  static timing and electrical sign-off.  ESD knowledge,  especially w. r. t high speed design is an added advantage.       Strong understanding of the impact of variation on design performance        Should have hands-on design experience on all or some of the below blocks        Seriliazer/ Deserializer      Transmitter Driver & Equalization (FFE)      Clocking circuits      Receiver Equalization (CTLE,  VGA,  DFE etc)      Bandwidth extension techniques (Tcoil etc).         Prior experience in leading a team of engineers is preferred.  Ability to present in-depth technical details to upper management is a must.                   ACADEMIC CREDENTIALS:           Bachelors or Masters degree in computer engineering/Electrical Engineering               ",250000000000.0,25-04-2024,24-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Manager Tehnology, Physial design, Mixed signal, Reruitment, rtl verifiation, Analytial, Artifiial Intelligene, Gag, Analog design, Ciruit designing",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Formal Verification - SMTS Silicon Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      SMTS SILICON DESIGN ENGINEER              The AMD Cores design & verification group develops high-end,  next generation CPU s that power different AMD SoC s which are eventually set to change the course of how computing is visualized.  The engineering teams are distributed across US and India.  The CPU verification team in India is one of AMD India s first teams & involved in contributing to the tape out of numerous AMD systems.  As part of the CPU Formal Verification team,  we will be responsible for delivering high quality signoff on intensive control logic along with complex Datapath verification across CPU through Formal methodology.  As always,  the team is dedicated to come up with innovative solution to overcome new challenges related to specific project requirements and time-to-market.         KEY RESPONSIBILITIES      Work with different stake holders in getting a thorough understanding of high-level feature/s & get clarification (if any).  Evaluate cross-feature/cross-unit dependencies to evaluate targets for Formal.       Populate high level testplan that details out how we plan (checks,  abstraction,  debug,  coverage) and get it reviewed & incorporate feedback.       Create Assertions/Assumptions with necessary level of abstraction to verify complete feature (control logic & datapath both),  run formal coverage analysis,  x-prop plugins,  LEC etc.       Debug failures to root cause issues/fix constraints and ensure feature health is stable,  deal with tool issues with concerned AE from Synopsis/Cadence.       Handle high sequential depth modules with greater complexity,  tool convergence issues.       On a need basis,  work on Post-Si bug recreation.         SKILLS AND EXPERIENCE REQUIREMENTS      B. E/B. Tech/M. E/M. Tech in Computer Science/Electrical/Electronic Engineering.       10+ years of experience in CPU verification/Formal verification on CPU or other complex IP s.       Proficiency in Overall Formal Verification methodology with tools like (VSI-FV/JASPER/IFV/IEV).       Proficiency in creating testplans,  building formal testbenches from scratch.       Good understanding about computer architecture/microarchitecture.       Good understanding of Verilog,  System Verilog,  SVA.  Some knowledge of shell/perl/python scripting is a plus.       Should be a good team player,  quick thinker,  pro-active,  adaptable & outspoken/approachable.       Must communicate well both written and orally.       Must be well-organized and should be able to multitask well with due diligence on closing his/her tasks.             WHAT YOU WILL LEARN    You will gain valuable experience in different aspects of CPU design & Formal verification.  You will also be familiarized with the nuances & challenges associated in formally verifying high-performance,  pipelined CPU architecture.  This helps you gain valuable insight & enhance your understanding of CPU micro-architecture.  This team is essential to the success of AMD as a growing company.  It is a very exciting environment,  and you will be working with the very best in our technology.  You will be working on some of the most exciting projects the industry has to offer              ACADEMIC CREDENTIALS:                Bachelors or     Masters     degree in computer engineering/Electrical Engineering                        #RR1              ",230000000000.0,23-04-2024,22-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"formal verifiation, SOC, Reruitment, Artifiial Intelligene, Perl, System verilog, Eletrial engineering, Gag, Python, Computer siene",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Digital IC Design Principal Engineer," The Switch Business Unit in Marvell designs and develops the next generation datacenter and enterprise System-On-Chip switch processors on leading edge process technology. We develop the architecture, collaborate on IP development, create the physical design, develop switching solutions and work with the world s leading data center and enterprise companies to bring next generation networking to reality.           ?       What You Can Expect         Develop and maintain verification environment in UVM (Universal Verification Methodology)     Define and review verification test plan with architecture team and design team     Verify the design with directed and constraint random functional parameters     Maintain regression and debug test failures with designers     Report and analyze verification coverage of design features and parameters     Drive the verification to reach coverage target     Take responsibility in the verification of blocks, sub-systems and top-level environment.             What we're Looking For         bachelors degree in Computer Science, Electrical Engineering or related fields and 8-15 years of related professional experience.     masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.     Hands-on experience on using Verilog, System Verilog and UVM (Universal Verification Methodology)     Good scripting skills in languages such as Perl, Tcl, or Python.     Experience in networking domain is a plus     Good verbal and written communication skills in English     ",230000000000.0,23-04-2024,22-07-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Semiconductor, Networking, Test planning, Perl, System verilog, UVM, Automotive, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SMTS Analog Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      Role                The Central Engineering Signal and Power Integrity (CE SIPI) engineering team ensures that the electrical performance requirements of the silicon and the cost requirements of the product are met through the integration of silicon,  package,  and platform electrical design.  CE SIPI also provides design support to engineering design teams for both current and forward-looking product development and feasibility studies.                 You Will            Focus on the electrical design,  modeling,  simulation and characterization of high-speed signal propagation and power delivery networks in AMD products.  You will work in close collaboration with AMD coworkers and customers to ensure optimal engineering design decisions and efficient problem solving,  including:          Build system level channel simulations to ensure packages and PCBs are designed well and meet required SI/PI specifications.         Review layouts to determine any areas that require additional refinement.         Extract models for package,  PCB and Sockets from vendors,  collecting standardized models if available,  and running through simulation.         Run channel simulations to generate performance numbers,  evaluating those numbers against the spec.         Opportunities to work on the next generation SI/PI technology development for the fast-growing AI market.               Skills and Experience              Knowledge of SI/PI fundamentals and hands-on experience in modeling complex structures such as packages,  PCB boards.         Experience with PCB,  Package and IC level power delivery networks        Experience in silicon packaging and PCB design for signal and power integrity        Experience with high-speed digital signaling interfaces such as PCIe,  G/LP/DDRx,  HDMI,  USB and etc.          Expertise in electrical modeling EDA and AMS tools such as HFSS,  SIwave,  HSPICE.         Knowledge of electromagnetic theory and circuit analysis        Basic knowledge in Python,  Matlab or other engineering computing languages        Ability to effectively communicate ideas and results.         Ability to collaborate and work harmoniously with others.         Ability to work independently.               Academic Credentials                Bachelor s in Electrical Engineering,  Computer Science and Engineering or equivalent.           ",190000000000.0,19-04-2024,18-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Simulation, USB, Reruitment, PCIE, Engineering Design, Eletrial design, PCB designing, MATLAB, Python, Computer siene",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design, Staff Engineer","     We are looking for ASIC Digital Design Verification Engineers with different experience levels to join the Synopsys IP Solutions Group         You will be working on verification of HDMI and DisplayPort Controllers and part of the Solutions Group at our Bangalore Design Center, India.          The position offers learning and growth opportunities. This is a technical individual contributor role and offers challenges to work in a multi-site environment.         As a worldwide organization short term travel may be required.             Responsibilities:         Define verification plans and build verification environments for IP level designs using System Verilog with UVM.     Apply advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verification to achieve functional safety metrics (including ISO26262 compliance) for automotive applications.     Write test cases, checkers, and coverage that implement the verification test plan.     Provide technical leadership to junior engineers and interns.       Key Qualifications and Experience:         bachelors or masters degree in electronics or electrical engineering or equivalent from reputed universities with 4-8 years of relevant experience in ASIC/SoC/IP Verification.     Knowledge of DisplayPort, HDMI, or similar video & audio protocols is desirable but not mandatory.     Knowledge of one or more of protocols: Ethernet/AMBA (APB/AHB, AXI, CHI)/ SD/eMMC/USB/DDR/PCIe/MIPI/DSC.     Hands on experience with creating detailed design of components of Test Environment from Functional Specifications/Test Environment Specifications. The TE must have used methodologies such as UVM, OVM.     Test Planning, Coverage Planning, Assertion Planning     Hands on experience with System Verilog coding and Simulation tools; Deep Knowledge of OOPs Concepts.     Experience with Perforce or similar revision control environment.     Knowledge of Python/Perl/Shell scripts.     Exposure to quality processes in the context of IP design and verification is an added advantage.     In addition, the candidate should have good communication skills, will be a team player and will have good problem-solving skills   ",40324500927.0,04-03-2024,02-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, Simulation, Digital design, Coding, USB, Analog, Perl, System verilog, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      MTS SILICON DESIGN ENGINEER                            THE ROLE:                The focus of this role is to plan,  build,  and execute the verification of new and existing features for AMD s graphics processor IP,  resulting in no bugs in the final design.                      THE PERSON:                You have a passion for modern,  complex processor architecture,  digital design,  and verification in general.  You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones.  You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                      KEY RESPONSIBILITIES:                  Collaborate with architects,  hardware engineers,  and firmware engineers to understand the new features to be verified         Build test plan documentation,  accounting for interactions with other features,  the hardware,  the firmware,  and the software driver use cases         Estimate the time required to write the new feature tests and any required changes to the test environment         Build the directed and random verification tests         Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues         Review functional and code coverage metrics   modify or add tests or constrain random tests to meet the coverage requirements         Develop,  maintain and enhance test environment/regression,  and testbench.         Work on functional & code coverage,  and performance/power testing.         Support SoC integration and bridge the gap between IP and SoC                       PREFERRED EXPERIENCE:                  Proficient in IP level ASIC verification with 5 to 12 yrs         Proficient in debugging firmware and RTL code using simulation tools         Proficient in using UVM testbenches and working in Linux and Windows environments         Experienced with Verilog,  System Verilog,  C,  and C++         Any experience with memory controllers,  dfi,  dram memory models(ddr4/5,  lpddr4/5,  hbm,  NVDIMM) and/or ddr phys is a plus        Developing UVM based verification frameworks and testbenches,  processes and flows         Automating workflows in a distributed compute environment.          Exposure to simulation profile,  efficiency improvement,  acceleration,  HLS tools/process         Strong background in the C++ language,  preferably on Linux with exposure to Windows platform         Good understanding and hands-on experience in the UVM concepts and SystemVerilog language         Good working knowledge of SystemC and TLM with some related experience.          Scripting language experience: Perl,  Ruby,  Makefile,  shell preferred.          Exposure to leadership or mentorship is an asset                       ACADEMIC CREDENTIALS:                  Bachelors or Masters degree in Electronics engineering/Electrical Engineering         ",30524500100.0,03-05-2024,01-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Linux, Graphis, SOC, Reruitment, Test planning, Perl, System verilog, Windows, Firmware, Ruby",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"ASIC Digital Design, Staff Engineer","       Synopsys is seeking a creative and talented engineer to fill a FPGA Design & Verification role in Bengaluru, India     The environment presents stimulating, challenging, and rewarding work within an excellent work environment with positive career development opportunities         FPGA Design and Verification IP Prototyping team is responsible to build FPGA-based hardware prototypes of Synopsys Controllers and PHY Interface IPs and test them to verify their compliance with leading edge industry standards     We play a vital role on supporting Synopsys IP business by validating key features, and mitigating ASIC potential faults early on, in a prototype                 Responsibilities                               Design, implement, and verify FPGA-based systems for a variety of applications             Validate FPGA-based IP prototype device under test against real-world devices, Test Equipment and other hardware systems             Create and maintain comprehensive technical documentation             Elaborate and execute test plans and test routines              Detect, troubleshoot, debug, and investigate potential ASIC issues up front             Establish and maintain relationships with cross-functional teams, internal and external customers                   Key Qualifications                               Bachelors or Masters degree in Electrical Engineering             5+ years of experience in FPGA design and development             Design and simulate integrated circuitry using Verilog, System Verilog and VHDL             Experience with FPGA development tools such as XILINX Vivado, and Altera Quartus. Synopsys Synplify or Protocompiler is a plus             Experience in digital design methods such as floorplanning, timing constraints definition, and static timing analysis             Familiarity with high-speed interfaces such as DDR, PCIe, or Ethernet             Familiarity with embedded processors and software development is a plus             Proven problem-solving skills and ability to work in a positive team environment             Excellent verbal and written communication skills in English             Excellent organizational skills                   Preferred Experience                               Expertise with industry-standard scripting languages such Tcl, Python, Perl and Bash             Expertise with industry-standard interfaces and protocols such as AMBA AXI or APB, I2C, and SPI.             Experience with Mobile Storage interfaces such as UFS, or eMMC             Familiarity with simulation tools such as VCS, ModelSim and iSim             Familiarity with laboratory equipment such as Oscilloscopes, Data-Analyzers and AWG             Knowledge of computer architecture and operating systems                   Travelling                             As a worldwide organization there is sometimes short term travel required       ",160000000000.0,16-02-2024,16-05-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"VHDL, ASIC, Prototype, Simulation, FPGA, Digital design, Analog, Perl, System verilog, Technical documentation",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer - RTL Design,"     Define the memory sub system architecture, micro-architecture and register specification for highly complex SoCs. Drive and participate in specification writeup       Conduct detailed performance, architectural and design requirement reviews with cross-functional teams, IP Vendors and customers         Implement a specification using RTL coding techniques and best practices          Work with third party vendors to define customization requirements of third party IPs (controller, PHY, etc.)         Work with the physical design teams, reviewing and providing guidance in floorplanning, power analysis, synthesis and timing signoff.         Work with the verification team on pre-silicon verification tasks such as reviewing the verification test plans, coverage analysis, full-chip simulation and emulation, performance and power analysis and debug         Help develop and/or evaluate design and verification methodologies and participate in improving existing ones       Collaborate with and provide guidance to the post silicon and software teams for prototype bring up and performance tuning     Provide mentorship to the more junior team members             What We're Looking For         Bachelors degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.     Masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 8-10 years of experience.     Experience in creating architectural, micro-architectural, and register specifications.     Verilog/System Verilog RTL coding with System Verilog assertions       Well-versed in all stages of the ASIC design flow    (including specification, architecture and design implementation, prototype bring-up)     Expertise in high speed memory protocols (DDR4/5, LPDDR4/5X, HBM3)     Has worked on complex chips such as    network processors, CPUs ,GPUs ,NOCs ,Switches ,    Machine Learning SoCs etc. owning full chip, subsystem and block level architecture and design     Expertise in any of the following domains would be a big plus: networking, embedded systems architecture, computer architecture, machine learning accelerators       Experience with scripting in Perl/Python/Shell       ",80124500533.0,08-01-2024,07-04-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Semiconductor, Prototype, Simulation, Architecture, Perl, System verilog, Floor planning, Automotive, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"         Candidate should have worked on complex design with hands on experience in developing testbench, UVC, test-planning and execute test plan, coverage development and closure. Candidate actively involve in technical discussion and test plan review.                                              THE PERSON:                                   Experience requires demonstrated technical expertise in functional verification of complex designs including: test planning, test bench development, stimulus generation, checking, and functional coverage.        Experience or exposure to Verilog, System Verilog, Object Oriented Programming/C++, Perl, and logic simulation is a requirement     Experience or exposure to UVM/OVM is a must.      Must demonstrate strong Object Oriented programing skills and concepts.      Experience with memory controllers, dfi, dram memory models(ddr4/5, lpddr4/5, hbm, NVDIMM) and/or ddr phys is a plus     Requires strong communication skills and the ability to work independently as well as in a cross-site team environment.                                           KEY RESPONSIBILITIES:                             Work with all stakeholders such as design architect and block designer to understand features to be verified. Follow the process and good practices to develop UVC and testbench for design verification.              Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases                     Estimate the time required to write the new feature tests and any required changes to the test environment                     Build the directed and random verification tests                     Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues                         Review functional and code coverage metrics modify or add tests or constrain random tests to meet the coverage requirements.                                          PREFERRED EXPERIENCE:                                 Proficient in IP level ASIC verification                     Proficient in debugging RTL code using simulation tools                     Experience with memory controllers, dfi, dram memory models(ddr4/5, lpddr4/5, hbm, NVDIMM) and/or ddr phys is added advantage                         ASIC design verification experience with 8 to 10 years                   Hands on experience in developing complex UVC                     Good debugging skill and good knowledge of verification tool and methodology                     Hands on experience with coverage planning, coding, and coverage closure                     Should have worked on developing testplan at module level/IP level /Chip-level project                       Scripting language experience: Perl, Ruby,      Makefile     , shell preferred.                          Desirable      assets     with prior exposure to DDR/LPDDR, DFI specifications     .                                                      ACADEMIC CREDENTIALS:                                 B. E/B. Tech in ECE, Electrical engineering degree or masters degree preferred with emphasis in Electrical/Electronics Engineering. Preferred VLSI major in post-graduation         ",70324502221.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Simulation, VLSI, Coding, Reruitment, Perl, System verilog, Firmware, MTS, UVM",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
CPU/IP Design Verification Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                      SMTS SILICON DESIGN ENGINEER                T    HE ROLE    :                  As a member of the Radeon Technologies Group,  you will help bring to life cutting-edge designs.  As a member of the front-end design/integration team,  you will work closely with the architecture,  IP design,  Physical Design teams,  and product engineers to achieve first pass silicon success.                   THE PERSON:              A successful candidate will work with senior silicon design engineer    s    .  The candidate will be highly accurate and detail-oriented,  possessing good communication and problem-solving skills.                   KEY RESPONSIBILITIES:        Leading Core Power Management Team    Developing test plans    Coding and bring up of asm,  c++ tests    UVM test bench components coding and maintaining    Debugging regression fails    Functional coverage,  code coverage closure            PREFERRED EXPERIENCE:        Should have worked on IP level verification    Hands on experience with UVM,  SV,  C++    Experience in developing complex test bench/model in UVM,  Verilog,  System Verilog    Hands on experience in developing test plans,  coverage closure    Ability to code readable,  maintainable and verifiable code using UVM,  SV,  C++    Strong digital design concepts    Experience in developing asm tests will be an added advantage    Experience in Power Management,  Clock,  Reset will be an added advantage    Experience/Knowledge in processor based systems/sub system/IP Verification will be an added advantage    Experience/Knowledge DPI Interface,  Ruby/Perl script programming skills will be an added advantage                    ACADEMIC CREDENTIALS:                Bachelors or     Masters     degree in computer engineering/Electrical Engineering                  ",20424500058.0,02-04-2024,01-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, Coding, Physial design, Debugging, Reruitment, Perl, System verilog, Eletrial engineering, Gag, Ruby",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Staff Engineer Verification,"   Be in continuous and intensive contact with our development sites worldwide;      advise and support the experts from our business units inverification projects;      drive the internal exchange of know-how and experience at Infineon;      work out optimization opportunities in the area of verificationmethodology and verification coverage through integrating the resultsachieved into Infineons design system and supporting theirimplementation in the development of new products;      collaborate with other disciplines (e.g. Application Engineering) todefine the verification methodology and the verification plan;      design and develop the verification environment for ICs using the""Universal Verification Methodology"" (UVM);      ,,independently identify sub-modules that are particularly suitable forFormal Verification and apply this methodology;      Implement test scenarios using System Verilog and verify functionality using a Constrained Random Approach;    use the Unified Power Format (UPF) to verify the low-power aspects ofour designs;        You are best equipped for this task if you have:           You have a degree in Electrical Engineering, Computer Science or asimilar academic discipline.      You have at least five years of professional experience in MetricDriven Verification (digital & mixed-signal) and Formal Verification.    You have experience with microcontroller-based ICs and ideally withsecurity and safety requirements.      You are experienced in the creation and dissemination of methods inthe area of functional verification.      You have an excellent understanding of and application skills in UVMand UPF.      You have sound knowledge of firmware and RTL design (VHDL ) -experience with Cadence verification software is a plus.    You have some initial experience in technical leadership and project management.                ",250000000000.0,25-01-2024,24-04-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Computer science, RTL design, VHDL, formal verification, Project management, Mixed signal, Test scenarios, Technical leadership, System verilog, UVM",-,9am-6pm,"Full Time, Permanent",Infineon,Organization,Infineon,https://img.naukimg.com/logo_images/groups/v1/587312.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
WLAN Verification Sr Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                  Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.            Qualcomm WLAN HW team in Bangalore is responsible for developing and delivering best in class WLAN/WiFi solutions which are setting benchmark in wireless industry. In this role of WLAN Verification Engineer,    you will be verifying the PHY Sub-System from both TX and RX perspective.             The responsibilities will majorly include   :       Understanding of WLAN PHY TX and RX design paths,     Algorithms that control the various aspects of wireless systems     Develop test plan to verify WiFi Standards including 11BE, sequences and design components.     Own end to end DV tasks from coding Test bench and test cases, write assertions, running simulations and achieving all coverage goals     Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches           Successful candidate    will be required to collaborate with worldwide design, silicon, and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills   .               Minimum Qualifications       Minimum 7 years of design verification experience   * Senior positions to be offered to candidates with proven expertise in the relevant field               Preferred Qualifications *       5+ years industry experience with below skillset :       Strong System Verilog/UVM based verification skills & experience with assertion & coverage-based verification methodology     Experience in formal / static verification methodologies will be a plus     Good understanding of WiFi Standards is a plus     Experience with GLS, and scripting languages such as Perl, Python is a plus             Education Requirements       BE/BTech/ME/MTech/MS Communication Engineering and/or Electronics, VLSI from reputed university preferably with distinction  ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Wireless, Simulation, RF, VLSI, FPGA, Coding, Analog, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Infra Systems Architect - Engineer Staff,"       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Systems Engineer, you will research, design, develop, simulate, and/or validate systems-level software, hardware, architecture, algorithms, and solutions that enables the development of cutting-edge technology     Qualcomm Systems Engineers collaborate across functional teams to meet and exceed system-level requirements and standards                Minimum Qualifications:           Bachelors degree in Engineering, Information Systems, Computer Science, or related field and 4+ years of Systems Engineering or related work experience.        OR       Masters degree in Engineering, Information Systems, Computer Science, or related field and 3+ years of Systems Engineering or related work experience.        OR       PhD in Engineering, Information Systems, Computer Science, or related field and 2+ years of Systems Engineering or related work experience.                Infra Systems Architect for the next generation System-on-chip (SoC) for smartphones, tablets and other product categories.      ?       This position will be responsible for         Technical and hands on role mainly for high level architecture and micro-architecture development.     Design the prototype or experiments for proof of concept for initial power, area or latency benefits     Candidate ready to learn new protocol and sub-systems to support different segments of infra solutions     Work with design team to resolve queries and ensure the completeness of design     Participate in development of the testplan and test scenarios for bug free RTL             Preferred Qualifications         8+ years of experience in IP architecture, micro-architecture and design.     Good understanding of SOC. Possesses expertise in any one of the following technical areas is a plus: DDR, Interconnects, SOC power management, clock/reset, UBWC, Encryption, ECC     Understanding of ARM architecture (Coherency, bus interconnects, Security, arch evolution)     Good communication and work with minimal supervision     Collaborate with Perf, Design and System team stakeholders in developing solutions     Experience with Verilog, logic design principles with timing, area and power implications.     Experience in testplan development, UVM, will be a great asset     Understanding of interconnect protocols like AHB/AXI/ACE/ACE-Lite/CHI.     Good Understanding of concurrency, bandwidth, latency and system level aspects             Education Requirements:    Bachelors degree in Electrical Engineering required, Masters or Doctorate preferred ",260000000000.0,26-03-2024,24-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Telecom / ISP,"Architect, Prototype, Architecture, Power management, Staffing, SOC, Verilog, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer - Digital Design,"     As a Principal Digital Design Engineer for SOC Automotive ASICs, you will play a crucial role in designing and developing cutting-edge semiconductor solutions for automotive applications. This position requires a deep understanding of digital design principles, ASIC development methodologies, and automotive industry requirements. You will work in a dynamic environment collaborating with cross-functional teams to deliver high-quality ASIC designs tailored to meet automotive safety, performance, and reliability standards.                           ?             Requirements/Qualifications:                     bachelors or masters degree in Electrical Engineering, Computer Engineering, or related field.         Extensive experience (8+ years) in digital ASIC design, with a focus on SOC development for automotive applications.         Proficiency in Verilog/SystemVerilog, and experience with industry-standard EDA tools for synthesis, simulation, and timing analysis.         Strong understanding of computer architecture, low speed protocols, and low-power design techniques.         Hands-on experience with FPGA prototyping, emulation, and hardware/software co-verification methodologies.         Familiarity with automotive communication protocols (eg, Ethernet, CAN, LIN), automotive safety standards (eg, ISO 26262), and automotive functional safety concepts.         Excellent problem-solving skills, attention to detail, and ability to work effectively in a fast-paced, collaborative environment.         Strong communication skills and the ability to articulate complex technical concepts to diverse audiences.               Joining our team as a Principal Digital Design Engineer for SOC Automotive ASIC offers a unique opportunity to contribute to the future of automotive electronics, shaping the next generation of vehicles with advanced semiconductor technologies. If you are passionate about digital design, innovation, and automotive technology, we encourage you to apply and be part of our journey towards creating safer, smarter, and more connected vehicles.               ?       Travel Time:    0% - 25%   ",120000000000.0,12-03-2024,10-06-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"ASIC, Semiconductor, Simulation, ISO, FPGA, Digital design, SOC, Verilog, automotive electronics, Ethernet",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Product Validation Engineer,"     The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.          ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Computer science, Process automation, C++, VHDL, Simulation, Verilog, Debugging, SOC verification, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Product Validation Engineer,"     The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.          ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Computer science, Process automation, C++, VHDL, Simulation, Verilog, Debugging, SOC verification, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SMTS - IP Verification Engineer,"         As a member of the Infinity Fabric Architecture and RTL team, you will help build the next generation scalable coherent interconnect to provide connectivity between CPU, GPU and special purpose accelerators       Every product that AMD sells has its own custom-designed Infinity DataFabric, so this role gives an engineer the opportunity to work on a broad array of products that address a variety of markets, including traditional servers, high performance computing, client, desktop and laptop PCs, machine intelligence, graphics, console gaming, embedded, and customer-specific applications     It is a challenging position that involves working at a fast pace of innovation on the cutting edge of technology                  THE PERSON:              You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You are a team player who has excellent communication skills, strong analytical & problem-solving skills and are willing to learn and ready to take on problems. A global mindset and ability to work in a multi site environment are keys to being successful in this role.                  KEY RESPONSIBLITIES:                Early architectural/performance exploration through micro-architectural definition and design          Optimize the design to meet power, performance, area, and timing requirements.          Write easily readable and synthesizable Verilog RTL          Run some unit level testing to deliver quality code to the Design Verification Team          Create assertions to improve coverage and cover points to analyze coverage of the design.          Create well written block level design documentation.          Participate in post silicon functional and performance debug and tuning.          Mentor junior engineers                PREFERRED EXPERIENCE:                Proven experience designing logic blocks in CPU, GPU, NOC, or cache designs.          Strong understanding of digital electronics and high-speed designs(>1GHz)          Strong understanding of multi-processor coherency, memory ordering, i/o ordering, interrupts, MMU and caches          Excellent knowledge of Verilog and System Verilog          Good debugging and analytical skills          Exposure to Design for Test, understanding of scan concepts and writing DFT friendly RTL          Working knowledge of C, C++ and a scripting language like Perl or Python          Working knowledge of x86 or ARM ISA is a plus                ACADEMIC CREDENTIALS:                  BS, MS, or PhD degree in Electrical or Computer engineering. Advance degree preferred.         ",70324502285.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, DFT, Graphis, X86, Reruitment, Mentor, Perl, System verilog, Gag, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"Company Type Semiconductor Position Design Verification Engineer Required Experience 5 plus Years Job Location Bangalore Joining At the earliest Salary Will be discussed during interview Required Skills - - System Verilog*, UVM*, USB, DDR, PCIE, Ethernet, Axi, MIPI. Any one of the protocols will be added advantage. - Experience in verification of complex IPs or SoCs*.  - Expertise in SoC Verification using C and SV/UVM.*  - Expertise in Test Plan creation and Verification technologies like Code Coverage, Functional Coverage and Assertions. Qualification - - Bachelor's or Master's degree in Electrical Engineering, Computer Engineering. - 5 + years of relevant industry experience in IP and SOC verification. - Strong expertise in System Verilog (SV) and Universal Verification Methodology (UVM).",3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design Verification, Test Plan creation, MIPI, C, DDR, Axi, Ethernet, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Uniglobe Consultant,Organization,Uniglobe Consultant,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Verification Engineer,"Role & responsibilities    Graduate in Computer, Electrical or Software Engineering from a leading engineering university  2. Proven, hands-on, experience in logic design verification of 8 years  3. Proven, hands-on, experience with SystemVerilog UVM of 4 years  4. Experience working for projects in an international company of 2 years  5. Proven, hands-on, experience in defining & developing SystemVerilog Coverage  6. Experience in developing SystemVerilog Assertion (aka SVA)  7. Solid scripting skills in one of the following scripting languages: Python, Perl, TCL or BASH  8. Solid user experience in working on Linux based systems  9. Solid user experience in working with one of Version Control Systems: CVS, SVN, GIT, Perforce, ClearCase, Mercury  Preferred candidate profile    The position offers a senior role in Elbit Systems Intelligence Division, developing products for the defence market, mainly in the field of Image Processing. You'll work closely  with Logic Design Engineers, reviewing & helping to define testable specifications. You are expected to provide on-going support of a test-harness. You'll have opportunities to  carry out a full cycle of Logic Design Verification project life. The cycle will start from compiling requirement oriented test-plans and run via time-bound working plan to labintegration and then to hitting coverage milestones. You'll have opportunities to development environments from scratch by using advanced UVM boiler-plate automation to  speed up the initial curve & setup, maintain CI on different levels. You'll be responsible for completing tasks according to a work-plan commitments & raise flags, if reprioritizing  is required. Metrics for your success will be bug-count, in-time smooth lab-integration & coverage completeness.    Compiling requirement oriented test plans, based on a solid understanding of a project logic design. o Developing of UVM environments, integrating of UVCs & developing coverage backed tests. o Testing by coverage driven environments, including stress/performance testing.  The most important efforts of a Senior Logic Design Verification Engineer will be put to: o Finding bugs, debugging & finding root-cause in designs, implementing work-arounds in designs, to overcome schedule road-blocks. o Driving coverage metrics, according to an agreed work-plan, while finding trade-offs between remaining tasks & due dates. o Reporting status, communicating successes and challenges to a team leader on a weekly basis.  The most important duties of a Senior Logic Design Verification Engineer will be: J  Perks and benefits   5 days working, all MNC standard benefits",3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design Verification, UVM, System Verilog, Python, UVC, Linux, Logic design verification, Verilog, Version Control",-,9am-6pm,"Full Time, Permanent",Brain Links  Resources,Organization,Brain Links  Resources,-,Bengaluru,Bengaluru,-,-,-,30-45 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr Engineer - RTL Design,"   Strong background in RTL design Verilog, System Verilog         Developed complex SOC and IP modules         Proficient in defining SOC architecture, High level design document, Low level design document, Code reviews         Hands on experience in Lint tools Spyglass , resolve Design errors for Synthesis, verification, DFT         Good expertise on industry standard tools (Synopsys, Cadence, Mentor)         Knowledge of Perl/Shell Scripting.         Prior experience of standard protocols is plus (I2c, UART, SPI, PCIE, MIPI, Ethernet, DDR, USB, AMBA)         Knowledge of Processors ARM, RISCV,         Firmware tool chain knowledge is a plus         Flexible to work in client location and ODC.         Required Qualification:         Bachelor s degree in Electronics & Communication/Electrical & Electronics. Master s degree in VLSI is preferred.         Experience 3- 5 years of relevant experience         Proven ability to identify, assess and solve problems         Analytical with good interpersonal skills         Good Communication         Excellent team player   ",31023500563,03-10-2023,01-01-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronics Manufacturing,"SAN, DFT, VLSI, USB, SOC, Shell scripting, Ethernet, Perl, System verilog, Firmware",-,9am-6pm,"Full Time, Permanent",SignOff semiconductors,Organization,SignOff semiconductors,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Verification Engineer,"   The Senior Verification Engineer is responsible for defining Design Verification strategy, plan and implement it for an Soc or sub-system.         Objectives & Deliverables         You will be responsible for the pre-silicon verification of a SoC top level and/or Digital IP/subsystems for advanced and precise AFEs, GPIOs, HUBs, Sensors etc     Take ownership of submodules, subsystem and part of top-level testbenches.     Track and document the whole verification activity.     Own the SoC/subsystem level verification documentation including reviews.     Suggest the methodology updates and/or improvements of the DV flow.     Keep yourself updated with latest verification methodology and tools.     Develop, debug, and modify the test environment.     Define the verification strategy for specific modules.     Define and code test cases and debug these on the design models (RTL, Power aware RTL, Gate Level, FPGA) and on silicon.     Define goals for the verification coverage, implement appropriate methods to measure the verification coverage, and enhance the test cases until coverage goals are met for assigned Part of Soc/Subsystem.         Required Skills         Degree in Electronics/Electrical Engineering or other similar disciplines with 4 to 8 years of experience on IP/Sub-System/SOC Verification     Proven experience in testbench design and development using UVM methodology for IP/Subsystem/SOC.     Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash), SPI/I2C/I3C/UART and memory controllers.     Advanced knowledge of Verilog and System Verilog languages.     Knowledge of Power Aware verification (CFF/UPF) methodologies.     High proficiency in Metric Driven Verification concepts, functional and code coverage.     High proficiency in directed and constrained random methodologies.     Good knowledge of assertion based verification.     Experience in execution of Gate Level Netlist simulation with back-annotated timing.     Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.         Personal Traits         Good analytical skills.     Good team player with ability to work across functional teams and sites.     Ability to question and identify weaknesses in specifications, tool environments, etc   ",3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Simulation, FPGA, SOC, SOC verification, System verilog, Silicon, Test cases, Sensors, SPI, UVM",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Verification Engineer," The Senior Verification Engineer is responsible for defining Design Verification strategy, plan and implement it for an IP or sub-system.         ?       Objectives & Deliverables:         You will be responsible for the pre-silicon verification of digital IP modules, IP subsystems, and/or part of the SoC top level for highly secure microcontrollers:     Take ownership of submodules, subsystem and part of top-level testbenches.     Track and document the whole verification activity.     Own the IP/subsystem level verification documentation including reviews.     Suggest the methodology updates and/or improvements of the DV flow.     Keep yourself updated with latest verification methodology and tools.         Develop, debug, and modify the test environment for different platforms (RTL, FPGA, silicon).      Define the verification strategy for specific IP modules.     Define and code test cases and debug these on the design models (RTL, Power aware RTL, Gate Level, FPGA) and on silicon.     Define goals for the verification coverage, implement appropriate methods to measure the verification coverage, and enhance the test cases until coverage goals are met for assigned IP/sub system.                 Required Skills         Degree in Electrical Engineering or Computer Science, with 7 to 9 years of experience on IP/Sub-System/SOC Verification     Proven experience in testbench design and development using UVM methodology for IP/Subsystem.     Experience in Microcontroller and Microprocessor architecture, RISC Cores, Interconnect, Cache Coherency.     Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers.     Advanced knowledge of Verilog and System Verilog languages.     High proficiency in Metric Driven Verification concepts, functional and code coverage.     High proficiency in directed and constrained random methodologies.     Good knowledge of assertion based verification.     Experience in execution of Gate Level Netlist simulation with back-annotated timing.     Understanding of software development for embedded CPUs, and experience in developing and debugging software.     Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.     Experience with smart card architectures or security controllers would be a plus.              Personal Traits         Rigorous and methodical with strong analytical skills.     Flexible and adaptable with an ability to verify and debug on different platforms and abstraction levels.     Tenacity in tracing and finding problems, with attention to detail.     Ability to question and identify weaknesses in specifications, tool environments, etc.     Good team player with ability to work across functional teams and sites   ",2.20E+11,22-04-2024,21-07-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analytical skills, Simulation, FPGA, Debugging, System verilog, Silicon, Test cases, UVM",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"     We are seeking a highly skilled Design Verification Engineer to join our team in Bangalore     The ideal candidate will have 5 to 12 years of experience in IP and SOC verification, with a strong background in SystemVerilog (SV) and Universal Verification Methodology (UVM)     The primary focus of this role will be on Ethernet protocol verification, ranging from 100G to 800G standards             Key Responsibilities:         Ethernet Protocol Expertise         Demonstrate expertise in Ethernet standards, encompassing 100G to 800G.     In-depth knowledge of specific standards, including 100GE (cl45, cl49, CL82, CL91, CL119), 200GE, 400GE (cl161, cl116), and 800GE (802.df/800ETA).     Proficiency in PTP 1588 standard and various Ethernet frame types.     Competence in packet insertion/extraction techniques.     (Additional knowledge of AXI protocol would be considered an advantage)         UVM/SV Proficiency         Showcase strong expertise in SystemVerilog (SV) and Universal Verification Methodology (UVM).         Architectural Skills         Proven ability to architect, build, and maintain a comprehensive verification stack.         Test Development         Extensive experience in developing a set of regression tests for verification purposes.         Qualifications:         Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.     5 to 12 years of relevant industry experience in IP and SOC verification.     Strong background in SystemVerilog (SV) and Universal Verification Methodology (UVM).     Excellent understanding of Ethernet protocols, ranging from 100G to 800G.     Proficiency in PTP 1588 standard and various Ethernet frame types.     Experience with packet insertion/extraction techniques.     Knowledge of AXI protocol (preferred).     Proven ability to architect, build, and maintain verification stacks.     Demonstrated expertise in developing a comprehensive set of regression tests   ",2.50E+11,25-01-2024,24-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Architect, VLSI, Architecture, Ethernet, SOC verification, Silicon, System verilog, UVM, PTP",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"                   Lead and manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.     Develop and implement comprehensive verification strategies, test plans, and test benches for high-speed SOCs, including low-speed peripherals like I2C/I3C, SPI, UART, GPIO, QSPI, and high-speed protocols like PCIe, Ethernet, CXL, MIPI, DDR and HBM     Conduct Gate-level simulations, and power-aware verification using Xprop and UPF.   Collaborate closely with cross-functional teams, architects, designers, and pre/post-silicon verification teams.     Analyze and implement System Verilog assertions and coverage (code, toggle, functional).     Provide mentorship and technical guidance to junior verification engineers.   Manage and lead a dynamic team of verification engineers, fostering a collaborative and innovative work environment.     Ensure verification signoff criteria are met and documentation is comprehensive.   Demonstrate dedication, hard work, and commitment to achieving project goals and deadlines.     Adhere to quality standards, implement good test practices, and contribute to the continuous improvement of verification methodologies.     Experience with verification tools from Synopsys and Cadence, including VCS and Xsim. Integration of third-party VIPs (Verification IP) from Synopsys and Cadence.               Qualifications               Bachelor s degree in computer science, Electrical/Electronics Engineering, or related field. OR   Master s degree in computer science, Electrical/Electronics Engineering, or related field. OR   PhD in Computer Science, Electrical/Electronics Engineering, or related field.     5+ years of hands-on experience in SOC Design Verification.     Expertise in UVM (Universal Verification Methodology) and System Verilog.     Prior experience working on IP level and SOC level verification projects.     Proficient in verification tools such as VCS, Xsim, waveform analyzers, and third-party VIP integration (e.g., Synopsys VIPs and Cadence VIPs).     Hands-on experience with UFS (Universal Flash Storage), Ethernet, PCIe, CXL, MIPI protocols.   Solid understanding of low-speed peripherals (I2C/I3C, SPI, UART, GPIO, QSPI) and high-speed protocols.     Experience in DDR, HBM, Gate-level simulations, and power-aware verification using Xprop and UPF.     Proficiency in scripting languages such as shell, Makefile, and Perl.     Strong understanding of processor-based SOC verification, including native, Verilog, System Verilog, and UVM mixed environment.     C-System Verilog handshake and writing C test cases for bootup verification. Excellent problem-solving, analytical, and debugging skills.                           ",1.41E+11,14-05-2024,12-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"soc verification, ufs, soc, design verification, makefiles, scripting, soc design, debugging, shell scripting, i2c, perl, system verilog, protocols, scripting languages, peripherals, version control, upf, uvm, spi, verilog, ethernet, hbm, ddr, uart, pcie, gpio, flash",-,9am-6pm,"Full Time, Permanent",Eximietas Design,Organization,Eximietas Design,-,"Pune, Chennai, Ahmedabad, Bengaluru","Pune, Chennai, Ahmedabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
MCU Design Verification Engineer,"         Our MCU DV Engineer will work with multi-functional global teams to implement and verify next generation highly complex microprocessor-based SoC designs        Develop system-level and unit-level test plan for functional verification and performance verification, write test benches and coverage using System Verilog and UVM, write random and directed tests for correctness and performance of microprocessors        As a member of the DV Team, you will be responsible for verifying the DDR5 memory controller and physical interface designs with the highest quality by partnering with the architecture and design teams.          You will be responsible for developing complex test plans and driving the implementation and execution of the same across block level and SoC level test bench implementations.          In addition, you will drive the closure of the verification cycle across x-prop, power-aware and gate level simulations            What you ll bring              Good understanding of the high-performance microprocessor architecture and complex server SoCs, strong fundamentals of Cache coherence protocols          Understanding of the industry standard DDR4/DDR5 protocols          Good verification experience, adept at UVM verification methodologies          Development experience in languages common to the industry (e.g. Verilog, System Verilog, C, C++, Perl, Python).          Exposure to different verification techniques such as x-prop, power-aware simulations          Understanding of the gate level simulations          Strong fundamentals of Cache coherence protocols, computer architecture          Exposure to AMBA/AXI protocols and coherent fabric interconnect will be desired.          Ability to work well in a team setting and contribute to the overall understanding of the team.          Education &      Experience              BS / MS in electrical engineering, computer science, information technology or a related technical field with 5+ years of hardware verification experience      ",10224501541,01-02-2024,01-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Computer science, Cloud computing, C++, SOC, Test planning, Perl, System verilog, Information technology, UVM, Python",-,9am-6pm,"Full Time, Permanent",Ampere Computing,Organization,Ampere Computing,-,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Technical Staff Engineer - Verification,"     Work with a verification team, focused on pre-silicon verification of 16-bit family of Microcontroller products.       Job function includes the following,                 Architect and develop testbench for 16-bit Microcontroller products using UVM and/or VMM advanced verification methodologies.         Architect and implement verification environment using System Verilog.         Module level verification plan development, TB plan, TB development and full chip integration of the module level TB.         Verify structural and functional coverage of module and system level verification.         Actively participate in a team environment, interfacing with module architects, design engineers, and applications engineers.         Assist in the migration of existing test suite to new System Verilog based environment. Develop an effective suite of tests and test environments using a mix of Verilog and assembly code to achieve functional verification goals.         Work with verification, architecture, applications, and design teams to develop comprehensive Verification plans.         Help develop effective functional assertions and coverpoints         Work with a group of engineers, providing technical support/mentoring, and drive projects to completion on time    .                     Requirements/Qualifications:                       Bachelor/Master of Science in Electrical Engineering.           7+ years of experience in pre-silicon verification domain           Strong Object oriented programming language experience.         Hands on experience with any one OOP language.         Understanding of verification methodologies such as VMM and UVM.         Experience with System Verilog.         Knowledge Microcontroller architecture.         Knowledge of C and Assembly language programming.         Strong digital design fundamentals.         Preferred: Knowledge of scripting language/s such as Perl or Python         Should be self driven and be able to mentor junior engineers                Travel Time:     0% - 25%     ",1.01E+11,10-05-2024,08-08-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Assembly language, Digital design, VMM, Perl, System verilog, Silicon, Microchip, UVM, Technical support, Python",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Senior Engineer , Digital Verification","                 This position has responsibility for:                                 Development and deployment of verification and validation environment of digital circuits from scratch and (or) adapt and improve upon existing environment                                 Design, build, and maintain verification test suites to fully verify ICs                                 Deliver detailed test plans for verification of complex digital design blocks                                 Definition of verification simulation tool flow                                 Identify and write all types of coverage measures for stimulus and corner-cases                                 Debug tests with design engineers to deliver functionally correct design blocks                                 Close coverage measures to identify verification holes                                  Work with interdisciplinary teams to identify automation and tool requirements                                  Mentor junior verification engineers                                 Support independent product development and provide support for other design groups                                 Maintain a positive growth culture in IDC                               Competency Requirements                             In order to perform the job successfully, an individual should demonstrate the following competencies:                                 Displaying Technical Expertise:               Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                    Driving for Results:               Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                    Making Accurate Judgments and Decisions:               Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                   Working with Ambiguity               :    Achieves forward progress in the face of poorly defined situations and/or unclear goals; able to work effectively with limited or partial information                                     Critical Thinking               :    Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                 Minimum Qualifications (Experience and Skills)                             Typically requires 3 to 6 years of digital design verification             experience,             depending on education level                               Proficiency in logic design verification                                 Ability to debug and perform root cause failure analysis at RTL and gate level                                 Demonstrated experience in industry standard verification tools and methodologies using SystemVerilog, UVM                                 Software programming ability in high level language C, C++, Perl, Python                                 Familiarity with interface specifications such as MIPI, SPI or I2C                                 Familiarity with Cadence and Synopsys tool suites                               Preferred Qualifications                              Use of FPGA to validate digital RTL and gates is a plus                             Education Requirements                             Bachelors Degree in Electrical Engineering                ",3.11E+11,31-05-2023,29-08-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, Simulation, RF, FPGA, Digital design, Perl, Sensors, SPI",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Senior Staff Engineer, Digital Verification","             Track deliverables to ensure timely execution with high quality. The individual will work closely with the digital design, verification, and Product Development teams in other design centers.                               Roles Responsibilities                                     This position has responsibility for:                                   Development and deployment of verification and validation environment of digital circuits                                 Design, build, and maintain verification test suites to fully verify ICs                                 Deliver detailed test plans for verification of digital design blocks                                 Definition of verification simulation tool flow                                 Identify and write all types of coverage measures for stimulus and corner-cases                                 Debug tests with design engineers to deliver functionally correct design blocks.                                 Close coverage measures to identify verification holes                                    Run ATPG test vectors and verify scan chain                                   Work with interdisciplinary teams to identify automation and tool requirements                                    Work closely with the characterization and test teams to support post silicon validation                                   Technical and career growth of the team                                 Collaborate with cross functional teams in other geographical locations                                 Build strong relationships with design groups in other design centers                                 Support independent product development and provide support for other design groups                                 Collaborate with the IDC founding team and develop and maintain a positive growth culture in IDC                                 Competency Requirements                                 In order to perform the job successfully, an individual should demonstrate the following competencies:                                       Working with Ambiguity               : Achieves forward progress in the face of inadequately defined situations and/or unclear goals; able to work effectively with limited or partial information                                           Critical Thinking               : Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                           Displaying Technical Expertise:               Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                           Driving for Results:               Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                           Making Accurate Judgments and Decisions               :             Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                   Minimum Qualifications (Experience and Skills)                               12+ years of experience in digital design and/or verification, depending on level of education and experience                               Proficiency in logic design verification                             Experience in industry standard verification tools and methodologies using SystemVerilog, UVM                             Ability to debug and perform root cause failure analysis at RTL level                               Familiarity with basic digital circuit design and RTL                               Familiarity with interface specifications such as SPI or I2C                             Familiarity with Cadence and Synopsys tool suites                             Familiarity with DFT and scan insertion                             Demonstrated scripting and software skills (C, C++, Perl, Python, Tcl) to develop or enhance productivity tools                             Familiarity with Verification Flow                             Preferred Qualifications                                In-depth knowledge of sub-micron technology is highly desired                                 Strong project management skills                                 Experience working with global design and cross functional teams                                   Experience in DSP verification                                   Ability to work in a fast paced, multi-tasking environment                                   Use of FPGA to validate digital RTL and gates is a PLUS                                   Excellent problem-solving skills                                 Excellent verbal/written communication, documentation and presentation skills                                 Leader who can develop technical skills of the team                                 Experience handling test equipment such as oscilloscopes, function generators, pattern generators, logic analyzers, etc.                                 Education Requirements                                   Bachelor required; Master preferred in Electrical/Computer Engineering                   ",3.11E+11,31-05-2023,29-08-2023,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, DFT, Simulation, RF, FPGA, Digital design, Circuit designing, Perl",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 15+ years of experience is a senior-level position in semiconductor companies, responsible for leading and executing pre-silicon verification activities for complex System-on-Chip (SoC) designs.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Strategy:    Develop and execute comprehensive verification strategies for SoC designs to ensure functional correctness, performance, and compliance with design specifications.        Test Planning:    Define verification plans, including testbench architecture, test scenarios, and coverage goals, based on design requirements and project timelines.        Testbench Development:    Design and implement advanced verification environments and testbenches using SystemVerilog, Universal Verification Methodology (UVM), and other industry-standard languages and methodologies.        Test Case Development:    Create and execute test cases to verify SoC functionality, interfaces, protocols, and corner cases, including stimulus generation and checking.        Coverage Analysis:    Analyze and improve coverage metrics, including functional coverage, code coverage, and assertion coverage, to ensure thorough verification of SoC designs.        Debugging and Issue Resolution:    Debug verification failures, analyze root causes, and work with design teams to resolve issues and improve design quality.        Tool and Methodology Expertise:    Utilize advanced verification tools and methodologies such as Synopsys VCS, Cadence Incisive, Mentor Questa, constrained random testing, formal verification, and assertion-based verification.        Documentation:    Maintain documentation related to verification plans, test cases, coverage reports, verification results, and issues encountered during verification activities.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    15+ years of experience in pre-silicon verification of complex SoC designs, including hands-on experience with leading-edge technologies and methodologies.        Verification Tools:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc., and familiarity with advanced verification methodologies and languages.        Programming Skills:    Strong programming skills in languages like SystemVerilog, C/C++, Python, Perl, or Tcl for testbench development, test case automation, and scripting.        Methodologies:    Expertise in advanced verification methodologies such as UVM, OVM, constrained random testing, formal verification, and assertion-based verification.        Debugging Skills:    Excellent debugging and problem-solving skills, with the ability to analyze complex issues, identify root causes, and propose effective solutions.        Communication and Leadership:    Strong communication, teamwork, and leadership skills to collaborate effectively with cross-functional teams, mentor junior engineers, and lead verification projects.      Overall, a SoC Pre-Sil Verification Engineer with 15+ years of experience plays a critical role in ensuring the successful verification of SoC designs, contributing to the development of high-quality and reliable semiconductor products.      ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, Automation, Semiconductor, formal verification, SOC, Test scenarios, Perl, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 9 to 15 years of experience is a senior-level position in semiconductor companies involved in the pre-silicon verification of System-on-Chip (SoC) designs.      The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Verification Planning:    Develop comprehensive verification plans for SoC designs based on architectural specifications, design requirements, and industry standards.        Testbench Development:    Design and implement advanced verification environments and testbenches using SystemVerilog, UVM (Universal Verification Methodology), and other verification languages and methodologies.        Test Case Development:    Create and execute test cases to verify SoC functionality, performance, power management, and compliance with design specifications.        Functional Verification:    Perform functional verification of complex SoC components, including processors, memory subsystems, interfaces, and peripherals.        Coverage Analysis:    Define and analyze coverage metrics (functional coverage, code coverage, assertion coverage) to ensure thorough verification of SoC designs and identify verification completeness.        Debugging and Issue Resolution:    Debug verification failures, analyze issues, and work closely with design and architecture teams to resolve issues and improve design quality.        Verification Methodology:    Stay updated with the latest verification methodologies, tools, and best practices to continuously improve verification efficiency and effectiveness.        Documentation:    Maintain documentation of verification plans, test cases, coverage reports, verification results, and design reviews to track progress and ensure compliance with project timelines.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or related field.        Experience:    9 to 15 years of hands-on experience in pre-silicon verification of complex SoC designs, including experience in developing verification environments, testbenches, and test cases.        Verification Tools and Methodologies:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc., and familiarity with advanced verification methodologies like UVM, OVM, and constrained random testing.        Programming Skills:    Strong programming skills in languages like SystemVerilog, C/C++, Perl, or Python for testbench development, verification automation, and scripting.        Debugging Skills:    Excellent debugging and problem-solving skills to analyze and resolve verification failures, identify root causes, and propose effective solutions.        Communication and Teamwork:    Strong communication skills to collaborate effectively with cross-functional teams, present technical information, and participate in design reviews and discussions.        Leadership Skills:    Experience leading verification tasks, mentoring junior engineers, and driving verification projects to successful completion.        Industry Knowledge:    Deep understanding of semiconductor industry standards, protocols, architectures, and design verification methodologies.      ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,108,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, Automation, Semiconductor, Power management, SOC, Issue resolution, Perl, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 4-8 years of experience is a specialized role within semiconductor companies responsible for verifying System-on-Chip (SoC) designs before silicon fabrication.        The job description for this role typically includes the following responsibilities and qualifications:        Responsibilities:            Test Plan Development:    Develop verification test plans based on design specifications, requirements, and industry standards.        Testbench Implementation:    Design and develop verification environments and testbenches using SystemVerilog, Verilog, or VHDL, and methodologies like Universal Verification Methodology (UVM) or similar.        Test Case Development:    Write and execute test cases to verify the functionality, performance, and compliance of SoC components such as CPUs, GPUs, memory controllers, interconnects, and peripherals.        Coverage Analysis:    Define and analyze coverage metrics (functional coverage, code coverage, assertion coverage) to ensure thorough verification of SoC designs.        Debugging and Issue Resolution:    Debug verification failures, analyze issues, and work with design teams to resolve issues and improve design quality.        Documentation:    Maintain documentation related to verification plans, test cases, coverage reports, and verification results to track progress and ensure compliance with project timelines.        Collaboration:    Collaborate with design teams, verification teams, and other stakeholders to understand design requirements, address verification challenges, and ensure successful verification of SoC designs.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    4-8 years of experience in pre-silicon verification of complex SoC designs, including experience with verification methodologies and tools.        Verification Tools:    Proficiency in using industry-standard verification tools such as Synopsys VCS, Cadence Incisive, Mentor Questa, etc.        Verification Methodologies:    Familiarity with advanced verification methodologies such as UVM, OVM, constrained random testing, and assertion-based verification.        Programming Languages:    Strong programming skills in languages like SystemVerilog, C/C++, Perl, or Python for testbench development and automation.        Problem-Solving:    Strong analytical and problem-solving skills to identify and resolve verification challenges, debug issues, and optimize verification processes.        Communication Skills:    Good communication skills to collaborate effectively with cross-functional teams, present technical information, and contribute to verification discussions.    ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,BPO / Call Centre,"C++, VHDL, Automation, Semiconductor, SOC, Verilog, Debugging, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer - DFT,"     Be a senior member of Alphawave central DFT methodology group responsible for developing flows across all company departments and projects             Architect methodologies and flows for an integrated, RTL-centric ""shift left"" DFT environment across company IPs, chiplets and SoC designs.     Develop automated verification test bench and sequence creation for DFT IP. Architecting end-2-end verification solutions from static design checks, through formal and sequence-based verification.     Build IP/block and SoC level scan insertion flows and script ATPG retargeting procedures. Creating automated QoR checks for implementation quality control.     Write static timing constraints, create waivers, and devise flows for bullet proof timing checks     Hiring, training and leading DFT engineers in daily tasks and activities to fulfill company road map.     You will report to head of Central DFT Team.     Mentor DFT engineers through out the project life cycle.             What youll need:         Engineer with proven technical and people management skills     Collaborative team player, and out of the box mindset     Good understanding in Verilog/VHDL and System Verilog     Exposure with CAD and automation. Good exposure for using Perl techniques in creating generic codes. Knowledge of TCL and Python.     Extensively experienced with main DFT standards such as JTAG    (1149.1/1149.6/1500),    iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs)     Track record in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS    (Chip-On-Wafer-On-Substrate)    designs.     Experience in SoC and IP/Block level scan insertion and ATPG, simulation of zero delay and SDF annotated test sequences.     Experience in scripting/reviewing SCAN/MBIST timing constraints.     Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions.             Good to have:             Bachelors degree in engineering science, Electrical and Computer Engineering or Computer Science     10+ years of experience in complex SoC designs in RTL, DFT or FE capacity. Candidates with less experience may be considered for other senior technical roles.     Vast experience to various DFT EDA tools from Tessent, SNPS and Cadence     Experience in core wrapping, pattern retargeting packetizing ATPG techniques. SSN knowledge.         ",2.00E+11,20-03-2024,18-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, VHDL, DFT, Networking, SOC, CAD, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
AMS Verification Engineer,"       We are seekingan experienced AMS Verification Engineer to join our team       As an AMSVerification Engineer, you will be responsible for verifying and validating thefunctionality and performance of analog and mixed-signal circuits within oursubsystems and System-on-Chip (SoC) designs     Your primary focus will be onbehavioural modelling, testcase development, and top-level verification                Responsibilities       :           Verifyand validate the functionality and performance of analog and mixed-signalcircuits within subsystems and SoCs.         Developbehavioural models using Verilog-AMS/SystemVerilog for analog blocks.         Collaboratewith design teams to understand the specifications and requirements of analogblocks.         Createtestbenches and testcases for top-level verification of subsystems and SoCs.         Applyyour good understanding of digital and analog circuits to ensure properfunctionality and performance of the designs.         UseSV/UVM methodologies to develop and maintain verification environments.         Collaboratewith cross-functional teams, including design engineers and system architects,to ensure seamless integration and verification of the overall system.         Debugand resolve issues found during the verification process.         Maintainproper documentation of the verification process, test plans, and results.         Stayupdated with the latest verification methodologies and industry trends.           Qualifications:           Bachelor'sor Master's degree in Electrical / Electronic Engineering or a related field.         3-7years of experience in AMS verification of digital and analog circuits.         Strongunderstanding of digital and analog circuits, including their behavior andinteraction.         Proficiencyin Verilog-AMS/SystemVerilog for behavioural modelling of analog blocks.         Experiencein developing testbenches and testcases for top-level verification ofsubsystems and SoCs.         Solidexperience with SV/UVM methodologies for verification.         Familiaritywith verification tools and simulators such as Cadence Incisive, MentorGraphics Questa, or Synopsys VCS.         Excellentproblem-solving and debugging skills.         Strongcommunication and interpersonal skills to collaborate effectively withcross-functional teams.         Abilityto work independently and manage multiple tasks simultaneously.           Note: Thequalifications and experience mentioned above are general guidelines and mayvary depending on the specific requirements of the hiring company.           ",2.90E+11,29-02-2024,29-05-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"digital, soc verification, asic verification, sv, c, ams, soc, documentation, hspice, uvm, vhdl, verilog, cadence, test case development, cadence virtuoso, modelsim, debugging, analog circuits, synopsys vcs, synopsys, perl, system verilog, rtl compiler, xilinx ise",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,Kumbakonam,Kumbakonam,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DFT Engineer,"     The role encompasses a multifaceted approach to DFT (Design-for-Testability), involving architecture definition, logic design, verification, test pattern generation, chip bring-up, and more. This is an opportunity to work on cutting-edge technologies in silicon chip design within a dynamic, open, and fast-paced environment, shaping the future of chips for our top-notch clients.       KEY JOB RESPONSIBILITIES     As a Senior DFT Engineer, you will play a crucial role throughout the device lifecycle, from the definition   stage to mass production. Working closely with various VLSI engineering groups, including chip design,   verification, backend, test, and reliability, you will be responsible for developing, implementing, and   verifying Design for Testability (DFT) on complex System on Chips (SOCs). This role involves   collaboration with the architecture team to understand DFT architecture, ensuring DFT design rules   compliance with the design teams, and working with the physical design team to meet DFT   requirements. The ideal candidate will have expertise in SOC-level DFT techniques, ATPG, MBIST, JTAG,   and boundary scan.       BASIC QUALIFICATIONS     6+ years chip design experience.   4+ years as a DFT engineer in a semiconductor company.   Bachelor s/Master s in Electrical/Electronics Engineering.   Strong post-silicon DFT bring-up and debug experience.   Hands-on experience with multi-vendor DFT tools.   Proficiency in ATPG tools (Mentor TK).   Exposure to static timing analysis; timing closure.   Excellent scripting skills in Perl/Tcl/Tk/Python.   Knowledge of DFT technologies (JTAG, MBIST, Scan).   Experience with RTL Coding (Verilog, System Verilog, VHDL).   Strong communication, teamwork, and leadership skills.             PREFERRED QUALIFICATIONS   :   Expertise in DFT methodologies (scan insertion, scan compression, boundary scan, memory   BIST).   Experience with DFT tools (Tessent, ATPG, MBIST, JTAG).   Proficiency in Shell/Perl/Tcl and other scripting languages.   Familiarity with ATE.     Chip design, Verilog, and System Verilog.   Verification, UVM methodology.   ATPG tools, scan insertion tools, gate-level simulations.   Static timing analysis.   Scripting (Perl/Tcl).             INTERPERSONAL SKILLS     Energetic, self-motivated.   Proactive, detail-oriented, and quality-focused.   Team player with strong communication and reporting skills.   Ability to collaborate with overseas partners.     ",1.81E+11,18-12-2023,17-03-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Printing & Publishing,"VHDL, Semiconductor, DFT, VLSI, Chip design, SOC, Perl, System verilog, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Beechi Vidya Kendra Trust,Organization,Beechi Vidya Kendra Trust,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Staff Engineer , Digital Verification","             track deliverables to ensure timely execution with high quality.                          The individual will work closely with the digital design, verification, and Product Development teams in other design centers                                 Roles Responsibilities                                      This position has responsibility for:                                    Development and deployment of verification and validation environment of digital circuits                                  Design, build, and maintain verification test suites to fully verify ICs                                  Deliver detailed test plans for verification of digital design blocks                                  Definition of verification simulation tool flow                                  Identify and write all types of coverage measures for stimulus and corner-cases                                  Debug tests with design engineers to deliver functionally correct design blocks.                                  Close coverage measures to identify verification holes                                    Run ATPG test vectors and verify scan chain                                    Work with interdisciplinary teams to identify automation and tool requirements                                    Work closely with the characterization and test teams to support post silicon validation                                    Collaborate with cross functional teams in other geographical locations                                  Build strong relationships with design groups in other design centers                                  Support independent product development and provide support for other design groups                                  Collaborate with the IDC founding team and develop and maintain a positive growth culture in IDC                                  Competency Requirements                                  In order to perform the job successfully, an individual should demonstrate the following competencies:                                        Working with Ambiguity                : Achieves forward progress in the face of inadequately defined situations and/or unclear goals; able to work effectively with limited or partial information                                            Critical Thinking                : Skilled at finding logical flaws in arguments and plans; identifies problems and solutions that others might miss; provides detailed insight and constructive criticism into problems and complex situations                                            Displaying Technical Expertise:                Keeps his/her technical skills current; effectively applies specialized knowledge and skills to perform work tasks; understands and masters the technical skills, knowledge, and tasks associated with his/her job; shares technical expertise with others                                            Driving for Results:                Aggressively pursues challenging goals and objectives; will to put in considerable time and effort to accomplish objectives; takes a highly focused, goal driven approach toward work                                            Making Accurate Judgments and Decisions                :              Bases decisions on a systematic review of relevant facts and information; avoids making assumptions or rushing to judgment; provides clear rationale for decisions                                    Minimum Qualifications (Experience and Skills)                                Typically requires 6 to 8 years of experience in digital design and/or verification, depending on level of education and experience                                Proficiency in logic design verification                              Experience in industry standard verification tools and methodologies using SystemVerilog, UVM                              Ability to debug and perform root cause failure analysis at RTL level                                Familiarity with basic digital circuit design and RTL                                Familiarity with interface specifications such as SPI or I2C                              Familiarity with Cadence and Synopsys tool suites                              Familiarity with DFT and scan insertion                              Demonstrated scripting and software skills (C, C++, Perl, Python, Tcl) to develop or enhance productivity tools                              Familiarity with Verification Flow                              Preferred Qualifications                                In-depth knowledge of sub-micron technology is highly desired                                  Strong project management skills                                  Experience working with global design and cross functional teams                                    Experience in DSP verification                                    Ability to work in a fast paced, multi-tasking environment                                    Use of FPGA to validate digital RTL and gates is a PLUS                                    Excellent problem-solving skills                                  Excellent verbal/written communication, documentation and presentation skills                                  Experience handling test equipment such as oscilloscopes, function generators, pattern generators, logic analyzers, etc.                                  Education Requirements                                    Bachelor required; Master preferred in Electrical/Computer Engineering                  ",1.81E+11,18-09-2023,17-12-2023,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, C++, SAP, DFT, Simulation, RF, FPGA, Digital design, Circuit designing, Perl",-,9am-6pm,"Full Time, Permanent",Psemi,Organization,Psemi,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff Engineer I - ASIC,"     ?         Will be responsible for verification of IP, Block, or Subsystem at Soc Level.     Generate appropriate documentation for verification.     Responsible for analyzing/debugging given blocks/tasks in verification.     Should be able to develop and own the verification environment, verification components developed.       You will report to Project Lead or Engineering Manager               What Youll Need:         7+ years of experience with a Bachelors/ Masters degree in the field of Electrical, Electronics, or computer engineering.     Should have a good understanding of verification flow, challenges, and requirements of functional verification.     Have worked on IP level or Block level or SoC level functional verification.     Experience with digital verification aspects such as constrained random verification, functional coverage, code coverage, assertions, methodology philosophy.     Expert in System Verilog, Verilog, and OVM/UVM verification methodology.     Have working experience on AMBA interface protocols (AXI, AHB, APB).     Knowledge of Verilog/System Verilog, digital simulation, and debugging is a must.     Hands-on experience on working one or more of the following protocols is a must - UART, I2C, SPI, QSPI, I3C, eMMC, CAN.     Hands-on experience working with one or more of the following protocols is desired - PCIe, USB, DDR, LPDDR, GBE, SATA.     Experience with Perl, Python or similar scripting languages will be helpful.     Ability to adapt learn, quickly and willingness to proactively take on responsibilities beyond the job description to accomplish team goals.             ""Hybrid work environment""       As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:       Competitive Compensation Package     Restricted Stock Units (RSUs)     Hybrid Working Model     Provisions to pursue advanced education from Premium Institute, eLearning content providers.     Medical Insurance and a cohort of Wellness Benefits     Educational Assistance     Advance Loan Assistance     Office lunch Snacks Facility         ",50124500500,05-01-2024,04-04-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"ASIC, Simulation, Networking, USB, SOC, Perl, System verilog, SPI, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior II Analog Design,"         This position is for an analog design engineer                In this role, the successful candidate must work on    CMOS custom circuit design and AMS Verification    and be responsible for the development of analog macros within the integrated circuits, which include evaluation of requirements; schematic design, verification and guide the layout designers; Integrate the macro at a chip level, verify and provide support for validation and silicon debugging            Job duties include:                      Perform analog design, verification, and integration across multiple process technologies.                      Generate circuit schematics and conduct simulations to support design and verification.                      Guide physical layout in support of design goals.                      Prepare and guide documenting the design and verification results.                      Work with cross functional teams for high quality execution.                      Mentor a team of analog engineers                    Requirements/Qualifications:                                Bachelor s degree in electrical engineering with 8 or more years of CMOS circuit design and AMS Verification experience, or master s degree in electrical engineering with 6 years of experience.                      Experience with opamps, bandgaps, oscillators, LDO, ADC/DACs, mixed-signal design and/or PLLs.                      Experience in Post layout parasitic extraction as well as transient, stability, noise analysis and Monte Carlo analysis.                      Experience with design tools and simulators like Spectre, Hspice, Totem etc.                      Experience in reliability checks like PERC, Device Stress etc.                      Knowledge of device models and device physics.                      Familiarity with standard lab equipment such as oscilloscopes and spectrum analyzers is nice to have. Evaluation of completed integrated circuits through lab testing is an added advantage                      Experience working and communicating in a team environment.      ",1.91E+11,19-12-2023,18-03-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Analog, Circuit designing, Debugging, Mixed signal design, Mentor, Silicon, Microchip, Macros, Analog design",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"         Experience in the verification of IP cores.              Must have proven experience in developing HVL (System Verilog/UVM) based test environments, developing and implementing test plans, implementing and extracting verification metrics such as functional coverage and Code coverage.              Experience on DDR Protocol is necessary. Understanding BIST would be an added advantage.              Familiarity with HDLs such as Verilog and scripting languages such as shell/Perl/Python etc. is highly desirable. Good communication skills, debug and problem-solving skills, mentoring teammates and should be self-motivated.              Be a technical contributor in the Verification Tasks System Verilog/Verilog coding of testbenches, Test cases, performing verification tasks such as coverage, debug, regressions using the latest methodologies such as UVM.              Creates deliverables which do not require close review or supervision by a Senior Technical Engineer.              Be able to study the coverage metrics and improve them with definition of additional test cases in directed environment, at least for small/ medium complexity features of the protocol/ product specs.      ",2.30E+11,23-02-2024,23-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Coding, Debugging, Perl, System verilog, Test cases, UVM, Supervision, Python, Scripting",-,9am-6pm,"Full Time, Permanent",Ambit Semiconductors,Organization,Ambit Semiconductors,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
VLSI Verification Engineer,"Candidates with 0-3 Yrs expertise in SV, UVM, Verilog, DV, RTL design knowledge. Preferred VLSI diploma course.",1.91E+11,22-06-2024,20-09-2024,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design Verification, UVM, Verilog, SV, Rtl Verification, Semiconductor, RTL, SPI, Gpio, HDL, VHDL, ASIC, Ddr, Amba, Silicon, I2C, System Verilog, VLSI, USB, UART, PCIE, SOC Verification, Apb, Axi, ASIC Verification, Serdes, Ethernet, Ahb",-,9am-6pm,"Full Time, Permanent",Semicorelabs Innovation,Organization,Semicorelabs Innovation,-,Bangalore/Bengaluru,Bangalore/Bengaluru,-,-,-,2.5-4 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"Qualifications Education: B. Tech / M. Tech (ECE) Experience: 5 to 12 Years Location: Hyderabad & Bangalore Requirements Develop verification testbench components for chip/module level using System Verilog, C/C++. Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment. Define and execute detailed verification plan from spec working with architects, designers, system engineers. Write tests, Debug tests, automate regression scripts and regression environment. Incorporate code-coverage, functional coverage, assertions, cover-groups etc to achieve 100% verification completeness prior to tapeout. Organized and creative thinker, motivated, and independent learner who can multitask in a dynamic environment, able to create and implement new solutions where required. Excellent debugging skills in both SW and ASIC hardware. Must be good in building verification environments preferably using Verilog, System Verilog, UVM, C/C++/PLI etc. Proficiency in scripting language like Perl, Tcl/Tk, Shell is a definite plus. Experience with simulators like ncVerilog (Incisive), VCS, Eldo and debug tools like Verdi/Debussy. Good understanding of latest formal verification techniques, assertions, properties is a plus. Understanding or prior experience with Industry standard protocols like USB/SPI/SATA/Ethernet/DisplayPort/SRIO/DDR/PCIE/DDR4/LPDDR4/DFI etc is a definite plus. Understanding or Prior Experience in ARM/Tensillica Processor platforms is a definite plus. Good written and oral communication skills. Ability to clearly document plans. ability to interface with different teams and prioritize work based on project needs.",3.11E+11,31-05-2024,29-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, usb, verdi, design verification, formal verification, axi, oops, debugging, shell scripting, ahb, perl, assertions, system verilog, tcl, protocols, arm, asic, debussy, asic verification, c, sw, version control, pli, uvm, spi, verilog, ethernet, ddr, tk, pcie",-,9am-6pm,"Full Time, Permanent",MosChip,Organization,MosChip,https://www.naukri.com/hotjobs/images/v3/moschipjuly17.gif,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Asic Verification Engineer (PCIe/CXL/AXI/AHB/APB),"   Job Requirements  ??An expert level experience with PCIe/CXL IP/sub-systems.  ??Highly experienced with defining block, sub-system and SOC top level test plans.  ??An expert level with developing UVM-based SV test-benches.  ??Deep understanding and knowledge of verification methodologies flows and quality metrics.  ??Great debugging and problem-solving skills.  ??Team player with great interpersonal communication skills.  Job Qualifications  ??At least 5 years of relevant experience in PCIe/CXL verification.  ??Strong and relevant expertise with ASIC simulation tools and advanced verification methods.  ??Expert level in verification languages such as UVM and System Verilog.  ??Relevant experience with writing block-level and SoC test-plans.  ??Education: B.S. in electrical engineering, computer science with extensive industry experience. Mandatory Skills: PCIe, CXL, SV, UVM, ASIC DV  5-Day work from office ",1.50E+11,12-06-2024,10-09-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, PCIE, UVM, System Verilog, Sub System, Ip Verification",-,9am-6pm,"Full Time, Permanent",Innova Solutions,Organization,Innova Solutions,https://www.naukri.com/hotjobs/images/v3/Innova_May24.gif,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC RTL Engineer,"Qualifications Education: B. Tech / M. Tech (ECE) Requirements Experience in Logic design / RTL coding is a must. Experience is SoC design and integration for complex SoCs is a must. Experience in Verilog/System-Verilog is a must. Experience in Multi Clock designs, Asynchronous interface is a must. Experience in using the tools in ASIC development such as Lint and CDC. Experience in Synthesis / Understanding of timing concepts is a plus. Experience in ECO fixes and formal verification. Should have knowledge of AMBA protocols AXI, AHB, APB, SoC clocking/reset architecture. Excellent oral and written communications skills. Proactive, creative, curious, motivated to learn and contribute with good collaboration skills",40624907495,04-06-2024,02-09-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"ASIC RTL, SoC integration, ASIC development, AMBA, RTL coding, Verilog, Logic design, SoC design",-,9am-6pm,"Full Time, Permanent",MosChip,Organization,MosChip,https://www.naukri.com/hotjobs/images/v3/moschipjuly17.gif,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
STA Engineer,"Qualifications Education: B. Tech / M. Tech (ECE) Experience: 5 to 12 Years Location: Hyderabad Requirements Experience into STA and timing closure/signoff experience with PD domain skill-set/knowledge. Candidate should be able to understand the timing constraints, analyze design details, analyze timing reports from prepcts to postcts stages, in-depth concepts of Candidate is preferably expert in PT and Tempus tools.",40624905707,04-06-2024,02-09-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"STA, design analysis, timing closure, PT and Tempus tools, STA Engineer, PD domain",-,9am-6pm,"Full Time, Permanent",MosChip,Organization,MosChip,https://www.naukri.com/hotjobs/images/v3/moschipjuly17.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
FPGA Design Engineer,"   FPGA Design Engineer will be working on our existing and next generation Protocol    Analysers and similar products.      Opportunity to develop a new product to top 10 semiconductor companies to test their next generation products      The role involves contributing to the entire FPGA based product development flow starting from requirement analysis till final product testing in lab environment.      The candidate will be responsible for architecture/micro-architecture design and implementation of the logic in Verilog for targeted FPGA, writing test benches to validate the design etc.      Job involves frequent interaction with board design, software, testing and lab teams to deliver the product meeting the customer requirements.      Job involves understanding and working with interfaces such as PCIe, GigE, MPHY/UFS,    DPHY/CSI/DSI, USB, SD, eMMC, I3C/I2C, SPI/QSPI etc.      Contributing to/participating in internal design reviews to ensure adherence to the company FPGA design process.      Requirement:      Experience in designing and implementing FPGA based solution in Xilinx or    Altera FPGA, preferably FPGA based product development experience.      Must have experience in System Design with Xilinx/Altera FPGA devices with relevant tools.      Must have experience in Verilog and/or VHDL coding.      Must have experience in using constraints to achieve timing requirement.      Experience in working on high speed FPGA designs is a major plus.      Thorough knowledge of Static Timing Analysis (STA) is an added advantage.      Must have experience in building test bench for verification.      knowledge in any of the protocols like UFS, UniPro, USB, Ethernet, PCIe, I3C,    I2C, SPI, QSPI, UART, JTAG, SPMI, RFFE, SD, eMMC etc.      Must have hands on experience with FPGA debugging tools and test & measurement    instruments such as oscilloscope and Logic Analyzer.      Should have strong problem solving and debugging skills.    ",1.70E+11,17-04-2024,16-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VHDL, Semiconductor, FPGA, Coding, USB, Verilog, Ethernet, System design, Xilinx, SPI",-,9am-6pm,"Full Time, Permanent",Modernize Chip Solutions,Organization,Modernize Chip Solutions,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
MTS Silicon Design Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                    Low Power-IP Design Engineer                        The Person:            If you have a knack for power saving techniques,  including clock gating and UPF-based power gating,  this role is for you.  You will be responsible for generating Power spec,  UPF,  performing quality checks of power-gated digital designs and working collaboratively with the IP team.                     Key Responsibilities:            Understanding of IP/SS/SoC Power Management(PM) techniques.         Converting PM Specification to UPF        Perform low power quality checks VSI/VCLP        Debugging experience on Power aware simulation (NLP sim)            Work collaboratively with other members of the IP team to support design verification,  implementation (synthesis,  constraints,  static timing analysis),  and delivery to SOC        Work in partnership with SOC teams to support the IP at SOC level,  including UPF,  verification,  Power sequence,  and post-silicon bring-up                Preferred Experience:            6+ years full-time experience in IP hardware design        Experience doing ECOs        Experience with power aware CDC runs        Proficiency in verilog/system verilog RTL logic design of high-speed,  multi-clock digital designs        Experience with RTL Quality Checks - Verilog lint tools (Spyglass),  verilog simulation tools (VCS) and Clock domain crossing (CDC) tools        Detailed understanding of SoC design flows        Outstanding interaction skills while communicating both written and verbally        Ability to work with multi-level functional teams across various geographies        Outstanding problem-solving and analytical skills          ",80624500042,08-06-2024,06-09-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Simulation, static timing analysis, SOC, Verilog, Debugging, Hardware design, System verilog, Gaming, MTS, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
IP / SOC Verification Engineer,"Low power verification: BE/ BTech/ M.E/ M.Tech Good communication skills 3 to 8 yrs/ 8+ experience in functional DV Strong understanding of low power UPF based verification.  Good debugging skill Knowledge of Power gating / Power management. Knowledge on AXI, SMN protocol Previous AMD experience is an added advantage. Hiring location can be BLR/HYD Pattern generation: BE/ BTech/ M.E/ M.Tech Good communication skills 7+ years of experience, DVT Pattern experience ATE, Functional vectors generation Stimgen flow understanding,  Prior AMD experience is an added advantage, Strong debugging skills, MBIST, JTAG and Phy-loopback experience required  DFD (Design For Debug) DV: BE/ BTech/ M.E/ M.Tech Good communication skills 5+ years of experience, Trace, Cross-Trigger, JTAG, AXI Security, real boot, Debug mode, Warm reset, power management and LP-UPF Prior AMD experience is an added advantage. IP/SOC Verification: BE/ BTech/ M.E/ M.Tech Good communication skills 4+ years of experience Strong knowledge of UVM and system Verilog. IP/SOC verification. AMD Experience is preferred. Knowledge of AXI/AHB/APB. Scripting languages like perl, python etc. Good C/C++ coding skills PCIe experience is an added advantage.          ",3.11E+11,31-05-2024,29-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Verilog, OVM, System Verilog, UVM",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,"Hubli, Hyderabad, Bengaluru","Hubli, Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Verification Engineer/Lead,"Experience with System verilog, UVM Proficient with C++ , Perl scripting and Verilog Experience with VCS Simulation tool RTL Design knowledge  Experience in Test case & Test plan creation Should have experience in Debugging",3.00E+11,06-06-2024,04-09-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, SV, UVM, perl",-,9am-6pm,"Full Time, Permanent",Modernize Chip Solutions,Organization,Modernize Chip Solutions,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DFT Engineer,"Qualifications Education: B. Tech / M. Tech (ECE) Requirements Minimum of ten years of hands-on Test Development experience (DFT, EDA tools, etc..) Solid knowledge & experience in defining test solutions for multi-million gate SOC (Scan & MBIST) with Mixed Signal IPs (PLL, High Speed SERDES, DDR) Knowledgeable in full SOC design and manufacturing cycle with specialized/direct experience in multiple areas; RTL/Custom Logic design, Synthesis, P&R, STA, Integration, Verification, Characterization and ATE test Strong understanding of relationships between Hardware, Firmware and Software in FPGA and/or multi-processors SOC. Past experience in leading the team to successful silicon bring-up and problem solving in a complex system Strong planning, project, and people management skills required. Must have experience developing managers and individual contributors Experienced hands-on technical manager not afraid to dig into details to provide technical direction Proven track record of delivering results and meeting quality, cost, and time-to-market objectives Ability to collaborate with overseas colleagues to define strategy, plan, and execute across the larger, global organization Stakeholder influencing and people skills must be excellent. Needs to be able to set aggressive goals and manage risks effectively Must have a thorough understanding of tool development methodology. Ability to manage software development tasks associated with specifying, developing, scheduling, and debugging according to current and future tool requirements.",2.91E+11,29-05-2024,27-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"RTL, STA, Synthesis, DFT, EDA tools, Custom Logic design, P&R",-,9am-6pm,"Full Time, Permanent",MosChip,Organization,MosChip,https://www.naukri.com/hotjobs/images/v3/moschipjuly17.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Verification Engineer,"   Verification Engineer position is your opportunity to join one of the industry s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IIoT.     You will be responsible for RTL SoC/Subsystem verification of ARM based SoCs, and work on industry-standard verification methodologies like UVM, Portable Stimulus and Formal verification flows. You will report to the Director of Engineering (Verification).       KEY RESPONSIBILITIES       Project Leadership     Help develop test plan definition      Micro-architecture design verification, RTL verification, and documentation     Top-level and block-level functional and performance verification, and system level use-case verification; and     Support test program development, chip validation, and chip life until production maturity.     Team Management and Building     Collaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development.      Qualifications            Experience in UVM verification and UVM environment development      (must have)         Proficient in test plan definition and testcase development in C/Assembly/System Verilog   ",80424501426,08-04-2024,07-07-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"ASIC, DFT, USB, FPGA, SOC, Ethernet, Perl, System verilog, Firmware, Python",-,9am-6pm,"Full Time, Permanent",Axiado Corporation,Organization,Axiado Corporation,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior HAPS Validation Engineer,"     FPGA Engineer position is your opportunity to join one of the industry s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems      You should have prior knowledge about FPGAs and computer architecture      As the FPGA Engineer for Axiado, you will have the opportunity to work in design verification, debug and system integration      You will work closely with the Architecture, Verification, ASIC Design and Software teams, and report into the Engineering organization        KEY RESPONSIBILITIES          Help set up FPGA/Emulation platform (Synopsys HAPS) and device modeling          Help set up FPGA/Emulation debugging tools          Help modify the SoC design for the FPGA platform;          Duties include modeling, debugging, verification and SW support          Work with SoC design engineers, verification team, systems team and software engineering to perform early prototyping, debug issues and identify fixes; and          Support test program development, chip validation, and chip life until production maturity.          Qualifications                Knowledge of RTL logic design (Verilog), strong experience working with FPGAs. Familiarity with PCIe, USB, Ethernet, ARM, and other commonly used blocks in SoC designs;          Strong experience working with FPGA tools like Vivaldo          Familarity with Synopsys HAPS FPGA system          Good communication skills.          BS or MS (preferred) degree in EE/EECS/CS or equivalent.          5 plus years of working experience            ",10524501345,01-05-2024,30-07-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"Security management, USB, FPGA, SOC, Verilog, Ethernet, Debugging, System integration, PCIE, Logic design",-,9am-6pm,"Full Time, Permanent",Axiado Corporation,Organization,Axiado Corporation,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Contract - ASIC Verification Engineer,"     Verification Engineer position is your opportunity to join one of the industry s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IIoT.      You will be responsible for RTL SoC/Subsystem verification of ARM based SoCs, and work on industry-standard verification methodologies like UVM, Portable Stimulus and Formal verification flows. You will report to the Director of Engineering (Verification).          KEY RESPONSIBILITIES        Project Leadership      Help develop test plan definition      Micro-architecture design verification, RTL verification, and documentation      Top-level and block-level functional and performance verification, and system level use-case verification; and      Support test program development, chip validation, and chip life until production maturity.      Team Management and Building      Collaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development.        Qualifications              8+ years of experience in UVM verification and UVM environment development      (must have)          Proficient in test plan definition and testcase development in C/Assembly/System Verilog      Expertise in verifying design at RTL level and gate-level simulation      Good understanding of coverage analysis, performance verification and use-case verification.      Must have worked on AMBA AXI, AHB, APB protocols      Should have worked on verifying interface protocols like PCIe, USB, Ethernet, DDR3/4, LPDDR, I2C/I3C, SPI, SD/SDIO/eMMC, UART, etc.      Experience in functional test vector development and post-silicon bring-up/debug.      Fluency with scripting languages (e.g., Perl, Python, Shell); and      Experience in working with repository management tools like Bitbucket/ Jenkins and bug tracking tools like JIRA.      BE/BTECH or ME/MTECH degree in EE/EECS/CS or equivalent.          ",10524501344,01-05-2024,30-07-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"ASIC, DFT, USB, FPGA, SOC, Ethernet, Perl, System verilog, Firmware, Python",-,9am-6pm,"Full Time, Permanent",Axiado Corporation,Organization,Axiado Corporation,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SMTS Silicon Design Engineer,"             WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                    THE ROLE            Lead execution with SOC teams for Design.         Lead efficiency on execution of SOC for integration as well as various quality checks like lint,  CDC,  RDC,  Synthesis,  CLP,  LEC,  constraints quality checks.         Lead quality and timely delivery to various teams like DV,  DFT,  Emulation & PD.         Work with architecture team on high level arch and uArch definition.         Work with IP team for IP deliverables.         Work with SOC (Design,  DFT,  DV,  PD),  System and SW team to deliver next generation high performance SOC designs.         Work with post-Si team on Si bring up.         Suggest improvisation on methodologies in SOC design.         Has understanding on SOC and IP development milestones.             THE PERSON:            Good understanding of SOC design methodology & related flows.  (Design integration including UPF,  Lint,  CDC,  RDC,  CLP,  LEC).  Also on various handoffs (DV,  PD,  DFT & Emulation)        Good interpersonal and stakeholders management skills.         Good problem-solving skills.             Detail-oriented candidate who can work seamlessly with SOC design team across geographies.  Technical Leader with strong self-driving ability and winning attitude.             Should have excellent communication written,  oral and presentation skills,  demonstrated through technical publications,  presentations,  trainings,  executive briefings,  etc.                   KEY RESPONSIBILITIES:            Lead part of SOC design execution.         Good understanding of sign-off flows like Lint,  CDC,  RDC,  Formal Equivalence,  Low Power Checks,  timing convergence (both tile-level and FCT),  and full chip integration flows.         Participate in methodology development ideas/forums.         Collaborate with CAD and EDA vendors to further strengthen AMD and S3 design methodology.             Strong interpersonal skills to work across teams in different geographies.             Provide technical suggestion,  guidance,  and Support to the engineering team.                  PREFERRED EXPERIENCE:            Expertise in SOC integration.         Work with a team of Architects,  Hardware and Software engineers to define the High-Level Architecture.         Hands-on experience in different SOC design activities,  Verification aspects,  Debug/triage,  bottleneck resolution etc.  Strong Problem Solving and Debugging Skills        Comfortable with design/implementation tools and flows like VCS,  SOC Connectivity,  Spyglass Lint/CDC/RDC,  VCLP,  Synthesis   DC/FC,  ICC,  and Physical design implementation/signoff tools,  STA and constraints analysis tools.         Understanding in SOC architecture,  System bus and IO protocol understanding (e. g.  AXI,  PCIe,  Memory,  uProcessor,  etc. )        Understanding of System integration,  multi-die methodology,  packaging,  yield,  and system solution.         Experience in working with SW team for BIOS,  FW,  Driver,  SW stack,  QA and SW release is a plus.         Good understanding of Power,  Performance and Area (PPA) optimization techniques.         Good experience with Perl/TCL/Shell/Python scripting,  and Verilog/VHDL RTL design.         Excellent presentation and inter-communication skills.                 ACADEMIC CREDENTIALS:            ~12+ years of strong experience in SOC design and ASIC execution.         BE/B. Tech/ME/MTECH/MS or equivalent ECE/EEE with 8+ yrs.  of experience            # LI-SR4            ",2.91E+11,29-05-2024,27-08-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"ASIC, VHDL, DFT, SOC, Verilog, CAD, Perl, Python, Physical design, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Engineer Verification," To work in AMS Verification domain with relevant experience in mixed signal SOCs or subsystems/IPs. Leading a project for AMS requirements is a value add.       In your new role you will:         Candidate should have working experience with AMS Verification on multiple SOCor sub-systems.    Should have proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools.    Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus.    Candidate should be familiar with the concepts of behavioral modeling - both digital (Verilog-D) and analog (Verilog-A or Verilog-AMS).   Experience in SV and UVM testbench development /modifications from mixed signal perspective is a plus.          You are best equipped for this task if you have:           Bachelors with 13+ years or Masters with 12+ years of experience    Technical mentoring for junior engineers. Instigate thought provoking culture    Analog: Functional spec understanding of standard power management blocks, clock circuits and data converters. Loop analysis is an added advantage    HDL\/HVL: Verilog/Verilog-ams, SV\/UVM added advantage    Tools: Cadence Xcelium + spectre/ Synopsys XA-VCS/ Mentor Eldo ADMS    Automation: Perl/python/shell    Schedule and result oriented execution mindset, flexible in working as per the project scope needs, Exploring and experimentation for continuous methodology improvements   ",2.41E+11,24-05-2024,22-08-2024,EducationalOccupationalCredential,156,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Automation, Simulation, Digital design, Analog, SOC, Mixed signal, Verilog, Perl, UVM, Python",-,9am-6pm,"Full Time, Permanent",Infineon,Organization,Infineon,https://img.naukimg.com/logo_images/groups/v1/587312.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Principal Engineer - Design Verification (USB, UVM)"," As part of the Infrastructure Processor unit at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers specifications whether they re a major telecom organization or automotive company, etc           ?       What You Can Expect           B.Tech/M.Tech with 12+ years of industry experience in Digital Pre-Silicon verification. Experience in leading IP, Subsystem or SOC level verification,         Good understanding of SOC/Subsystem design verification concepts and design architectures.         Hands on experience in developing, updating, and debugging of Verilog, SV-UVM, SOC level testbenches is a must.         Must have executed SoC/Subsystem/Block level Verification projects with hands on experience in USB based design verification         Very Good Knowledge of USB protocol and knowledge of industry standard protocol - AXI, AMBA is required         Experience in setting up and debugging functional and/or gate-level simulations         Experience in translating functional requirements into verification plans         Experience in developing verification environment and regression setup.         Coverage analysis and closure         Exceptional interpersonal and communication skills, collaborate and influence innovative design development/verification methodologies to wider team spread across the globe.         Quick to adopt new technologies with good problem-solving skills       ",2.01E+11,20-05-2024,18-08-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Telecom, Semiconductor, Application support, Networking, USB, SOC, Verilog, Debugging, UVM, Automotive",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Silicon Design Engineer,"     Work with SOC teams for Design.      Work on execution of SOC for integration as well as various quality checks like lint, CDC, RDC, Synthesis, CLP, LEC, constraints quality checks.      Run quality and timely delivery to various teams like DV, DFT, Emulation & PD.      Work with architecture team on high level arch and uArch definition.      Work with IP team for IP deliverables.      Work with SOC (Design, DFT, DV, PD), System and SW team to deliver next generation high performance SOC designs.      Work with post-Si team on Si bring up.      Suggest improvisation on methodologies in SOC design.          THE PERSON:         Understanding of one or more topics related to, SOC design methodology & related flows. (Design integration including UPF, Lint, CDC, RDC, CLP, LEC). Also on various handoffs (DV, PD, DFT & Emulation)     Good interpersonal and stakeholders management skills.      Good problem-solving skills.          Detail-oriented candidate who can work seamlessly with SOC design team across geographies. Technical Leader with strong self-driving ability and winning attitude.          Should have excellent communication written, oral and presentation skills, demonstrated through technical publications, presentations, trainings, etc              KEY RESPONSIBILITIES:         Be part of SOC design execution.      Understanding of sign-off flows like Lint, CDC, RDC, Formal Equivalence, Low Power Checks, timing convergence (both tile-level and FCT), and full chip integration flows.      Participate in methodology development ideas/forums.      Collaborate with CAD and EDA vendors to further strengthen AMD and S3 design methodology.          Strong interpersonal skills to work across teams in different geographies.          Provide technical suggestion, guidance, and Support to the engineering team.              PREFERRED EXPERIENCE:         Work in SOC integration.      Work with a team of Architects, Hardware and Software engineers to define the High-Level Architecture.      Hands-on experience in one or more of the different SOC design activities, Verification aspects, Debug/triage, bottleneck resolution etc Strong Problem Solving and Debugging Skills     Experience on one or more design/implementation tools and flows like VCS, SOC Connectivity, Spyglass Lint/CDC/RDC, VCLP, Synthesis DC/FC, ICC, and Physical design implementation/signoff tools, STA and constraints analysis tools.      Understanding in SOC architecture, System bus and IO protocol understanding (e. g. AXI, PCIe, Memory, uProcessor, etc ) is a plus     Understanding of System integration, multi-die methodology, packaging, yield, and system solution.      Understanding of Power, Performance and Area (PPA) optimization techniques.      Experience with Perl/TCL/Shell/Python scripting, and Verilog/VHDL RTL design.      Excellent presentation and inter-communication skills.              ACADEMIC CREDENTIALS:         Experience in SOC design and ASIC execution.      BE/B. Tech/ME/MTECH/MS or equivalent ECE/EEE with 3+ yrs. of experience     ",70324502275,07-03-2024,05-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"ASIC, VHDL, DFT, Physial design, SOC, Verilog, CAD, Reruitment, Perl, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Staff Validation Engineer, Emulation","   Working with end users to understand system use cases to help guide validation         Ensuring a tight loop between hardware qualification and the final application use models     Getting yourself into an exciting emulation world of Hybrid, Virtual Solutions, Industry standard High/Low speed IO IPs based subsystems and integration into SoC     from early architecture and design inputs, to pre-silicon validation, to enable post-silicon validation on emulation platform     Motivated individuals to drive Pre-Silicon story of Emulation across entire SoC teams     The teams early engagement with the design team ensures that quality and debuggability are built into the design     We support architecture, verification, System validation, Performance, Power, DFT teams with insights from performance & power characterization to guide future improvements     We work directly with the verification team to enable a comprehensive pre and post silicon test plan     We write tests, build bare metal drivers for industry standard IO IPs, enable frameworks that will allow us to reuse and scale testing from pre-silicon platforms to many ASIC projects         Required Skills and Experience :         BE or BTech in Electronics Engineering     Candidate must have good experience in Pre-Silicon Validation, Emulation/FPGA based platforms     Experience in developing C/C++/SystemC tests in HDL-HVL Co-emulation platforms     Experience in IO bus protocols such as I2C, SPI, USB, and/or PCIe     Experience in debugging tools for systems-on-chip (SoCs) - eg. JTAG, Trace32         Nice To Have Skills and Experience :         Knowledge of ASIC design flow, ASIC prototyping flow, and similar     Knowledge of SystemC/C/C++ and UVM/SV verification languages     Experience in these domains: PCIe, Flash, Memory, CPU, GPU, DRAM     Experience with Emulation Tool Chains: Zebu, Veloce, Palladium         Ground-Breaking Benefits              Learning And Development           Whether you want to learn a new programming language, explore your management potential, or witness the latest innovations at industry conferences, we promise you both the freedom and the support to develop the way you choose.              Sabbatical              We encourage our people to take plenty of annual leave so they remain inspired and refreshed. But thats not even the best part. After four years of working with us, you can take an extended paid four-week sabbatical to really hit pause or pursue a passion project.                Progressive Leave           We treat our people as individuals rather than a resource. Since its important to us to be there for you during the significant moments in your life, we offer flexible, progressive leave. Whether youre growing your family, acting as a primary caregiver, or going through family loss, you can put your family first when it matters the most, without career consequences.              Wellbeing              We create a safe space for you to look after your mental and physical health, with support that range from medical insurance to the workplace mental health platform Unmind. You also have access to a growing number of onsite gyms and yoga, cycling, and running clubs. This is all underpinned by a flexible working policy to help ensure you can be your brilliant self at work.     ",2.11E+11,21-05-2024,19-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Internet,"C++, DFT, USB, FPGA, SOC, Debugging, Equity, Healthcare, Test planning, PCIE",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Engineering - Staff Engineer,"     The role is for SoC Verification in the System Solutions Group (SSG)     The role primarily requires development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team     The Systems Solutions Group (SSG) delivers tool, methodology, architecture, design creation, design verification and physical implementation expertise to enable leading edge customers to complete their most challenging SoC design projects     Our work spans from sub-blocks to full turnkey end-to-end SoCs     Our customers range from start-ups to industry leaders, commercial companies, and government agencies     Our customers develop SOCs for high-performance computing, automotive, aerospace & defense, and more         Responsibilities         Understand the design specification, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.     Responsible to implement and analyze system Verilog assertion and coverage (code, toggle, functional).     Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.     Work as a lead, mentor young engineers and help them in debugging complex problems.     Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.     Adhere to quality standards and good test and verification practices.     Ramp-up on new Verification tools and methodologies using Synopsys Products to enable customers.     Develop innovative solutions to problems with little guidance and implements them independently.     Set task-level goals and consistently meets schedules.     Work with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.        Required       B.E/B. Tech/M.E/M. Tech in electronics with 4-8 years of experience in verification domain.     Prior work experience on IP level or Soc level(Preferred) verification is must.     Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment is desirable.     Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs) is must.     Hands on experience in UVM. C/C++ ,System Verilog verification language.     Good understanding of AXI-AMBA protocol variants is a desirable.     Can work with scripting language (shell, Makefile, Perl )     Strong understanding of design concepts and ASIC flow.     Good problem solving , analytical and debugging skill is must.     Prior work on ARM core verification is desirable.     Prior work on USB, PCIe, MIPI Protocols is desirable     ",20524500011,02-05-2024,31-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"C++, ASIC, Aerospace, USB, Chip design, Analytical, System design, Perl, System verilog, Automotive",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Engineering - Principal Engineer,"       The role is for SoC Verification in the System Solutions Group (SSG)     The role primarily requires development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team         The Systems Solutions Group (SSG) delivers tool, methodology, architecture, design creation, design verification and physical implementation expertise to enable leading edge customers to complete their most challenging SoC design projects     Our work spans from sub-blocks to full turnkey end-to-end SoCs     Our customers range from start-ups to industry leaders, commercial companies, and government agencies     Our customers develop SOCs for high-performance computing, automotive, aerospace & defense, and more                 Responsibilities                     Work with Synopsys customers to understand their needs and define verification scope and activities.                  Understand the complexity and requirements of verification and propose resource requirements to complete the activities.                  Lead team of engineers to perform various pre-silicon verification activities on IPs/Subsystems.                 Anticipate problems and risks and work towards a resolution and risk mitigation plan.                  Assist and mentor the team in day-to-day activities and grow the capabilities of verification team for future assignments.                  Review various results and reports to provide continuous feedback to the team and improve quality of deliverables.                  Report status to management and provide suggestions to resolve any issues that may impact execution.                  Work with peers to improve verification methodology and improve execution efficiency.                  Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.                 Adhere to quality standards and good test and verification practices.                 Ramp-up on new Verification tools and methodologies using Synopsys Products to enable customers.                 Work with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.                      Required                     B.E/B. Tech/M.E/M. Tech in electronics with a minimum of 12+ years experience in SoC/IP/Subsystems verification domain.                 Technical expertise in various aspects of pre-silicon Verification (UVM, Coverage Analysis, Verification plan creation, debugging, etc)                  Good knowledge of various protocols (PCIe, Ethernet, USB, DDR, etc) and/or processor/interconnect/debug architecture.                  Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs) is must.                 Ability to lead a team to perform verification on complex SoC/IP/Subsystems.                 Experience with planning and managing verification activities for SoC/Subsystems/IPs.                 Strong understanding of design concepts, ASIC flows and stakeholders.                 Good communication skills         ",20524500008,02-05-2024,31-07-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, Aerospace, USB, Chip design, SOC, Ethernet, System design, PCIE, UVM, Automotive",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior / Staff SOC Verification Engineer," The system-level verification team in Bangalore is responsible for verifying Arm CPUs and system IPs in the compute subsystems at a pre-silicon stage - using industry-standard emulators and FPGA platforms from major EDA vendors.       Responsibilities:       As part of the team, you will push Arm CPUs, system IPs, and the Subsystem to their functional limits - targeting the IPs internal architecture and how it interacts with the rest of the system.     The role involves developing and running soak tests based on Arm architecture and the IP design, and debugging hardware and software failures in the CPU or the IP and the system around it.     You will work with cross-site design teams, discuss requirements, build test plans, develop tests targeting corner cases, and collaborate to achieve verification goals.     There will be chances to create a difference by actively contributing to Arm verification methodologies which are improved continuously to match design advancements.     Have you worked on verifying either CPUs or other IPs in a system or a subsystem, and have a strong technical background? Then, you are the right match for this job!       Required Skills and Experience :       A good university degree in electronics, computers, or equivalent - with 4 to 10 years of proven experience in verification of CPU, system IPs, and compute subsystems.     Understanding of CPU or SoC architecture and its verification     Deep understanding of digital design concepts and Verilog coding     Good in logical programming using C/C++/assembly     Proficiency in problem-solving and debugging     Proven record of contributing to project execution and delivery, individually or in a team     Good interpersonal and communication skills       Nice To Have Skills and Experience :       Familiarity with hardware acceleration platforms like Emulation     Awareness of CPU architecture features (such as caches, MMU, SMP, coherency, and CPU pipelines)     General understanding of Arm-based systems and protocols like AHB, AXI, ACE, or CHI     Use of scripting languages like Perl/Python/Shell     Knowledge of advanced verification techniques like assertions, property checking, etc     Knowledge of multichip verification     Line management and mentoring of team members             Play    Ground-Breaking Benefits             Learning And Development     Whether you want to learn a new programming language, explore your management potential or witness the latest innovations at industry conferences, we promise you both the freedom and the support to develop when you want it.             Sabbatical        Well always encourage you to take plenty of annual leave, so you stay fresh and inspired. But you know what really does it? When we encourage you to take an extended, paid four-week sabbatical after 4 years of service.           Progressive Leave       you're a human being, not a resource. So its important to us that were there for you at significant points in your life. Whether you're having kids, acting as a primary care giver or have lost a loved one, our flexible progressive leave allows you to put your family first without worrying about your career.           Wellbeing        We create a safe space for you to look after your mental and physical health, with support ranging from medical insurance to the workplace mental health platform, Unmind. Alongside a growing number of onsite gyms, yoga, cycling and running clubs. All of which comes with a flexible working policy, so you can live life and be your brilliant self. ",1.40E+11,14-02-2024,14-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Internet,"C++, Coding, FPGA, SOC, Verilog, Debugging, Healthcare, Perl, IPS, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Lead Engineer(FPGA),"   In this role the ASIC/FPGA Verification Engineers Own and drive verification related activities, provide technical support, and proactively manage tasks to meet schedule goals. Also, actively participate in a team environment, working with verification, architecture, applications, and design teams to develop comprehensive verification plans and address issues.           Primary Responsibilities:             Develop an effective suite of tests and test environments using SystemVerilog UVM based tests to achieve predefined requirement verification goals.     Experience in writing Agents, Drivers, Monitors, Predictors, Scoreboard, and Sequences etc.      Protocols - PCIe, SPI, ARINC 429, Mil 1553, Image processing.     Experience in debugging VHDL based design.     Experience in developing VHDL based verification    environment.        Actively participate in a team environment, working with verification, architecture, applications, and design teams to develop comprehensive verification plans and address issues.     Verification environment development/update for block level and system level.      Own and drive verification related activities, provide technical support, and proactively manage tasks to meet schedule goals.     Help define and develop effective functional assertions and cover points     Verify structural and functional coverage of module and system level test suite.     Advanced skills in various programming languages such as Verilog, System Verilog, PERL     Apply techniques and skills required to identify a root cause of a given issue and very good debugging skills.     Technical guidance to the junior engineers on verification tasks.     Must be ready for travel to abroad on need basis             Basic Qualifications:             4+ years of Industry experience with experience in development, integration verification of ASIC/FPGA.      Bachelors/Masters degree in Engineering (ECE,VLSI)             Preferred Qualifications:             Minimum one project executed as a Project Lead role for avionics FPGA verification.      Minimum 3 years experience in debugging VHDL RTL design.     Minimum 6 years of experience in developing System Verilog UVM verification environment components such as Agents, Drivers, Monitors, Predictors, Scoreboard, and Sequences.      Minimum 5 years of experience with Questasim or similar advanced simulation tools.     Minimum one project experience in DO-254 verification process.      Minimum 5 years of experience in developing functional coverage, assertions and constrained random stimulus with SV/UVM.     One year of experience in DOORS/Jama will be a plus.     One year of experience in the video domain will be a plus.      ",1.31E+11,13-07-2022,11-10-2022,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Aviation,"VHDL, ASIC, Simulation, VLSI, Aerospace, FPGA, Perl, Fire protection, SPI, Technical support",-,9am-6pm,"Full Time, Permanent",Collins Aerospace,Organization,Collins Aerospace,https://img.naukimg.com/logo_images/groups/v1/4887623.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Sr Principal Design Engineer, Digital IP","     Leading design, micro-architecture and integration of IP.     Drive and implement best IP design methodology/practices.     Responsible for RTL, synthesis, timing constraints, CDC, RDC and work with different functions like verification, DFT etc to get to a production ready IP.     Documenting the IP design and micro-architecture for usage by other functions     Provide design support for any silicon related debugs of chips in post-silicon phase.             Job Qualification:         BSEE required, MSEE preferred with 12+ years of industry related experience     Experience in all aspects of RTL design flow from Specification / Micro-architecture definition to design and verification, Timing Analysis, DFT and Implementation.     Proficient in digital design and hands-on experience with Verilog/System Verilog RTL coding     Firm understanding and hands-on experience on Chip Assembly, IP Integration, RTL signoff tools and CDC/RDC/Lint/Synthesis.     Familiarity with Computer architecture: knowledge of microprocessors, bus protocols preferred (AXI/ACE/APB/ATB). Knowledge on CPU architecture, coherency protocols, Virtualization, Core-sight and peripherals like PCIe, USB, DDRs is highly desirable.     Strong domain knowledge of Clocking, Reset, System modes, Power management, debug, interconnect, safety, security and other architectures Know-how of Serial Interfaces, Multimedia, External Bus Interfaces, ISO26262 based functional safety relevant microprocessor architectures is preferred.     Experience leading design teams; self-motivated to drive issues to closure; ability to work with cross functional teams on issues resolution.     Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components.     Excellent written and verbal communication skills     ",2.10E+11,21-02-2024,21-05-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"DFT, Networking, USB, Digital design, SOC, System verilog, PCIE, Virtualization, Principal, Automotive",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,"Noida, Bengaluru","Noida, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principle Engineer - IP Design,"   Seeking highly motivated, energetic, team-oriented Individual Contributor driving roadmaps for IP / SS domain including complete IP portfolio, going deeper into logic design and architecting and developing Complex IPs / Subsystems solutions. Working closely with experienced and motivated team of Global experts in Systems, SoC Design functions to address the design/architectural challenges in the context of the complex IP and overall System level solutions. Work through a wide spectrum of skill from developing High level Specifications to actual design Implementation.             Key Responsibilities             Own and drive Roadmaps for complete IP / Subsystem domains portfolio within global R&D team.     Perform benchmarks against other industry players and ensure differentiating features for our customer with high level of innovation.     Architect and Design complex IP and Subsystems across a range of protocols required for Automotive Self Driving Vehicles (ADAS) both Vision and Radar, In-Vehicle networks, Gateway Systems, Fail Safe Subsystems (ASIL-D) etc.     Own and Lead IP / Subsystem from Concept till IP Design and Development achieving final design performance in integrated system within aggressive, market driven schedules.     Ensure quality adherence during all stages of the IP development cycle and carry out a thorough analysis of existing processes, recommend and implement the process improvements to ensure Zero Defect designs and drive and mentor teams towards that.                 Key Skills           Self starter with 12-15 years of hands-on experience to Architect and Design complex IP design / Sub-system with minimal supervision.     Custom Processor Designs with key DSP functions like those needed for Vision and Radar processing.      Experience in High Speed Serial protocols and associated high speed challenges on controller and PHY for PCIe, Ethernet & MIPI CSI2.     Understanding of key External Memory interface protocols including DDR4 / LPDDR4, QuadSPI Flash interfaces.     Experience in microcontroller architecture, Cache, protocols like AHB/AMBA,AXI.     Extensive hands on knowledge of HDLs (Verilog/VHDL), Scripting languages (Perl, Tcl), C/C++ for hardware modeling.     Understanding of end to end IP development flow including complex CDC, RDC constructs, IP Synthesis, DFT ATPG coverage.     Have worked on Testbench and Testplan development closely with the verification team.     Hands on work on pre silicon validation using FPGA/Emulation Board would be a significant added advantage.           Key Soft Skills               Proficient skills in both written and verbal communication. Can articulate well.      Has a sense of Ownership and engages everyone with Trust and Respect.      Should demonstrate Emotional Intelligence and Leadership values with ability to work well as a part of team both local and remote or multisite.     ",1.11E+11,11-08-2023,09-11-2023,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"C++, VHDL, DFT, Architecture, FPGA, SOC, Verilog, Ethernet, Perl, Automotive",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
AMS Verification Engineer,"         SoC AMS DV for high performance analog products             Work with the designers and system teams to derive and understand the Analog-Digital boundaries and derive AMS test needs                 Work with designers to get the right schematic netlists or models needed for SoC AMS DV             Modeling IPs as needed in Verilog/system Verilog/Verilog-a, Verilog ams etc             Work with Digital DV team to integrate AMS DV env components into the main DV TB             Develop AMS tests as needed, review results with IP designers/Systems etc         ",2.81E+11,28-05-2024,26-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analog, SOC, System verilog, IPS, Testing",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Principal Engineer - DFT,"           E         xperienced DFT Engineer with    12-16       years of industry experience in the VLSI domain to join our dynamic team.              The ideal candidate will have a strong background in Design for Testability (DFT) methodologies and techniques, with a proven      track record     of successfully delivering high-quality DFT solutions for complex System-on-Chip (SoC) designs.              The role requires hands-on experience in DFT architecture, implementation, and verification, along with excellent problem-solving skills and a collaborative mindset to work effectively within cross-functional teams.                     Requirements           12-16       years of industry experience in DFT engineering, with a proven      track record     of delivering successful DFT solutions for complex SoC designs.                         Proficienc         y     in      industry-standard     DFT tools such as    Mentor      Tessent       , Synopsys DFT Compiler, Cadence Encounter Test.                         Strong      expertise     in    DFT architectures       , methodologies, and techniques, including    scan insertion       ,    ATPG algorithms       ,    BIST Architectures, and JTAG       .                         Experience with DFT verification methodologies and tools, including simulation-based and formal verification      techniques, fault     modeling and    coverage analysis       .                         Familiarity with industry standards such as    IEEE 1149.1 (JTAG)       and    IEEE 1687 (IJTAG)       .                         Excellent problem-solving skills and attention to detail, with the ability to analyze complex DFT issues and implement effective solutions.                         Strong communication     and interpersonal skills, with the ability to collaborate effectively within cross-functional teams.                         Proven leadership skills and experience in mentoring junior engineers and driving technical initiatives.           ",2.50E+11,25-04-2024,24-07-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"JTAG, Interpersonal skills, DFT, formal verification, Simulation, VLSI, SOC, atpg, IEEE, Testing",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal SoC Verification Engineer,"         Todays complex SOCs have demanding performance goals       Meeting these goals is critical for success of these parts     The performance verification team is responsible to qualify that the design architecture and implementation meets these goals with detailed metrics analysis and cross correlation across model, RTL, emulation        The candidate is expected to develop in depth understanding of chip architecture and define/ develop performance verification scenarios to test design/ architecture and report bottlenecks/ optimization opportunities. The test cases should cover system scenarios/ benchmarks which stress target path/ feature as well as subsystem analysis.         The reference metrics to qualify the results needs to be synthesized based on references from system architecture team, software team, IP team, industry standards or defined based on abstract use case descriptions available as part of design requirements.         Establish performance correlation with different levels of abstraction - TLM model, RTL and emulation. Also, work with silicon validation to support/ extend the correlation to final silicon and focus analysis based on customer feedback/ quality incident/ special use case requirements.             Some of the challenging responsibilities include:             Designing / developing performance tests (including performance benchmarks) with deep understanding of Use Case and hardware systems         Arrive at actionable list of improvements in design centred around ARM/Network on Chip/Cache coherent Interconnects/DDR Controllers/Memory Subsystems         Working with cross domains - IP owners, Systems and Core design teams to achieve performance verification objectives and / or close performance verification loop with SW deliverables         Analysing big data space and correlate across metrics to identify design/ architecture issues. This usually involves building on more targeted scenarios with the goal to generate adequate data to understand design architecture behaviour under different traffic profiles.       ",80224500001,08-02-2024,08-05-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"System architecture, TLM, Architecture, Test design, Test cases, RTL, big data, Emulators, silicon validation",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SOC Performance Verification Engineer,"     The candidate is expected to develop in depth understanding of chip architecture and define/ develop performance verification scenarios to test design/ architecture and report bottlenecks/ optimization opportunities.      The test cases should cover system scenarios/ benchmarks which stress target path/ feature as well as subsystem analysis.      The reference metrics to qualify the results needs to be synthesized based on references from system architecture team, software team, IP team, industry standards or defined based on abstract use case descriptions available as part of design requirements.      Strong skills in debug, failure re-creation and root cause analysis      Work with peer teams to correlate performance metrics across different platforms (TLM, RTL, Emulation, Silicon validation, applications).      Working with cross domains - IP owners, Systems and Core design teams to achieve performance verification objectives                Job Qualifications          Experience in below areas is needed        Experience with HDL/HVL like Verilog, System Verilog, UVM methodology.      Strong understanding Bus Protocols like AHB, AXI, CHI, ACE, APB      Understanding of processor architecture, debug architecture, Cache Coherency, NIC/NOC Architecture      Understanding of memory subsystems, caches, DDR controllers.      Programming skills in C/C++/ Python or other languages.          User experience to execute, analyze and debug test cases on emulation platform would be an added advantage.      Domain knowledge in at least some of the areas like Graphics/Multimedia/Networking IPs like PCIe, MIPI, Ethernet, USB etc.      ",60224501443,06-02-2024,06-05-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Graphics, System architecture, C++, Networking, USB, SOC, Ethernet, System verilog, Test cases, Python",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,"Noida, Bengaluru","Noida, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Design Verification Engineer,"10+ years of experience verifying ASIC/FPGA devices: Experience in developing HVL (System Verilog) based test environments, developing, and implementing test plans, implementing, and extracting verification metrics such as functional coverage: Experience high-speed protocols like Pcie/USB and AXI : Experience on verification methodologies such as VMM/OVM/UVM:",2.81E+11,28-05-2024,26-08-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design Verification, ASIC Verification, OVM, Verilog, ASIC Design, System Verilog, UVM",-,9am-6pm,"Full Time, Permanent",Symphoni Hr,Organization,Symphoni Hr,https://img.naukimg.com/logo_images/groups/v1/3871282.gif,Malaysia,Malaysia,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL Verification,"   ?         Strong knowledge of digital electronics and basic VLSI design flow              Proficient in Verilog, System Verilog , C              Be able to understand design specification and come up with the test cases    and    implement test benches             Knowledge of AMBA protocol, PCIE, and DDR    is a bonus       Be able to understand design specification and come up with the test cases     and Knowledge of AMBA protocol, PCIE, and DDR is a bonus       Experience:           Expertise in front-end verification using System Verilog-based testbenches.             Should have developed System Verilog /C based test cases and participated in complete verification cycle including coverage closure and Gate Level Synthesis             Good understanding of integrating C with System Verilog test cases             Able to define verification methodologies and quality metrics for verification projects.             should have expertise in defining test plans for Block, IP, Sub-System and SoC verification             Expertise with ASIC simulation, regressions, and coverage tracking tools.             Experience in defining and closing coverage requirements.       ",2.70E+11,27-02-2023,28-05-2023,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, Front end, Simulation, Digital electronics, SOC verification, rtl verification, System verilog, PCIE, Test cases",-,9am-6pm,"Full Time, Permanent",Manjeera Digital Systems Pvt Ltd,Organization,Manjeera Digital Systems Pvt Ltd,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Prinipal ASIC Design Engineer,"     MaxLinear is seeking a Senior Principal ASIC Design Engineer to join our Digital ASIC Design group      Digital ASIC team provides innovative ASIC solutions for the challenges in the wireless communications domain      In this role, you will be responsible for architecture, micro-architecture and design of networking components (eg packet processors), interface and system control logic, as well as integration of embedded processors for multi-CPU SOC environments      The design activity requires understanding of packet processing architectures, computer network fundamentals, digital design fundamentals and knowledge of CMOS logic fundamentals      Engineer should be well versed in industry standard design and verification methodologies      Knowledge and expertise with design and verification tools is a must      Experience in low power design is desirable        The ideal candidate will be a curious engineer, with unsatiated thirst for knowledge and technology and a problem solver with a never give up attitude      The person shall work with cross domain teams and leverage the differences in skill sets      Engineering is about teamwork, collective brainstorming, and precise unambiguous communication      The ideal candidate shall aspire to achieve these goals             Qualifications                BE/M.Tech in Electronics Engineering          15+ years of experience in Digital ASIC implementation at subsystem level or chip level including RTL design skills using Verilog, System Verilog or VHDL          Strong analytical and problem-solving skills          Proved expertise in translating engineering requirements to working ASIC solutions meeting PPA.          Strong fundamentals and proven expertise in digital logic design, CMOS technology and ASIC design methodology.          Strong fundamentals in basic circuit design, device physics          Strong fundamentals in programming, CPU architecture and SOC systems.          Specialization in Communication systems, Networking, or Processor systems          Passion for learning and engineering great solutions.          Block level verification using SV, UVM or C using industry standard tools.          Basic knowledge and ability to synthesize and perform STA with industry standard tools either for ASIC or FPGA          Proven written and verbal communication skills that demonstrate clarity of thought and conviction.          Working knowledge of one or more scripting languages and ability to use them to automate/accelerate design and analysis tasks.              ",1.70E+11,17-04-2024,16-07-2024,EducationalOccupationalCredential,108,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VHDL, ASIC, Networking, RF, FPGA, Digital design, Analytical, Analog, Circuit designing",-,9am-6pm,"Full Time, Permanent",Maxlinear,Organization,Maxlinear,https://img.naukimg.com/logo_images/groups/v1/4719177.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Principal ASIC Design Engineer - DSP,"     MaxLinear is seeking a Senior Principal ASIC Design Engineer to join our Digital ASIC Design group     Digital ASIC team provides innovative ASIC solutions for the challenges in the wireless communications domain     In this role, you will be responsible for micro-architecture and design of Digital Signal Processing modules (eg filters, demodulator, custom digital signal processors), as well as integration of Digital Signal Processing sub-systems     The design activity requires understanding of digital communication systems, digital design fundamentals and knowledge of CMOS logic fundamentals     Engineer should be well versed in industry standard design and verification methodologies     Knowledge and expertise with design and verification tools is a must     Experience in low power design is desirable       The ideal candidate will be a curious engineer, with unsatiated thirst for knowledge and technology and a problem solver with a never give up attitude     The person shall work with cross domain teams and leverage the differences in skill sets     Engineering is about teamwork, collective brainstorming, and precise unambiguous communication     The ideal candidate shall aspire to achieve these goals            Qualifications                BE/M.Tech in Electronics Engineering         15+ years of experience in Digital ASIC implementation at subsystem level or chip level including RTL design skills using Verilog, System Verilog or VHDL         Strong analytical and problem-solving skills         Proved expertise in translating engineering requirements to working ASIC solutions meeting PPA.         Strong fundamentals and proven expertise in digital logic design, CMOS technology and ASIC design methodology.         Strong fundamentals in basic circuit design, device physics         Strong fundamentals in programming, CPU architecture and SOC systems.         Specialization in Digital Signal Processing or Communication systems         Passion for learning and engineering great solutions.         Block level verification using SV, UVM or C using industry standard tools.         Basic knowledge and ability to synthesize and perform STA with industry standard tools either for ASIC or FPGA         Proven written and verbal communication skills that demonstrate clarity of thought and conviction.         Working knowledge of one or more scripting languages and ability to use them to automate/accelerate design and analysis tasks.           ",1.70E+11,17-04-2024,16-07-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VHDL, ASIC, RF, FPGA, Digital design, Analytical, Analog, Circuit designing, System verilog",-,9am-6pm,"Full Time, Permanent",Maxlinear,Organization,Maxlinear,https://img.naukimg.com/logo_images/groups/v1/4719177.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"Must have worked on development of testplan, testbench components, verification environment, interface agents, Scoreboard in UVM Must have executed at-least 1 to 2 SoC/IP Verification projects Skills to debug RTL & testbench issues, test failures Required Candidate profile Experience in SOC/IP/block level functional verification using System Verilog/UVM.  Strong knowledge of UVM, System Verilog.  Knowledge of industry standard like Ethernet, PCIe, MIPI, USB, AMBA.",3.11E+11,31-05-2024,29-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"SoC, System Verilog, MIPI, SOC Verification, PCIe, UVM, Ip Verification",-,9am-6pm,"Full Time, Permanent",Acumen Training And Hr Solutions,Organization,Acumen Training And Hr Solutions,-,"Ahmedabad, Chennai, Bengaluru","Ahmedabad, Chennai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Principal Digital IC Design Verification Engineer,"       MaxLinear is seeking Principal    Digital IC Design Verification    Engineer to work from our Bangalore, India Design Centre     You will be responsible for the verification of Ethernet / communications / digital signal processing (DSP) SOCs       The subsystems include Ethernet, DSP functions, CPU subsystems and peripheral interfaces     Responsibilities include creating verification specifications and plans, defining block and top-level test benches, and executing plans with simulation     The ideal candidate will have an ASIC verification background with experience in SOC verification using leading edge verification tools and methods        Qualifications              Previously developed packet-based test bench using UVM verification methodology         Experience in creating and maintaining block level test benches and converting them for top level usage         Experience in random and directed test methods, coverage analysis (code coverage and functional coverage) and score boarding         Strong System Verilog coding skills including writing assertions         Experience with high speed and network interfaces (e.g. SERDES, GigE, 10GE, etc.)         Expertise in Ethernet MAC and IP transport         SOC architectures, high speed interconnect buses such as AXI, AHB, APB, serial protocols like USB 3, PCIe etc and interfaces such as SERDES, I2C, Ethernet etc         Exposure to communications/DSP building blocks and/or SOC functional modules         Experienced with Ethernet MAC and PHY, physical layer devices/transceivers, switching fabric         Experienced with layer 2, layer 3 switching and networking protocols, e.g. Ethernet, L2TP tunneling, IP forwarding, MPLS, switching, routing, and packet processing         Strong logical and creative problem-solving skills with excellent analytical and debugging skills         Formal verification experience will be a plus         Must be a flexible self-starter who can ramp up with new technologies, products, etc         Motivated, and able to work effectively under pressure.         Good written and oral communication skills         Required Experience: BS/MS CS/EE degree and 14 years of experience or Ph.D. and 8 years of experience             ",2.01E+11,20-05-2024,18-08-2024,EducationalOccupationalCredential,168,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"SAN, RF, Coding, USB, SOC, Ethernet, Debugging, System verilog, MPLS",-,9am-6pm,"Full Time, Permanent",Maxlinear,Organization,Maxlinear,https://img.naukimg.com/logo_images/groups/v1/4719177.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
FPGA Design Engineer,"               plan and execute unit and cluster level implementation of RTL, develop the wrapper logic, map the design onto the state of the art FPGA platforms and ensure that the design is meets the quality and performance.                               Will be responsible for developing testbench in SV/UVM to verify the sanity of the design prior to the FPGA testing.                                 work with architects to understand and influence the units architecture, plan and implement design changes in Verilog or SV, plan and implement verification environment in UVM, and execute the verification plan until all quality criteria are met.                                                               FPGA Engineer ( FPGA Design)                                   PhD / Masters / Bachelors Degree in Electronics or Computer Engineering                                 5 + yrs Industry experience                                  Design/RTL experience in Verilog or SV is a must.                                 Proficient in FPGA tools such as Synplicity, Xilinx Vivado and ChipScope usage ( Experience with one of MPSOC, RFSOC, Ultrascale devices is required)                                 Experience in FPGA timing constraints, timing analysis, clock domain crossing.                                 Experience of timing closure of large designs requiring > 200 MHz clock frequency and high fpga utilization                                 Domain knowledge in Digital Baseband Hardware / Signal Processing for LTE / 5G / WLAN is desirable                   ",1.30E+11,13-03-2024,11-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Software Product,"Semiconductor, FPGA, Chip design, Verilog, Ethernet, Signal processing, PCIE, Xilinx, UVM, Automotive",-,9am-6pm,"Full Time, Permanent",Leapfrog Semiconductor,Organization,Leapfrog Semiconductor,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
RTL/Logics Design Engineer,"   Create and develop technical drawings and specifications for new products or product improvements     Research and analyze data to determine customer needs and requirements     Develop and produce 3D models using computer-aided design (CAD) software such as SolidWorks, AutoCAD, or CATIA     Produce detailed drawings and specifications for parts and assemblies     Collaborate with other members of the product development team to ensure that designs are manufacturable, cost-effective, and meet customer requirements     Conduct design reviews and make necessary revisions to designs     Excellent analytical and problem-solving skills     Strong communication and interpersonal skills   ",3.11E+11,31-10-2023,29-01-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Electronics Manufacturing,"CATIA, 3D, Interpersonal skills, AutoCAD, Analytical, CAD, Research, RTL, Cost, Solid works",-,9am-6pm,"Full Time, Permanent",Soc Bridge,Organization,Soc Bridge,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Design Verification Engineer,"           Proficiency in SystemC, C++, and SV/Verilog, coupled with hands-on coding experience in these languages.      Strong aptitude for debugging and effective communication.      Familiarity with scripting languages (desirable).                        ",2.90E+11,29-01-2024,28-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, C++, VLSI, Coding, Verilog, Debugging, Silicon, Scripting",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Sr Design Verification Engineer,   Qualifications         Bachelors or masters degree in Electronics or related concentration         Experience         7-10 years of Industry Experience on live projects         Must Have skills (Technical + Behavioral)         Methodology: UVM     Languages: System Verilog     Verification knowledge is must. Person should have worked on UVM based design verification     Should have expertise in either IP level DV or SoC level DV     Protocol Knowledge: PCIe OR Ethernet OR DDR OR AXI/ SPI/ UART or any other protocol     >7Y Person should have lead a team of ~5 member team for technical side of project     Good oral and written communication skills. This job requires the ability to work effectively within diverse teams.          Good to Have skills (Technical + Behavioral)         Knowledge of the Perl Scripting language     Intel project experience           ,2.81E+11,28-08-2023,26-11-2023,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Design verification, SIDE, SOC, Ethernet, UART, System verilog, PCIE, Perl, SPI, UVM",-,9am-6pm,"Full Time, Permanent",Coders Brain Pvt Ltd,Organization,Coders Brain Pvt Ltd,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Engineer II - VLSI (Design and Verification),"   Deliver standards-compliant IP blocks for use in OTN / Ethernet / CXL / PCIE FPGAs or ASICs.     Lead ASIC or FPGA projects      Streamline ASIC development process with advancing tools/scripting.     Architect, develop and document the verification environment using SystemVerilog + UVM     Develop test plan.     Develop and execute individual test-cases against the RTL     Issue and track bug reports from inception to closure     Working with our external customers and/or internal engineers to verify, validate and deliver designs for use in OTN / Ethernet FPGAs or ASICs     Mentor junior engineers         What You'll Need         B.E/M.Tech with 5+ years of experience in ASIC or FPGA development     Telecommunications Protocol knowledge (OTN, Ethernet, CXL, PCIE etc)     Solid experience with Verilog and SystemVerilog     Experience with simulation tools     Experience in SystemVerilog+UVM     Excellent ability to use Randomized and Directed Verification Methodologies     Experience with Unix/Linux Shell scripting     Experience with source code revisioning systems, SVN, CVS, RCS eg     Experience in OTN / Ethernet transport systems     Experience in CXL / PCIE     Experience with Debugging Tools     Experience with PERL, TCL, Python and C/C++ programming         As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:         Competitive Compensation Package     Restricted Stock Units (RSUs)     Hybrid Working Model     Provisions to pursue advanced education from Premium Institute, eLearning content providers     Medical Insurance and a cohort of Wellness Benefits     Educational Assistance     Advance Loan Assistance     Office lunch & Snacks Facility   ",2.51E+11,25-11-2023,23-02-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Unix, ASIC, Simulation, Linux, Networking, FPGA, Verilog, Perl, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"     Performing design verification methods for the in house and client projects       Ability to communicate effectively design team     Leading the team of senior and junior engineers on completing the projects as per client?s requirements     Supporting and monitoring the team?s progress towards completion of the assigned tasks and project         We expect         Focussed on fulfilling the customer requirements with deliverables on time     To have a positive and productive approach towards the organization     Interacting with clients on the project discussions and deliverables     Interaction with the internal design team     Technical justification and clarification with the customer on projects     Good leader to have an enigmatic approach towards problem solving, decision-making and innovative skills     Work closely with BD and Director (Engineering) on Project discussions and requirements         Expertise and Basic Qualification         5-10 years? experience in design verification     Must be BE/ME in ECE, EEE and E&I (Other relevant degree course)     In depth knowledge on protocols such as Ethernet, PCIe, MIPI, USB or similar is required     Must have executed at least 2 SoC Verification projects     In depth knowledge on multiple testbench architectures     Experience constructing chip-level System Verilog and UVM test bench environments, writing System Verilog Assertions (SVAs), with embedded software design and test     Track record of successfully executing block or chip-level verification plans     Strong Proficiency in one or more of Verilog, SystemVerilog& VHDL is required     Very good understanding of verification concepts, self ?checking test benches with experience in any functional simulator is required     Very good understanding of SW/HW debug methodologies with prior experience in any of standard SW/HW debug tools (Identify , chipscope , SignlTap , Logic Analyzer etc)     Good understanding of synthesis and timing analysis concepts is required     Experience in any of the scripting language is required     Complex problem solving and debugging skills are essential     Knowledge about formal verification will be plus     Strong communication skills and ability to interact with customer as well as peers is required   ",1.91E+11,19-07-2023,17-10-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"VHDL, Software design, USB, Verilog, Ethernet, System verilog, PCIE, UVM, Monitoring, Embedded software",-,9am-6pm,"Full Time, Permanent",Chiprime Semiconductor,Organization,Chiprime Semiconductor,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior Design Engineer,"               You will be a member of the FPGA development team designing and developing complex FPGAs for use in state-of-the-art embedded systems       As an FPGA Senior Design Engineer / Module Lead, you will be involved in requirements gathering, architecture and detailed design of FPGAs, coding, code walk, development of verification and validation plans, documentation of design, verification / validation, user guides, etc     , technical reviews, maintaining Quality standards as per the Project Quality Guidelines and mentoring team members                    Requirements                   Experience in architecture design, development and verification of complex FPGAs         Excellent RTL coding skills in Verilog/VHDL         Familiarity with AMD (Xilinx) / Intel (Altera) / Lattice / Microchip FPGAs         Familiarity with AMD (Xilinx) ISE, Vivado / Intel (Altera) Quartus / Lattice Diamond / Microchip Libero FPGA tools         Experience in Functional verification using ModelSim         Familiarity with high speed interfaces: PCIe, SPI-4.2, SFI-4.2, Gigabit Ethernet, UTOPIA, POS PHY, USB2/3, DDR3, SPI, UART, I2C, Aurora etc.         Exposure to FPGA Static Timing Analysis         Knowledge of scripting languages (TCL, Python)         Knowledge of Interfacing FPGA to ADC, DACs         Experience in FPGA on chip debugging- Chipscope/ Signaltap         Test bench development in VHDL / Verilog / System Verilog         Familiarity with hardware test equipment: High Speed DSO, Logic Analyzer, Spectrum Analyzer, Network Analyzers, Traffic Generators, etc.         Knowledge of high speed Microprocessors / Micro-controllers, L2/L3 switching, TCP/IP and other networking protocols         Understanding of Hardware Schematics         Familiarity in Quality Process and Configuration Management tools         Good oral and written communication skills         Strong organizational, presentation and motivational skills                    Experience:                 3 to 5 years in FPGA Development               Education Qualification:                   BE / B.Tech / M.Tech in Electronics Communication Engineering     ",1.31E+11,13-07-2023,11-10-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"VHDL, static timing analysis, FPGA, RTL coding, Debugging, System verilog, PCIE, Microchip, SPI, Python",-,9am-6pm,"Full Time, Permanent",Processor Systems,Organization,Processor Systems,https://img.naukimg.com/logo_images/groups/v1/4617811.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification Engineer,"   You are an open and honest communicator who values your team      You are innovative, enjoy bringing new ideas to the table and are receptive to ideas and feedback from others      Youre passionate about advancing the state of the world through new technology      You enjoy the ambiguity and pace of a startup environment          What you will be doing:          Develop and execute block level simulation environment and verification test suite to ensure complete use case functionality      Execute chip level simulation, verification and coverage and regression      Develop and manage engineering handshake with design service partner      Collaborate with other stakeholders on discussions for product features            What we expect to see:            BS/MS in EE/ECE (top university, top grades) with 3-12+ years of experience in Design Verification      Hands-on experience and ability to master new technologies and complex systems      Proven technical skills and track record in successfully driving Si to production      Working experience of Verilog, System Verilog and verification of SoC and new IP blocks      Experience in bus interface verification and Bus Functional Models (BFM)      Effective English communications for cross site co-work            What we would be happy to see:            Experience in standard interfaces protocols (USB/PCIe) and common IP blocks      Skilled in system verification such as FPGA prototype buildup and debug      Familiarity with script programming such as shell script, make, Python, etc      Startup experience, ML SoC development    ",90323500118,09-03-2023,07-06-2023,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Design verification, Prototype, Simulation, FPGA, USB, SOC, Shell scripting, System verilog, PCIE, Python",-,9am-6pm,"Full Time, Permanent",Memryx Inc.,Organization,Memryx Inc.,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Signal and Power Integrity Engineer,infinipack  is looking for Signal and Power Integrity Engineer  to join our dynamic team and embark on a rewarding career journey    Conduct signal integrity simulations for PCB designs.     Analyze power distribution networks.     Optimize circuit designs for signal and power integrity.     Troubleshoot and resolve signal integrity issues.     Support design teams with technical expertise.     Perform lab measurements and correlate with simulations.     Maintain up-to-date knowledge of industry best practices.   ,3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"high speed board design, emi, usb, board design, oscilloscope, hspice, orcad capture, ansys, hyperlynx, timing analysis, spi, pcb, hfss, signal integrity, orcad, cadence allegro, ddr, hardware design, pcb designing, i2c, power integrity, thermal analysis",-,9am-6pm,"Full Time, Permanent",Infinipack,Organization,Infinipack,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior HAPS Validation Engineer,"     FPGA Engineer position is your opportunity to join one of the industry's leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about FPGAs and computer architecture. As the FPGA Engineer for Axiado, you will have the opportunity to work in design verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design and Software teams, and report into the Engineering organization.          ?       KEY RESPONSIBILITIES           Help set up FPGA/Emulation platform (Synopsys HAPS) and device modeling         Help set up FPGA/Emulation debugging tools         Help modify the SoC design for the FPGA platform;          Duties include modeling, debugging, verification and SW support          Work with SoC design engineers, verification team, systems team and software engineering to perform early prototyping, debug issues and identify fixes; and          Support test program development, chip validation, and chip life until production maturity.            Qualifications               Knowledge of RTL logic design (Verilog), strong experience working with FPGAs. Familiarity with PCIe, USB, Ethernet, ARM, and other commonly used blocks in SoC designs;      ",2.01E+11,20-05-2024,18-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"Security management, USB, FPGA, SOC, Verilog, Ethernet, Debugging, System integration, PCIE, Logic design",-,9am-6pm,"Full Time, Permanent",Axiado Corporation,Organization,Axiado Corporation,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior HAPS Validation Engineer,"     FPGA Engineer position is your opportunity to join one of the industry's leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about FPGAs and computer architecture. As the FPGA Engineer for Axiado, you will have the opportunity to work in design verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design and Software teams, and report into the Engineering organization.          ?       KEY RESPONSIBILITIES           Help set up FPGA/Emulation platform (Synopsys HAPS) and device modeling         Help set up FPGA/Emulation debugging tools         Help modify the SoC design for the FPGA platform;          Duties include modeling, debugging, verification and SW support          Work with SoC design engineers, verification team, systems team and software engineering to perform early prototyping, debug issues and identify fixes; and          Support test program development, chip validation, and chip life until production maturity.            Qualifications               Knowledge of RTL logic design (Verilog), strong experience working with FPGAs. Familiarity with PCIe, USB, Ethernet, ARM, and other commonly used blocks in SoC designs;      ",2.01E+11,20-05-2024,18-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Consumer Electronics & Appliances,"Security management, USB, FPGA, SOC, Verilog, Ethernet, Debugging, System integration, PCIE, Logic design",-,9am-6pm,"Full Time, Permanent",Axiado Corporation,Organization,Axiado Corporation,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DFT Engineer,"   Experience    : 4 Years        Education    : B.E, M.E, M.Tech, B.Tech        Role :           Experience in JTAG, MBIST , Scan Compression, ATPG, Fault Simulation.          Experience with industry ATPG tools Synopsys Tetra MAX, Cadence Encounter Test or          Mentor Fast Scan ATPG tools Synopsys DFT scan insertion.          Experience with industry simulation tools such as VCS, ModelSim, NC Verilog etc.          Pattern Simulation with and without timing annotation & debugging          modesExperience in DFT related verification and GLS, SDF simulations          Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST and JTAG related issues              Willingness to learn new skills and apply new technologies.Strong communication skills and the ability to collaborate in a global team is essential.Self-motivated, ability to work independently and excel in a team environment                    Job Description :       Bachelor's/Masters degree in Engineering with 4-12 years of relevant experience in DFT      ",1.80E+11,18-03-2024,16-06-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"JTAG, DFT, Excel, Simulation, Verilog, atpg, VCS, Debugging, ModelSim, Silicon",-,9am-6pm,"Full Time, Permanent",Maxvy,Organization,Maxvy,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
AMS Verification Engineer,"   Experience    : 5 Years        Education    : B.E, M.E, M.Tech, B.Tech        Role :           Methodology Definition: Define and implement robust mixed-signal verification methodologies.          Hands-On Verification: Conduct thorough verification of Analog Mixed-Signal designs.          understanding of analog concepts and circuits.          HVL Expertise: Utilize industry-standard HVL-based methodologies such as SV/UVM/Verilog for effective verification.          Signal Integrity Modeling: Experience with SV Real/Wreal/RNM Modeling and SPICE models.          Component Verification: Verify critical components including multiphase regulator, Switching regulators, Filters, ADCs, and Power circuitry.          Low Power Focus: Exposure to Low Power and mode      transition verification techniques.          Collaboration: Work closely with cross-functional teams to seamlessly integrate AMS verification within the overall system.            Job Description :       We are looking for a highly skilled Analog Mixed-Signal (AMS) Verification Engineer. If you have an experience in defining and implementing mixed-signal verification methodologies, hands-on experience in AMS simulations, and expertise in HVL-based methodologies,    ",60324500428,06-03-2024,04-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Analog, Mixed signal, Focus, Verilog, Transition, UVM, Signal integrity",-,9am-6pm,"Full Time, Permanent",Maxvy,Organization,Maxvy,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
FPGA Senior Development Engineer,"       Qualification : B.E.,/B.Tech in Electronics and Communication         Experience : around 8 to 12 years.         Languages : VHDL/Verilog       Skill sets     ?     -Worked on Networking and Telecommunication      -Ethernet and SDH technologies      -Ethernet MAC(AXI data stream interface) and PHY interfaces(RGMII/GMII)      -10Mbps to 100Gbps Ethernet      -Ethernet Protocols(IP/UDP, ARP/RARP, PING)      -MDIO, AXI4-lite, I2C, SPI interfaces      -SDH-POS/ATM      -DDR2/DDR4      -Good knowledge on CDC      -Vivado      -Simulation using Vivado      -timing analysis      -On-board testing and debug      ",2.70E+11,27-03-2024,25-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Design Verification Engineer,Printing & Publishing,"VHDL, Networking, Simulation, Development Manager, FPGA, Verilog, Ethernet, Consulting, Telecommunication, SPI",-,9am-6pm,"Full Time, Permanent",Beechi Vidya Kendra Trust,Organization,Beechi Vidya Kendra Trust,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
DDR5 / SerDes Verification Engineer,"         We are seeking a skilled and motivated DDR5/SerDes Verification Engineer to join our organization       As a DDR5/SerDes Verification Engineer, you will be responsible for verifying and validating the functionality and performance of DDR5 memory subsystems and high-speed SerDes interfaces     In addition to strong DDR5 and SerDes verification expertise, knowledge and experience with sideband I2C and I3C protocols would be considered a plus     Candidate should have Design and implement advanced verification environments and test benches using SystemVerilog/UVM       ",2.50E+11,25-01-2024,24-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VLSI, Silicon, System verilog, UVM, Testing",-,9am-6pm,"Full Time, Permanent",Smart Soc Solutions,Organization,Smart Soc Solutions,https://img.naukimg.com/logo_images/groups/v1/4629733.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior/ Lead Verification Engineer," Build world class, cutting edge team, processes and verification architecture for high performance memory interface IP and associated testchips.Detailed Requirements :Lead a team of verification engineers to delivering high quality DDR and other memory interface PHY?s.     Ensure skilling of the team both in terms of tools and protocol exposureEnsure growth and career development of teamManage project execution and deadlines and deliver high verified IP in a timely manner     Build an agile verification environment with high levels of reuse and modularity     Develop coverage and other necessary metrics to objectively define the quality of the verification effort     Be a expert on memory interface protocols and drive verification well and beyond ?standard? practicesDrive channel and jitter modelling     Drive firmware developmentMaintain sophisticated regression suites with varying levels of exhaustiveness     Carefully map out a randomization strategyCreate verification collateral that will accompany the IPInteract with CTO and other technical leaders in the company to define verification roadmapDrive formal verification strategy and executionSupport IP through design phase as well as post-siliconUnderstand and optimally use available VIPPlan team composition and growthEductational qualifications :Bachelors degree in electronics/computer engineering/computer scienceMasters degree in electronics/computer engineering/computer science preferred     Experience :10-15 yrsTechnical qualifications :Experience in leading verification for high performance memory interface IP like LPDDRx,DDRx, HMBx and/or GDDRx etc..     ?from scratch to post-silicon support (end-to-end verification cycle) and good understanding of associated protocols is very preferablePrior experience in leading high-performance verification teams and delivering on aggressive deadlines.      Must be a hands-on technical leaderStrong skill and experience in system verilog and UVMStrong skill and experience in simulators (NCSim / VCS / ModelSim / Questa)Strong scripting skills in python, perl, C and C++Experience and exposure to standard industry protocols like AHB / AXI / ACE / ACE / APB / JtagExperience with using complex VIP, scoreboards, trackers, assertions etc.Experience with gate level simulation, power aware simulation and formal verification ",1.51E+11,15-09-2022,14-12-2022,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Computer science, formal verification, Simulation, Agile, Perl, System verilog, ModelSim, Silicon, Firmware, Python",-,9am-6pm,"Full Time, Permanent",Kalatronics,Organization,Kalatronics,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Hardware Validation Engineer,"     The candidate will be responsible for validation of individual IP Modules/ SoC/ System within System Validation Team         Own develop system validation charter, collateral methodologies         Build verification models integrate with validation environment         Develop test cases, verify test cases and debug failures         Build scalable automated environment for current and future chip sets/ products         EXPEREIENCE REQUIRED     5 + years of experience in validation of IP Modules/ SoC/ System       EDUCATION REQUIRED     Must have a Bachelors or Master s degree in Electronics/ Communication Engineering or equivalent       SKILLS         Expertise in post silicon validation environment using HS interface instrumentation         Experience in FPGA/ pre silicon domain         Fluency in programming languages scripting         Knowledge of understanding in hardware verification environment mapping the test cases to silicon/ system validation of modules such as         USB/ ETH/ PCle/ Memories/ Power etc. are relevant         Familiarity with hardware design [ Schematic/ Layout Design]         Anticipate failure modes, and enhance test content to stress the design and identify bugs         Strong technical and communication skills     ",1.41E+11,14-10-2022,12-01-2023,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"Layout design, FPGA, USB, SOC, Hardware design, Programming, Instrumentation, Silicon, Test cases, silicon validation",-,9am-6pm,"Full Time, Permanent",Saankhya Labs,Organization,Saankhya Labs,https://img.naukimg.com/logo_images/groups/v1/144144.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
ASIC Verification Engineer,"   SocBridge is looking for ASIC Verification Engineer to join our dynamic team and embark on a rewarding career journey     Develop and implement verification plans for complex ASIC designs to ensure compliance with specifications and standards     Collaborate with the design and architecture teams to understand the functional requirements and performance goals of the ASIC     Design and develop advanced verification environments, testbenches, and test cases for functional and performance verification     Conduct simulations, debugging, and regression testing to validate the functionality and performance of the ASIC     Work closely with RTL designers to identify and resolve design issues, ensuring high-quality and bug-free ASIC designs     Develop and maintain verification documentation, including test plans, coverage reports, and verification reports     Utilize industry-standard verification methodologies and tools to achieve comprehensive ASIC verification     Collaborate with cross-functional teams to ensure successful integration of the ASIC into the overall system     Stay updated on the latest verification methodologies, tools, and industry trends to enhance the verification process     Participate in design reviews and contribute to the improvement of the overall ASIC development process   ",1.40E+11,14-02-2024,14-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Electronics Manufacturing,"soc verification, regression testing, test cases, digital design, vhdl, verilog hdl, rtl design, apb, axi, rtl coding, debugging, ahb, perl, system verilog, asic development, asic, sta, asic verification, vlsi design, c, ovm, rtl, uvm, asic design, verilog, vlsi, pcie",-,9am-6pm,"Full Time, Permanent",Soc Bridge,Organization,Soc Bridge,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Staff Engineer I - VLSI,"     Were looking for the Wavemakers of tomorrow.                    What Youll Do                        Will be responsible for verification of IP, Block, or Subsystem at Soc Level.                      Generate appropriate documentation for verification.                      Responsible for analyzing/debugging given blocks/tasks in verification.                      Should be able to develop own verification environment, verification components developed.                      You will report to Lead Engineer.                    What Youll Need:                        7+ years of experience with a Bachelors/ Masters degree in the field of Electrical, Electronics, or computer engineering                      Should have a good understanding of verification flow, challenges, and requirements of functional verification.                      Have worked on IP level or Block level or SoC level functional verification.                      Experience with digital verification aspects such as constrained random verification, functional coverage, code coverage, assertions, methodology philosophy.                      Expert in System Verilog, Verilog, and OVM/UVM verification methodology.                      Have working experience on AMBA interface protocols (AXI, AHB, APB) and CHI protocol.                      Knowledge of Verilog/System Verilog, digital simulation, and debugging is a must.                      Hands-on experience working with the following protocols is desired - PCIe/CXL/HBM 2/2E/HBM3.                      Experience with Perl, Python or similar scripting languages will be helpful.                      Ability to adapt learn, quickly and willingness to proactively take on responsibilities beyond the job description to accomplish team goals.                ""Hybrid work environment""                    As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:                  Competitive Compensation Package          Restricted Stock Units (RSUs)          Hybrid Working Model          Provisions to pursue advanced education from Premium Institute, eLearning content providers          Medical Insurance and a cohort of Wellness Benefits          Educational Assistance          Advance Loan Assistance          Office lunch Snacks Facility      ",90124501490,09-01-2024,08-04-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Wireless, Simulation, VLSI, Networking, SOC, Perl, System verilog, Medical insurance, UVM, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Senior/Junior Verification Engineer,"   Work as part of a dynamic, motivated, hardworking team      Leading the verification team delivering end to end verification, handling block and full-chip verification of complex SoCs      Your responsibilities may include Verification environment development, Test cases development, Function and code Coverage Analysis, software integration, etc.      You may also work on Verification IP development or IP Verification activities              Required Skills          Strong technical fundamentals with superior analytical and problem solving skills, familiarity with OOPs and scripting languages      Very strong proficiency in HVLs and HDLs (SystemVerilog, Verilog, VHDL, etc.)      Prior expertise with UVM based test bench with assertion is a big plus      Working experience in functional coverage and constrained random testing      Expertise in verification of protocols like Ethernet, PCIe, AXI, MIPI, SATA, USB, SAS, DDR, etc.      ARM based SoC verification is a big plus      Good communication skills, both written and oral    ",40723500616,04-07-2023,02-10-2023,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"VHDL, SAS, USB, Analytical, Verilog, Ethernet, PCIE, Test cases, SATA, UVM",-,9am-6pm,"Full Time, Permanent",PerfectVIPs,Organization,PerfectVIPs,https://img.naukimg.com/logo_images/groups/v1/4618805.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
"Mgr II, ASIC Digital Design","       We re looking for Senior ASIC Digital Design Manager to join Synopsys Solutions Group, Digital IP Subsystems Team in Hyderabad.              Come and be part of a collaborative team environment that innovates and develops the latest DesignWare IP Subsystem solutions that enable the way the world designs. Join the Synopsys Subsystems Team            In this role,              As a Subsystems Manager,              You are responsible for hands-on and also foreseeing the RTL Design, Verification, Architecting Integrating the Subsystems, signing off on the front-end implementation flows, Work with Design and Verification teams driving the life-cycle of the Subsystems from requirement to release phases.              You are responsible for managing the local teams in Hyderabad, customer communication, requirements-to-deliverables, and on-time delivery of Subsystems.                          Requirements Skills:                  --- Experience in Managing remote teams, Independently, for a minimum of 4 to 5 years.            --- As a Techno-Manager,            -- knowledge of one or more of protocols AMBA (APB, AXI, CHI), DDR/PCIe/Ethernet/USB/UFS and other interface protocols.            -- Programming skills such as System Verilog, TCL, Perl or Python.            -- The ability to motivate the team and drive innovation.            -- The ability to extract detailed requirements from high-level specification. Foresee the teams work, track progress and drive towards clean-closure.            -- Good communication skills.              As a Manager, this position will require you and your team to :            -- Understand the requirements and Architect the Subsystems based on the requirements.            -- Integrate the RTL and drive the Design tasks to complete the Subsystem.            -- Sign-off on the front-end implementation flows like Synthesis timing closure using Fusion Compiler, SpyGlass CDC/RDC checks, Low Power Architecture, Formality and others.            -- Drive towards Verification closure. Understand the Subsystem requirements/specification and author the Verification Plan. Develop the SV UVM Test Environment            -- Drive the life-cycle of the Subsystems through various phases, from requirements to delivery.              Key Qualifications for this Techno Managerial role :            --- Bachelors or Master s degree in electronics with overall experience of 10+ years.            --- Techno Managerial experience of 4 to 5 years.            --- Hands-on/Lead experience on Subsystems/SOC Design, Architecture and Implementation.            --- Experience with Verilog/System Verilog coding and simulation tools.            --- Experience of implementation flows, namely: synthesis flow, lint, CDC, low power and others.            --- Hands-on/Lead experience on Subsystem Verification.            --- Experience in developing and implementing test plans, extracting verification metrics, developing BFMs and similar verification components      ",60224500984,06-02-2024,06-05-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Design Verification Engineer,IT Services & Consulting,"ASIC, Coding, USB, SOC, Ethernet, HTML, Perl, System verilog, PCIE, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
Design Verification,"       Proficient in System Verilog/Verilog          UVM / OVM / VMM based Methodology          Good knowledge of Digital Fundamentals Good knowledge of Scripting (Perl, Shell), C language          Familiar with different aspects of IP development: micro-architecture, RTL & TB implementation, Test plan, Functional coverage, Code coverage and regression          Strong Simulation & Debugging skills          Strong analytical skills with attention to detail          Excellent written & verbal communications skills.          Knowledge of protocols such as PCI-Express, Rapid IO, NVM Express, NAND,CXL,MIPI and DDR/LPDDR          Experience implementing directed and random test cases and Assertion.    ",1.90E+11,19-03-2024,17-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Design Verification Engineer,Electronic Components / Semiconductors,"Analytical skills, C, Simulation, Debugging, VMM, Test planning, Perl, System verilog, Test cases, UVM",-,9am-6pm,"Full Time, Permanent",Semileaf,Organization,Semileaf,-,"Noida, Hyderabad, Pune, Bengaluru","Noida, Hyderabad, Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
SoC based IP Design Professional,"SocBridge is looking for SoC based IP Design Professional to join our dynamic team and embark on a rewarding career journey          Design Expertise    : A SoC IP design professional should have a deep understanding of digital and analog circuit design principles, including RTL (Register Transfer Level) design, ASIC (Application-Specific Integrated Circuit) design flow, and FPGA (Field-Programmable Gate Array) implementation.            IP Integration    : They should be proficient in integrating diverse IP cores such as processors (e.g., ARM Cortex series), memory controllers, interfaces (e.g., USB, PCIe, Ethernet), DSP (Digital Signal Processing) blocks, and custom logic into a single SoC design.            Low Power Design Techniques    : SoCs are often designed for power-sensitive applications, thus requiring expertise in low-power design techniques such as clock gating, power gating, voltage scaling, and dynamic power management.            Verification and Validation    : Ensuring the correctness and functionality of the SoC design is critical. Professionals in this field should be adept at verification methodologies such as simulation, formal verification, emulation, and FPGA prototyping. They should also perform system-level validation to ensure the SoC meets the intended specifications.            Fresh B.Tech graduates or 8th Semester students from ECE background.          RTL Design Knowledge, Digital Logics and Verilog.      ",2.80E+11,28-02-2024,28-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Design Verification Engineer,Electronics Manufacturing,"c++, data validation, usb, soc, simulation, analog circuit design, microservices, spring, memory management, java, fpga, design patterns, design, oops, data structures, multithreading, arm, digital, c#, rest, ip, javascript, sql server, integration, design principles",-,9am-6pm,"Full Time, Permanent",Soc Bridge,Organization,Soc Bridge,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Design Verification Engineer
