# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155_PROJECT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverFSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity receiverFSM
# -- Compiling architecture rtl of receiverFSM
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# 
vsim -voptargs=+acc work.receiverfsm
# vsim -voptargs=+acc work.receiverfsm 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.receiverfsm(rtl)
# Loading work.enardff_2(rtl)
add wave -position insertpoint  \
sim:/receiverfsm/RXD \
sim:/receiverfsm/clk \
sim:/receiverfsm/endData \
sim:/receiverfsm/reset \
sim:/receiverfsm/sampleCountReached \
sim:/receiverfsm/Inc \
sim:/receiverfsm/clrInc \
sim:/receiverfsm/rsrShift \
sim:/receiverfsm/setRDRF
add wave -position insertpoint  \
sim:/receiverfsm/A \
sim:/receiverfsm/B \
sim:/receiverfsm/C \
sim:/receiverfsm/D \
sim:/receiverfsm/int_y0 \
sim:/receiverfsm/int_y1 \
sim:/receiverfsm/not_o_y0 \
sim:/receiverfsm/not_o_y1 \
sim:/receiverfsm/not_reset \
sim:/receiverfsm/not_w \
sim:/receiverfsm/o_y0 \
sim:/receiverfsm/o_y1 \
sim:/receiverfsm/w
force -freeze sim:/receiverfsm/RXD 1 0
force -freeze sim:/receiverfsm/endData 0 0
force -freeze sim:/receiverfsm/reset 1 0
force -freeze sim:/receiverfsm/sampleCountReached 0 0
run
force -freeze sim:/receiverfsm/RXD 1 0, 0 {50 ps} -r 100
force -freeze sim:/receiverfsm/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/receiverfsm/RXD 1 0
force -freeze sim:/receiverfsm/endData 0 0
force -freeze sim:/receiverfsm/reset 1 0
force -freeze sim:/receiverfsm/sampleCountReached 0 0
force -freeze sim:/receiverfsm/clk 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/receiverfsm/RXD 1 0
run
run
force -drive sim:/receiverfsm/RXD 1 0
run
run
restart -f
force -freeze sim:/receiverfsm/RXD 1 0
force -freeze sim:/receiverfsm/endData 0 0
force -freeze sim:/receiverfsm/reset 0 0
force -freeze sim:/receiverfsm/sampleCountReached 0 0
force -freeze sim:/receiverfsm/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/receiverfsm/reset 1 0
run
run
force -freeze sim:/receiverfsm/reset 0 0
run
run
force -freeze sim:/receiverfsm/RXD 0 0
run
run
run
force -freeze sim:/receiverfsm/sampleCountReached 1 0
run
force -freeze sim:/receiverfsm/sampleCountReached 0 0
run
vcom -93 -work work -O0 C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverFSM.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity receiverFSM
# -- Compiling architecture rtl of receiverFSM
restart -f
# Loading work.receiverfsm(rtl)
force -freeze sim:/receiverfsm/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/receiverfsm/RXD 1 0
force -freeze sim:/receiverfsm/endData 0 0
force -freeze sim:/receiverfsm/reset 1 0
force -freeze sim:/receiverfsm/sampleCountReached 0 0
run
force -freeze sim:/receiverfsm/reset 0 0
run
run
force -freeze sim:/receiverfsm/RXD 0 0
run
run
run
force -freeze sim:/receiverfsm/sampleCountReached 1 0
run
force -freeze sim:/receiverfsm/sampleCountReached 0 0
run
run
force -freeze sim:/receiverfsm/sampleCountReached 1 0
run
run
run
run
force -freeze sim:/receiverfsm/endData 1 0
run
run
run
