INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/DataSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/InstrSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
ERROR: [VRFC 10-2989] 'reset' is not declared [D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/NPC_Generator.v:23]
ERROR: [VRFC 10-2865] module 'NPC_Generator' ignored due to previous errors [D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/NPC_Generator.v:9]
