# Hey! Nice to See You üëã

## I'm Mingjun Jiang

- ‚≠ê A Graduate FPGA Developer at Optiver
- ‚ú® Graduated from SJTU with a master's degree in Intergrated Circuit Design
- üî≠ Interested in Digital IC Design/Verification and FPGA Heterogeneous Computing
- üå± Focus on CPU-FPGA Co-design to accelerate domain specific algorithm including Machine Learning, Bioinformatics and High Frequency Trading
- üì´ Connect with Me: <jiangmingjun9@outlook.com>

## Tech Stack üõ† 
![Verilog](https://img.shields.io/badge/-Verilog-c5b8a5?style=flat)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-c5b8a5?style=flat)
![C/C++](https://img.shields.io/badge/-C%2FC%2B%2B-c5b8a5?style=flat)
![UVM](https://img.shields.io/badge/-UVM-c5b8a5?style=flat)
![OpenCL](https://img.shields.io/badge/-OpenCL-c5b8a5?style=flat)
![CUDA](https://img.shields.io/badge/-CUDA-c5b8a5?style=flat)
![OpenVINO](https://img.shields.io/badge/-OpenVINO-c5b8a5?style=flat)
![Linux](https://img.shields.io/badge/-Linux-c5b8a5?style=flat)

## Open Source Project
- ![AXI Ethernet UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM) :&ensp;A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM
- ![OpenVINO Mobilenetv2_SSD MultiNCS2](https://github.com/kkenshin1/OpenVINO-Mobilenetv2_SSD-MultiNCS2) :&ensp;Accelerate MobileNetV2-SSD on Intel CPU and Neural Compute Stick2 based on OpenVINO
- ![Binocular Depth Estimation](https://github.com/kkenshin1/Binocular-Depth-Estimation) :&ensp;Calculate depth of field using different cost functions(SAD/NCC/SHD) based on MATLAB


## Currently Working on
- Working at Optiver as Graduate FPGA Developer
- Learning Computer Architecture and Computer Network
- Learning IC Design and Verification
- Learning Software Knowledge and Tarding Knowledge
- ......



<!--
**kkenshin1/kkenshin1** is a ‚ú® _special_ ‚ú® repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- üî≠ I‚Äôm currently working on ...
- üå± I‚Äôm currently learning ...
- üëØ I‚Äôm looking to collaborate on ...
- ü§î I‚Äôm looking for help with ...
- üí¨ Ask me about ...
- üì´ How to reach me: ...
- üòÑ Pronouns: ...
- ‚ö° Fun fact: ...
- ‚ú® An Graduate FPGA Developer Intern at Optiver
-->
