<reference anchor="NIST.IR.4889" target="https://nvlpubs.nist.gov/nistpubs/Legacy/IR/nistir4889.pdf">
  <front>
    <title>The design guide for CMOS-on-SIMOX test chips NIST3 and NIST4</title>
    <author initials="JC" surname="Marshall">
      <organization/>
    </author>
    <author initials="MW" surname="Cresswell">
      <organization/>
    </author>
    <author initials="CH" surname="Ellenwood">
      <organization/>
    </author>
    <author initials="LW" surname="Linholm">
      <organization/>
    </author>
    <author initials="P" surname="Roitman">
      <organization/>
    </author>
    <author initials="ME" surname="Zaghloul">
      <organization/>
    </author>
    <author>
      <organization abbrev="NIST">National Institute of Standards and Technology</organization>
      <address>
        <postal>
          <city>Gaithersburg</city>
          <country>US</country>
          <region>MD</region>
        </postal>
      </address>
    </author>
    <date year="1993"/>
  </front>
  <seriesInfo name="DOI" value="10.6028/NIST.IR.4889"/>
  <seriesInfo name="NIST" value="NIST IR 4889"/>
</reference>