{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701872740448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701872740449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "batalha_naval EPM240T100C5 " "Selected device EPM240T100C5 for design \"batalha_naval\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701872740454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872740524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872740524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701872740576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701872740584 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872740802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872740802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872740802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872740802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872740802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701872740802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701872740882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701872740883 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872740887 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872740888 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701872740894 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701872740894 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpld_clk " "   1.000     cpld_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 game_state_code\[0\] " "   1.000 game_state_code\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872740895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701872740895 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872740903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872740903 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872740908 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out Global clock " "Automatically promoted some destinations of signal \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "Destination \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" may be non-global or may not use global clock" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740925 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740925 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerNextMap\|or0 " "Destination \"debouncer:debouncerNextMap\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740925 ""}  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872740925 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|and1 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|and1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~3 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~3\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "game_state_decoder:game_state_decoder_1\|or0~0 " "Destination \"game_state_decoder:game_state_decoder_1\|or0~0\" may be non-global or may not use global clock" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~5 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~5\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[6\]\|mux4x1:mux4x1_1\|andEnable~0 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[6\]\|mux4x1:mux4x1_1\|andEnable~0\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[1\]\|mux4x1:mux4x1_1\|andEnable~1 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[1\]\|mux4x1:mux4x1_1\|andEnable~1\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[2\]\|mux4x1:mux4x1_1\|or1~1 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[2\]\|mux4x1:mux4x1_1\|or1~1\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 47 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[2\]\|mux4x1:mux4x1_1\|or1~3 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[2\]\|mux4x1:mux4x1_1\|or1~3\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 47 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[4\]\|mux4x1:mux4x1_1\|andEnable~0 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[4\]\|mux4x1:mux4x1_1\|andEnable~0\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|mux8x1:mux8x1_1\[6\]\|mux4x1:mux4x1_1\|andEnable~4 " "Destination \"displayer:segment_display\|mux8x1:mux8x1_1\[6\]\|mux4x1:mux4x1_1\|andEnable~4\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 51 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "attack_round:attack_round_1\|andGreen~0 " "Destination \"attack_round:attack_round_1\|andGreen~0\" may be non-global or may not use global clock" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 100 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740926 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1701872740926 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872740926 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|or0~0 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|or0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~13 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~13\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~6 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~6\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~7 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~7\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|andLoopResetEnable " "Destination \"displayer:matriz_displayer\|andLoopResetEnable\" may be non-global or may not use global clock" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:segment_display\|andLoopResetEnable " "Destination \"displayer:segment_display\|andLoopResetEnable\" may be non-global or may not use global clock" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872740927 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "confirmAttack Global clock " "Automatically promoted some destinations of signal \"confirmAttack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872740927 ""}  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872740927 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "confirmAttack " "Pin \"confirmAttack\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { confirmAttack } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirmAttack" } } } } { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CD/CD_PBL_2/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1701872740927 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872740928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701872740930 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701872740985 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701872741037 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701872741038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701872741039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701872741039 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872741078 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701872741086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701872741327 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "30 24 " "Fitter requires 30 LABs to implement the design, but the device contains only 24 LABs" {  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/CD/CD_PBL_2/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the design, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1701872741486 ""}
{ "Warning" "WVPR20K_VPR_WARN_USER_TO_TRY_REGPACK_LEVEL_INCREASE" "" "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." {  } {  } 0 14714 "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." 0 0 "Fitter" 0 -1 1701872741487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872741487 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701872741487 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1701872741646 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1701872741647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701872741741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872741797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  6 11:25:41 2023 " "Processing ended: Wed Dec  6 11:25:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872741797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872741797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872741797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701872741797 ""}
