===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.1663 seconds

  ----Wall Time----  ----Name----
    4.2279 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4716 (  9.3%)    Parse modules
    0.7179 (  1.9%)    Verify circuit
   19.4205 ( 52.3%)  'firrtl.circuit' Pipeline
    1.5156 (  4.1%)    'firrtl.module' Pipeline
    1.4219 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0937 (  0.3%)      LowerCHIRRTLPass
    0.1297 (  0.3%)    InferWidths
    0.8819 (  2.4%)    InferResets
    0.0622 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0849 (  0.2%)    WireDFT
    0.0890 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7751 (  2.1%)    LowerFIRRTLTypes
    7.8820 ( 21.2%)    'firrtl.module' Pipeline
    0.8578 (  2.3%)      ExpandWhens
    0.0258 (  0.1%)      RemoveInvalid
    6.5295 ( 17.6%)      Canonicalizer
    0.4689 (  1.3%)      InferReadWrite
    0.6226 (  1.7%)    Inliner
    1.2316 (  3.3%)    IMConstProp
    0.0803 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0737 (  0.2%)    BlackBoxReader
    0.0736 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0217 ( 13.5%)    'firrtl.module' Pipeline
    5.0217 ( 13.5%)      Canonicalizer
    0.4894 (  1.3%)    RemoveUnusedPorts
    0.0756 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4629 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9130 ( 10.5%)  LowerFIRRTLToHW
    0.0766 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4512 ( 12.0%)  'hw.module' Pipeline
    0.9919 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7396 (  7.4%)    Canonicalizer
    0.7197 (  1.9%)    HWCleanup
    0.8943 (  2.4%)  'hw.module' Pipeline
    0.0872 (  0.2%)    HWLegalizeModules
    0.8071 (  2.2%)    PrettifyVerilog
    4.0378 ( 10.9%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   37.1663 (100.0%)  Total

{
  totalTime: 37.192,
  maxMemory: 741011456
}
