Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 30 17:03:40 2020
| Host         : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file exdes_wrapper_control_sets_placed.rpt
| Design       : exdes_wrapper
| Device       : xczu7ev
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1768 |
|    Minimum number of control sets                        |  1768 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1956 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1768 |
| >= 0 to < 4        |   326 |
| >= 4 to < 6        |   260 |
| >= 6 to < 8        |    71 |
| >= 8 to < 10       |   183 |
| >= 10 to < 12      |   154 |
| >= 12 to < 14      |    63 |
| >= 14 to < 16      |    18 |
| >= 16              |   693 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7304 |         1828 |
| No           | No                    | Yes                    |            1471 |          616 |
| No           | Yes                   | No                     |            1803 |          574 |
| Yes          | No                    | No                     |           11118 |         2144 |
| Yes          | No                    | Yes                    |            8435 |         1911 |
| Yes          | Yes                   | No                     |            9585 |         2179 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                Clock Signal                                                                                                                                                                |                                                                                                                                                                                           Enable Signal                                                                                                                                                                                           |                                                                                                                                                                                           Set/Reset Signal                                                                                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__0_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_single_qpll0lock_out_dly_sync_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                            |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2_n_0                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/locked                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                            |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1__0_n_0                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                            |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/sclk_et_f                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__1_n_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/sclk_et_f                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_cnt                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drp_state[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_DVI_CNT_EDGE_INST/lclk_aux_sub_reg[11][0]                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/syncstages_ff_reg[1][0]                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drp_state[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_DVI_CNT_EDGE_INST/lclk_aux_vld_reg_0[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_984/tpgBarSelRgb_b260_U/exdes_v_tpg_0_tpgPatternCheckeribs_rom_U/tpgBarSelRgb_b260_ce0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_pha[sel][2]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/icmp_ln887_1_reg_10100                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_984/tpgCheckerBoardArray_U/exdes_v_tpg_0_tpgPatternCheckercud_rom_U/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/start_for_tpgBackyd2_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/start_for_MultiPizec_U/mOutPtr[1]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_5_V_U/mOutPtr[1]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_fifo[rst]_i_1__1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_4_V_U/mOutPtr[1]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_3_V_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_2_V_U/mOutPtr[1]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_pha[sel][2]_i_1__0_n_0                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/p_1_in3_in                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                                                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[0]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[1]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/we[2]                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/p_32_in                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                                                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_fifo[rst]_i_1__0_n_0                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x140_reg[10]_0[60]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/bclk_bde_del_reg_1[0]                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/clk_a_del_reg_3[0]                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VGB_CTL_INST/bclk_bde_del_reg                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VGB_CTL_INST/clk_vgb                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_de_re_0                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_resetn_out                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/SR[0]                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/E[1]                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/p_0_in0                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/E[0]                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_rxstatus[9]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/E[0]                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/tx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_fifo[rst]_i_1_n_0                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/drp_state[1]_i_1__4_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drp_state[1]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/rx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/rx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_rep_3[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_ctl_lat                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_ctl_lat[0][1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_rep_2[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/FSM_sequential_stmWrite[1]_i_1_n_0                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                              | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/FSM_sequential_stmRead[1]_i_1_n_0                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/drp_state[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_3[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_2[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_1[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk_rdy_in_reg_0[0]                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/lclk_lnk_rdy_in_reg[0]                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_out_reg_0[0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/rx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/tx_video_axis_reg_slice/inst/areset_r                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern8[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern7[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern6[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern5[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern4[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern3[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern2[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_pattern1[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_start_i_1_n_0                                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_3_V_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_5_V_U/mOutPtr[1]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_0_V_U/mOutPtr[1]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_4_V_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/lclk_cke_reg[0][0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/CEB2                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |              2 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/lclk_cke_reg[0]_0[0]                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x140_reg[10]_0[56]                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_1_V_U/mOutPtr[1]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_2_V_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/wr                                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[3]_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_1_V_U/mOutPtr[1]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[1]_i_1__3_n_1                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[1]_i_1__4_n_1                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_0_V_U/mOutPtr[1]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/__55/i__n_0                                                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/data1[2]                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_5[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/hBarSel_3_00                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/E[1]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_bit_cnt0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_ctrl_reg_reg[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/hBarSel_3_10                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/gen_ch0.vclk_dcs_fifo_de                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/dru_ibufds_gt_odiv2/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_dru_freq_rst                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  exdes_i/dru_ibufds_gt_odiv2/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_mmcm_clkout2_bufg_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0]_1[0]                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_clkout2_bufg_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_tx_freq_rst                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/slv_reg_0x2C_reg[1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/slv_reg_0x2C_reg[1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_freq_rst                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_pp_last                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/LCLK_VS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                        |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/and_ln691_reg_19880                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_VID_VS_FLT_EDGE_INST/lclk_aux_sub_reg[11][0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_i2c_adr[6]_i_2_n_0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_i2c_adr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CNT_EDGE_INST/lclk_aux_sub_reg[14][0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                              |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__0_n_0                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/vBarSel                                                                                                                                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_285                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/lclk_cke_reg[5]_0[2]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/sclk_vid_fmt                                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_285[2]_i_1_n_1                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_285                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/syncstages_ff_reg[1]_0[0]                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr[8]_i_1__1_n_0                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_rp[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                       |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                                                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                        |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_pp_new                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/E[0]                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[127][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[31][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[111][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[47][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[63][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[79][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[95][0]                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/E[0]                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/p_1_in0                                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_i2c_adr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_VLD_EDGE_INST/clk_a_del_reg_0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rEnab_ACR                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_bit_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out_reg                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period3[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period4[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/LB_RD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period2[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/clk_rp[3]_i_1_n_0                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period1[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_wp[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_count[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/sel                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/sel                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/sclk_rd_lock_reg[0]                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period7[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period8[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period6[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_period5[3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_reset_out                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/arststages_ff_reg[3]                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_lat[cnt][3]_i_1_n_0                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_cnt                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/FIFO_INST/clk_wp[3]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_AUD_FIFO_DE_EDGE_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                        |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_gcp_pkt_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_wa[sel][3]_i_1__1_n_0                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/syncstages_ff_reg[1][0]                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_lat[cnt][3]_i_1__1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_cnt                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/FIFO_INST/clk_wp[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/arststages_ff_reg[3]                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/syncstages_ff_reg[3]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/tpgBarSelYuv_y_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/internal_full_n_reg                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[1]                                                                                                                                     | exdes_i/vid_phy_controller/inst/xpm_single_rxprbscntreset_b01_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[2]                                                                                                                                     | exdes_i/vid_phy_controller/inst/xpm_single_rxprbscntreset_b02_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/CLK_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_1_reg_18250                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_9                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxprbserr_out[0]                                                                                                                                     | exdes_i/vid_phy_controller/inst/xpm_single_rxprbscntreset_b00_inst/syncstages_ff[2]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_dout                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/lclk_cke_reg[4]_0[0]                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/E[0]                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_wa[sel][3]_i_1_n_0                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_8040                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/outpix_val_5_V_9_reg_1850_reg[6]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_8040                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/outpix_val_2_V_9_reg_1835_reg[6]                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_cnt                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/whiYuv_U/exdes_v_tpg_0_tpgPatternCrossHajbC_rom_U/grp_tpgPatternCrossHatch_fu_1058_ap_ready                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/FIFO_INST/clk_wp[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_2_reg_17950                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_5                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/arststages_ff_reg[3]                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_fifo_reg[rst_n_0_]                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_lat[cnt][3]_i_1__0_n_0                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_1_reg_18250                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_7                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_wa[sel][3]_i_1__0_n_0                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                              |                1 |              4 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_2_reg_17950                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_3                                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__0_n_0                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_1__0_n_0                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/sel                                                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/lclk_gcp_pp_cnt                                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_VID_VS_FLT_EDGE_INST/lclk_aux_sop_reg[0]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_wa46_out                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_sol_cnt                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_sol_cnt                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_wa46_out                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_1_n_0                                                                 |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg_0                                                                                                                          |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1__0_n_0                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/clk_wp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/SR[0]                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_tx_reset_in                                                                                                                                                        |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/cal_on_rx_reset_in                                                                                                                                                        |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_0                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_2                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_3                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_gtwiz_reset_sync_inst/syncstages_ff[2][2]                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/lclk_cke_reg[5]_1[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__1_n_0                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg_1                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/E[0]                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/syncstages_ff_reg[1]_2[0]                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/syncstages_ff_reg[1]_0[0]                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/vclk_fifo_cnt_reg[3][0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/syncstages_ff_reg[1][0]                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0                                                                                                          |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/lclk_cke_reg[3][0]                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__1_n_0                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_1__1_n_0                                                              |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_wa46_out                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_sol_cnt                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/clk_rp[4]_i_1__3_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                                  |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                                                                                                                            |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                             |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1                                                                                                          |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2                                                                                                                 |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                             |                1 |              5 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_4_reg_17650                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/tpgTartanBarArray_U/exdes_v_tpg_0_tpgPatternTartanClbW_rom_U/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/clk_to_cnt                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/aclk_wp[5]_i_1_n_0                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/axi_awready_i_2_n_0                                                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/tpgBarSelYuv_y_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/lclk_aux_err_reg[0]                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                                       |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__1_n_0                                                  |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/AS[0]                                                                                |                3 |              6 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/lclk_cke_reg[2]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/syncstages_ff_reg[3]_1                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[15]_i_1__0_n_0                                                  |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/lclk_cke_reg[1]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/syncstages_ff_reg[3]_0                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/lclk_cke_reg[0]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/syncstages_ff_reg[3]                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                                       |                2 |              6 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_CMD_FIFO_INST/clk_sm_cur_reg[5]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_rep_4[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                                                                                                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                        |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_1_reg_18250                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_8                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_sde_del_reg_0[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_2_reg_17950                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_6                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_2_reg_17950                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_4                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/E[1]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_DVI_CNT_EDGE_INST/lclk_aux_vld_reg_1[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg_0                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_1_reg_18250                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_10                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[95]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_flt_lock_cnt                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_flt_lock_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[71]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_aud_vld_reg_n_0                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[135]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[87]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[119]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[103]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[127]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]_0[0]                                                                                                                                                                                                                                                           | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/ch_en[8]_i_1_n_0                                                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_resetn_out                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[111]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_rst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/locked                                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_RST_CLK_CROSS_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_1[0]                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_rp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_fifo_clr                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[79]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rWriteAddr                                                                                                                                                                                                                                                                                                    | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[7]                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[15]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[23]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[63]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[31]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[39]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[47]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[55]                                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1][0]                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_edid_i2c_rp[7]_i_2_n_0                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_edid_i2c_rp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/LB_RD_EDGE_INST/clk_a_del_reg_0[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/p_0_out                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LGB_PIX_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_dout[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_dout                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_lock[miss_cnt][7]_i_1__1_n_0                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_VID_VS_EDGE_INST/lclk_vid_vs_flt_cnt_reg[6][0]                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                    | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_hdcp_i2c_wr                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_rd[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_dout                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/aclk_wp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/lclk_fifo_rst                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LGB_PIX_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1]_0[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1]_1[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1]_2[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_lock[miss_cnt][7]_i_1__0_n_0                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1]_3[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[1]_4[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2][0]                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2]_0[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2]_1[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2]_4[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2]_3[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[2]_2[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[4]_5[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[143]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[151]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[159]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[167]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[175]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[183]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_channel_status[191]                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__0_11[0]                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__0_1                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_ecc                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_ecc[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_wp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_ecc                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/bclk_bde                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_rst                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_lock[miss_cnt][7]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_ecc                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_ecc                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_tx_shft[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_tx_shft                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_slv_adr[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_slv_adr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/gen_sscp_master.VSYNC_EDGE_INST/E[0]                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_scdc_adr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_ctrl_reg_reg[0]_0                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_scdc_0x200                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_scdc_0x20                                                                                                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_scdc_0x020                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_scdc_0x20                                                                                                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_rx_shft[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_ctrl_reg_reg[0]_0                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_rxstatus[7]_i_2_n_0                                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_hdcp_rxstatus[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/aclk_wp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_edid_i2c_sp[7]_i_2_n_0                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_edid_i2c_sp[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_rx_shft_nxt                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/Q[0]                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/clk_to_cnt[23]_i_2_n_0                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/SS[0]                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/p_9_in                                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/axi_arready0                                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_enableInput[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                    | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_10[0]                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_9[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                2 |              9 |         4.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/syncstages_ff_reg[1][0]                                                                                                                                                                                                                                                                                             | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/pulse_sync_axis_q_reg[1][0]                                                                                                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |              9 |         1.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                               |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                         | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/icmp_ln1454_1_reg_731_reg[0]                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/xCount_V_1_1[0]                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                1 |              9 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                               |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                               |                1 |              9 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                              |                1 |              9 |         9.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/sclk_et_w                                                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/sclk_et_cy_reg_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/sclk_et_w                                                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/sclk_et_cy_reg_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                               |                2 |              9 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[5].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__0_2                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_rmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[4].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[3].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1__1_n_0                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[2].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[1].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                1 |             10 |        10.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[0].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__0_n_0                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__0_n_0                                                  |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2__1_n_0                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1__1_n_0                                                  |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_2_n_0                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk[12]_i_1_n_0                                                     |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                            | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_RST_CLK_CROSS_INST/SR[0]                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1__0_n_0                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_3[0]                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                               | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_4                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[8]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[8]_4                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[9]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[9]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[9]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[9]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wmsg_fifo_wr                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_wmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[6]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[8]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[7]_5                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[8]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[8]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[8]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[8]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[8]_4                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[9]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[9]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[9]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_wmsg_fifo.WP_MSG_FIFO_INST/clk_wp_reg[9]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[9].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_adr_reg[0][6]_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_adr_reg[0][7]_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[6].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_wr_reg[0]_0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[7].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/gen_wa_sd[8].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/EDID_RAM_INST/clk_port_wr_reg[0]_1                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_adr_reg[0][6]_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_adr_reg[0][6]_1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_adr_reg[1][6]_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/HDCP_RAM_INST/clk_port_adr_reg[1][7]_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |             10 |        10.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/LB_RD_EDGE_INST/clk_lb_rd_req_reg[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_wmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_rp[9]_i_1__0_n_0                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_rmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[6]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_2                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_3                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_4                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[7]_5                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[8]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/gen_rmsg_fifo.RP_MSG_FIFO_INST/clk_wp_reg[8]_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[0].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[5].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[4].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[3].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                1 |             10 |        10.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[2].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                2 |             10 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[6].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_2851                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/yCount_V_2                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/clk_enc[1][lnk][9]_i_1__1_n_0                                                                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/clk_enc[1][lnk][9]_i_1__0_n_0                                                                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[8].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[7].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[6].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[5].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[4].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[3].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[2].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[1].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[0].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_984/tpgCheckerBoardArray_U/exdes_v_tpg_0_tpgPatternCheckercud_rom_U/E[0]                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/SR[0]                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[1].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/gen_wa_sd[9].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_984/ap_phi_reg_pp0_iter1_vBarSel_1_loc_2_reg_2911                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_984/yCount_V                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/grp_tpgPatternColorBars_fu_947_ap_ready                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/ap_ce_reg                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/E[0]                                                                                                                                                                                                                                                                                  | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1058/grp_reg_ap_uint_10_s_fu_253/SR[0]                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[9].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[8].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/gen_wa_sd[7].WA_SD_INST/E[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/clk_enc[1][lnk][9]_i_1_n_0                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/clk_enc                                                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                    |                2 |             10 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                                                     | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             10 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_lock[hit_cnt][10]_i_1__1_n_0                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             11 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             11 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/reset                                                                                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_rst                                                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_lock[tries_cnt][10]_i_1_n_0                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_lock[hit_cnt][10]_i_1__0_n_0                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_lock[tries_cnt][10]_i_1__0_n_0                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_lock[hit_cnt][10]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_rep_1[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_lock[tries_cnt][10]_i_1__1_n_0                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             11 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_4[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             11 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_8[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[0].VCLK_DE_EDGE_INST/vclk_de_fe_0                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count063_out                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                  |                9 |             12 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/clk_ipkt                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             12 |         1.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |               10 |             12 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[0].VCLK_HS_ACT_EDGE_INST/p_4_in                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/E[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2]                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_322/ap_NS_fsm1                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x11C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                                                                                                      | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x114[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_316/ap_NS_fsm1                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/i_0_reg_282                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/i_reg_690[11]_i_1_n_1                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[0].VCLK_DE_EDGE_INST/clk_a_del_reg_3[0]                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[48]_1[0]                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[1].VCLK_DE_EDGE_INST/clk_a_del_reg_0[0]                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[0].VCLK_HS_ACT_EDGE_INST/clk_a_del_reg_1[0]                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[1].VCLK_HS_ACT_EDGE_INST/clk_a_del_reg_1                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[1].VCLK_HS_ACT_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x110[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[1].VCLK_DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_2_reg_17950                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_413/ap_NS_fsm1                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_1_reg_18250                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[1].VCLK_DE_EDGE_INST/p_1_out                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_407/ap_NS_fsm1                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[3]_8[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[0].VCLK_DE_EDGE_INST/clk_a_del_reg_2[0]                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/PIO_INST/Q[0]                                                                                                                                                                                                                                                                                                                                      |                9 |             12 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_322/SR[0]                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_wmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[0]_0[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |               10 |             13 |         1.30 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[0][0]                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                8 |             13 |         1.62 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[0]_3[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/DDC_INST/clk_rmsg_fifo_clr                                                                                                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_DE_OR_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |             13 |         6.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_HS_OR_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                2 |             13 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_tx_tmr_clr_i_1_n_0                                                                                                                                                                                                                                                                                      |                9 |             13 |         1.44 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LGB_PIX_INST/E[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[0]_2[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/lclk_cke_reg[0]_1[0]                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/E[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |                7 |             13 |         1.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             14 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |                7 |             14 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__1_3                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             14 |         1.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             14 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             14 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/aclk_fifo_clr                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progdiv_cfg_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_rx_flt_delta[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/progclk_sel_store                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_8[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_rp[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/Q[0]                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_9[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/vclk_vs_pol_reg_0[0]                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                                                        | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[0].VCLK_HS_ACT_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[0].VCLK_DE_EDGE_INST/clk_a_del_reg_1[0]                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_de_edge[0].VCLK_DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/vclk_vs_pol_reg[0]                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/vclk_pix_fifo_de                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/vclk_pix_fifo_de                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/vclk_pix_fifo_de                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]_1[0]                                                                                                                                                                                                                                                           | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_sde_del_reg_0                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                                   |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_rep__0_2[0]                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/vclk_ctrl_reg_run_sync                                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                         | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                           |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/clk_dat_fifo_wr                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                         | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/y_0_reg_530                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                           | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_cfg_aln_lock_reg_20                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                     | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/x_0_reg_5420                                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/x_0_reg_542                                                                                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                                                    | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/syncstages_ff_reg[1]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                    | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[15]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[31]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/p_0_in[47]                                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_1                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                          | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_6[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/p_0_in                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_1                                                                                                                                                                                                                                                                                                               | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                                                    | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                       | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/do_r                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/p_1_in[15]                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                            | exdes_i/v_tpg_ss_0/v_tpg/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/x_reg_17600                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_3[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_0_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_4[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_4_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_3_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_2_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_1[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_1_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_cfg_aln_lock_reg_19                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_0[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_5_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_2[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/ovrlayYUV_V_val_0_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_12[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_11[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_state_reg[6]_0[2]                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                3 |             16 |         5.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/syncstages_ff_reg[1]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/E[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/p_2_in                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_DDC.DDC_INST/P_DAT_FIFO_INST/SR[0]                                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_cfg_aln_lock_reg_18                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/HPD_INST/HPD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_7[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_5[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_5_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_4_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_3_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_2_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/bclk_bde_del_reg_10[0]                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/srcYUV_V_val_1_V_U/U_exdes_v_tpg_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             17 |         2.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  exdes_i/dru_ibufds_gt_odiv2/U0/BUFG_GT_O[0]                                                                                                                                                                                                                                                                                               | exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                         | exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             18 |         2.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             18 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             18 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                         | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/slv_reg_0x2C_reg[1]                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/RXCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                          | exdes_i/vid_phy_controller/inst/clock_detector_inst/RXCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/CLK_IN                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                          | exdes_i/vid_phy_controller/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                         | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                            | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                          | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__1_3                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[2]_0                                                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[2]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                     |               15 |             18 |         1.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[2]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x2C_reg[0]_1                                                                                                                                                                                                                                                                                                |               16 |             18 |         1.12 |
|  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                       | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out               |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/aud_sample_rate[3]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             18 |         9.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             19 |         4.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__1_n_0                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                              |                4 |             19 |         4.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                8 |             19 |         2.38 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2__0_n_0                                                           | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                              |                5 |             19 |         3.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             19 |         3.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/dest_hsdata_ff_reg[0][0]                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/cal_on_rx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             19 |         2.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[10]_i_2_n_0                                                              | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                                 |                3 |             19 |         6.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             20 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                9 |             20 |         2.22 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_pha[din][0][0][7]_i_1_n_0                                                                                                                                                                                                                                                                                          |                9 |             20 |         2.22 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_pha[din][0][0][7]_i_1__0_n_0                                                                                                                                                                                                                                                                                       |                8 |             20 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_RST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_AUD_INST/rIn_Data0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             20 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_AUD_INST/rOut_Data0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                                |                9 |             20 |         2.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               12 |             20 |         1.67 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/FSM_sequential_aclk_sm_cur_reg[0]                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               11 |             20 |         1.82 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/lclk_acr_n                                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST/syncstages_ff[1]                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/lclk_acr_cts_ld_reg_n_0                                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST/syncstages_ff[1]                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             20 |         2.22 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             20 |         1.82 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dout0                                                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                8 |             20 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_pha[din][0][0][7]_i_1__1_n_0                                                                                                                                                                                                                                                                                       |                8 |             20 |         2.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/xpm_array_single_DRU_CTRL_in_sync_inst/syncstages_ff[2][0]                                                                                                                                                                                                                                                                                                           |                3 |             21 |         7.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             21 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             21 |         2.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             21 |         2.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             21 |         2.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/grp_tpgPatternColorBars_fu_947_ap_ready                                                                                                                                                                                                                                                                             | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/xBar_V_0                                                                                                                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               13 |             22 |         1.69 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             22 |         3.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             22 |         2.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                8 |             23 |         2.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             23 |         2.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             23 |         3.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                               | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             23 |         3.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             23 |         2.30 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/clk_ipkt                                                                                                                                                                                                                                                                                                                              | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/clk_ipkt[dat][0][0][0][3]_i_1_n_0                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                              | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2_n_0                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                4 |             24 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/clk_lock_cnt                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0                                             | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/RTR_INST/clk_pkt_hdr[31]_i_1_n_0                                                                                                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/clk_lock_cnt                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_cke_reg[1]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               16 |             24 |         1.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_cke_reg[2]                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               15 |             24 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/E[0]                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               15 |             24 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_413/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/vid_phy_controller_interrupts_inst/SR[0]                                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16][0]                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16][0]                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drpen_in[0]                                                                                                                                                                                                                                                                                                                                | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[1].VCLK_HS_ACT_EDGE_INST/p_2_out                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/gen_hs_edge[0].VCLK_HS_ACT_EDGE_INST/vclk_hs_re_0                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/sclk_ti_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_lock_cnt                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/D[0]                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/syncstages_ff_reg[1]                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CD_INST/DET_SYNC_INST/clk_cd_cnt_reg_21_sn_1                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.clk_fifo_din[48]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.clk_fifo_din[43]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               20 |             25 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               22 |             25 |         1.14 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               18 |             25 |         1.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               19 |             25 |         1.32 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               20 |             25 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               19 |             25 |         1.32 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               20 |             25 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             25 |         1.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               17 |             25 |         1.47 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               19 |             25 |         1.32 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               19 |             25 |         1.32 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               20 |             25 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               16 |             25 |         1.56 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               18 |             25 |         1.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               20 |             25 |         1.25 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               19 |             25 |         1.32 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                9 |             26 |         2.89 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |               17 |             26 |         1.53 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |               10 |             26 |         2.60 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_HS_AND_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/drp_txn_available_del                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/DRPEN_i_1__0_n_0                                                                                                                                                                                                                                                                                                        |                6 |             26 |         4.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/DRPEN_i_1_n_0                                                                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/tpgTartanBarArray_U/exdes_v_tpg_0_tpgPatternTartanClbW_rom_U/E[0]                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/xCount_V_2_0[9]_i_1_n_1                                                                                                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                      | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                    |                4 |             26 |         6.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               17 |             26 |         1.53 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_VSYNC_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                    | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/daddr                                                                                  | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                                         |                9 |             26 |         2.89 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               14 |             26 |         1.86 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               12 |             26 |         2.17 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x200[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             27 |         1.29 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/D[0]                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                  |                8 |             27 |         3.38 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |               19 |             29 |         1.53 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             29 |         4.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |               27 |             29 |         1.07 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gtcommon_inst/DRPEN_i_1__4_n_0                                                                                                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/DRPEN_i_1__1_n_0                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt0_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |               20 |             29 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt2_inst/DRPEN_i_1__3_n_0                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/DRPEN_i_1__2_n_0                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/drp_control_b0gt1_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |               22 |             29 |         1.32 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_1021/tpgBarSelYuv_y253_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             30 |         3.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                        |                7 |             30 |         4.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/tpgBarSelYuv_y_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             30 |         2.31 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                       | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                       |                7 |             31 |         4.43 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x140[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               20 |             31 |         1.55 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x120[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               25 |             31 |         1.24 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               12 |             31 |         2.58 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/W_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                       | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x80[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_rep_1[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/PIO_INST/Q[0]                                                                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/DLY_INST/P_FIFO_INST/lclk_cke_reg[2]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x144[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x7C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x10C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/LB_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/lclk_cke_reg[5]_0[0]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/lclk_cke_reg[5]_0[1]                                                                                                                                                                                                                                                                                        | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x1C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/FSM_sequential_aclk_sm_cur_reg_0                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x14[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x218[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/PULSE_CLKCROSS_INST/rOut_Pulse                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_ACLK_INST/rIn_Data0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x24[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/FIFO_INST/I301                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/vclk_fifo_cnt_reg[3][0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_rep__0_2[0]                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_tmds_clk                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/PULSE_CLKCROSS_INST/rOut_Pulse                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/aclk_dpram_reg_2[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_cke                                                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/aud_reset_out                                                                                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep_3[0]                                                                                                                                                                                                                                                                                                             | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/NVAL_CLKCROSS_INST/rOut_Data0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_rep__1_1[0]                                                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/SS[0]                                                                                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/s0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_adr_reg[0]_3[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/CTS_CLKCROSS_ACLK_INST/rOut_Data0                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x74[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/LB_VLD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/D[1]                                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x154[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/FIFO_INST/I407                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x214[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x70[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x158[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/aud_pat_gen_regs_inst/FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]                                                                                                                                                                                                                                                                             | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rVersionNr_0                                                                                                                                                                                                                                                                                                  | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/DLY_INST/P_FIFO_INST/lclk_cke_reg[1]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x3C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/rNValue                                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x100[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x48[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/NVAL_CLKCROSS_INST/rIn_Data0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x10[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x108[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_wr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                  | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/SS[0]                                                                                                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/count0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/LCLK_PKT_ECC_ERR_CDC_INST/REQ_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                           | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x40[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/DLY_INST/P_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_ld_reg_0[0]                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_1[0]                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x44[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/E[0]                                                                                                                                                                                                                                                                                                              | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_run_reg_0[0]                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/i_reg_clkdet_run                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/FIFO_INST/I28                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x300[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0xC[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x4C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x134[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/sclk_fifo_flush_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                         | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x308[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               29 |             32 |         1.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/add_ln1247_reg_10220                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x6C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x2C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x208[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/lclk_cke_reg[5][0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x138[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x60[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x38[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x124[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                      | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               25 |             32 |         1.28 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/lclk_cke_reg[5]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x30[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x30C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/slv_reg_0x68[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                  | exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/hdmi_acr_ctrl/inst/hdmi_acr_ctrl_top_inst/HDMI_ACR_CTRL_AXI_INST/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                            |               27 |             33 |         1.22 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/bclk_dout_reg_reg[34]_0[0]                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/ARST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             34 |         4.86 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               18 |             34 |         1.89 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_bde_del_reg_1[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               20 |             35 |         1.75 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                               | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                     |               10 |             35 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             36 |         2.77 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[7]_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[6]_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_aud_vld_reg_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_aud_vld_reg                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             36 |         2.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_322/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             36 |         3.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/lclk_cke_reg[4]                                                                                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/lclk_cke_reg[3]                                                                                                                                                                                                                                                                                                        |               23 |             36 |         1.57 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             37 |         3.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             37 |         3.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             37 |         3.08 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             38 |         3.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               12 |             38 |         3.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |               10 |             38 |         3.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             38 |         2.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             38 |         3.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                                          |                9 |             38 |         4.22 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             38 |         2.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp_reg[7]_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |               21 |             40 |         1.90 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_wp_reg[6]_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/lclk_sub_fifo_wr_reg                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |               22 |             40 |         1.82 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             40 |         3.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/lclk_sub_fifo_wr_reg_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |               19 |             40 |         2.11 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             40 |         4.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             40 |         2.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_8040                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               22 |             40 |         1.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                      |               11 |             41 |         3.73 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/fmch_axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                                                        |               20 |             42 |         2.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_STATUS_SYNC_INST/gen_handshake.XPM_INST/p_0_in                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             42 |         3.82 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_1081/call_ret15_tpgPRBS_fu_1081_ap_ready                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             42 |         3.82 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_STATUS_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_en                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             42 |         5.25 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/AUD_CONFIG_UPDATE_SYNC_INST/REQ_SYNC_INST/req_synced_d1_reg                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |               10 |             42 |         4.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/channel_status[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |                9 |             42 |         4.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |                9 |             45 |         5.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               11 |             45 |         4.09 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/cal_on_rx_reset_in_sync                                                                          |               13 |             45 |         3.46 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |             48 |         1.85 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_1[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             48 |         3.20 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_VLD_EDGE_INST/clk_a_del_reg_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/clk_a_del_reg_1[0]                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               19 |             48 |         2.53 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/VCLK_VS_ACT_EDGE_INST/clk_a_del_reg_2[0]                                                                                                                                                                                                                                                                                               | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               20 |             48 |         2.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/syncstages_ff_reg[2][1][0]                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |                7 |             48 |         6.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/ET_DIS_CDC_INST/gen_single.(null)[0].XPM_INST/syncstages_ff[1]                                                                                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/tpgBackground_U0_outImg_V_val_4_V_write                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               27 |             48 |         1.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/syncstages_ff_reg[2][1][0]                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/aclk_dpram_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/aclk_dpram_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/aclk_dpram_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LGB_PIX_INST/clk_stripe_wr_reg_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/aclk_dpram_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/tpgBackground_U0_srcImg_V_val_4_V_read                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             48 |         3.20 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/syncstages_ff_reg[2][1][0]                                                                                                                                                                                                                                                                                    | exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |                7 |             48 |         6.86 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/outpix_val_0_V_6_reg_18850                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |             48 |         1.85 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LGB_PIX_INST/p_0_in                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/axi_data_V_0_reg_272[47]_i_1_n_1                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             49 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             49 |         3.50 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[48]_2[0]                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[48]_3[0]                                                                                                                                                                                                                                                                           |               10 |             49 |         4.90 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[48]_0[0]                                                                                                                                                                                                                                                                        | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                                                                        |               15 |             49 |         3.27 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               19 |             49 |         2.58 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                      |               16 |             49 |         3.06 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[47]_i_1__0_n_1                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               17 |             49 |         2.88 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[48]_i_1__0_n_1                                                                                                                                                                                                                                                                      | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/rx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[49]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             50 |         4.17 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[63]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             50 |         5.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             50 |         3.85 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             50 |         3.33 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/rx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/tx_video_axis_reg_slice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             50 |         5.56 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             51 |         4.25 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               20 |             51 |         2.55 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               17 |             51 |         3.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               16 |             51 |         3.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               16 |             51 |         3.19 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             51 |         5.67 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_tpg_ss_0/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                                                                              |               24 |             51 |         2.12 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             51 |         3.40 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                      |               18 |             51 |         2.83 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/tpgBarSelYuv_y_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/internal_full_n_reg                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             52 |         4.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/v_tpg_ss_0/v_tpg/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_947/tpgBarSelYuv_y_U/exdes_v_tpg_0_tpgPatternCheckereOg_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               23 |             55 |         2.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dpram_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               22 |             57 |         2.59 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               27 |             57 |         2.11 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             63 |         4.85 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             63 |         4.85 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                      |               19 |             63 |         3.32 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                      |               17 |             63 |         3.71 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/aclk_dpram_reg_3[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |               28 |             64 |         2.29 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/aclk_dpram_reg_4[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |               29 |             64 |         2.21 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/sclk_ctrl_reg_reg[0]_1[0]                                                                                                                                                                                                                                                                                                | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |               30 |             64 |         2.13 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/aclk_dpram_reg_1[0]                                                                                                                                                                                                                                                                                                      | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/srst_int                                                                                                                                                                                                                                                                                                            |               29 |             64 |         2.21 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/PKT_INST/ALN_INST/gen_fifo.FIFO_INST/p_0_in                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             64 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |               10 |             68 |         6.80 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                                   |               22 |             68 |         3.09 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/vid_phy_controller/inst/clock_detector_inst/clk_sm_cur_reg[2]_0                                                                                                                                                                                                                                                                                                                           | exdes_i/vid_phy_controller/inst/vid_phy_controller_v2_2_5_vid_phy_axi4lite_inst/SR[0]                                                                                                                                                                                                                                                                                                                |               13 |             70 |         5.38 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               39 |             78 |         2.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LGB_PIX_INST/p_0_in                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             80 |        16.00 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               48 |             98 |         2.04 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               62 |            101 |         1.63 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                            |               40 |            101 |         2.53 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                   |               56 |            113 |         2.02 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SRST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                  |               47 |            117 |         2.49 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |            118 |         4.54 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               36 |            122 |         3.39 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               31 |            125 |         4.03 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               42 |            127 |         3.02 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               51 |            133 |         2.61 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               25 |            135 |         5.40 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               23 |            135 |         5.87 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               30 |            142 |         4.73 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/E[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |            143 |         5.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/E[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |            143 |         5.50 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/E[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               26 |            143 |         5.50 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/channel_status[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/channel_status[149]_i_1_n_0                                                                                                                                                                                                                                                                                          |               18 |            150 |         8.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                                                                                                                                                  |               20 |            155 |         7.75 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |              132 |            174 |         1.32 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/lclk_pkt_hdr                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                      |               36 |            180 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               38 |            189 |         4.97 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 | exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                      |               61 |            191 |         3.13 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/PULSE_SYNC_INST/REQ_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |               61 |            192 |         3.15 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/Q[0]                                                                                                                                                                                                                                                                                                              | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |               27 |            220 |         8.15 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/p_0_in                                                                                                                                                                                                                                                                                                            | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AXIS_START_SYNC_INST/axis_resetn_0                                                                                                                                                                                                                                                                                                          |               27 |            225 |         8.33 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |               56 |            253 |         4.52 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                               |               91 |            282 |         3.10 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[4]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |               51 |            289 |         5.67 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              120 |            336 |         2.80 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              115 |            377 |         3.28 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          | exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/dport_aud_pat_gen_inst/ch1_sample_queue_reg_0_7_0_13_i_1_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                      |               24 |            384 |        16.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |              121 |            458 |         3.79 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |              120 |            462 |         3.85 |
|  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              101 |            481 |         4.76 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[1]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |              103 |            504 |         4.89 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |              103 |            504 |         4.89 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/lclk_cke[2]                                                                                                                                                                                                                                                                                                                                     | exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/LRST_INST/XPM_RST_INST/syncstages_ff[3]                                                                                                                                                                                                                                                                                                            |              141 |            505 |         3.58 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |               98 |            508 |         5.18 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              132 |            537 |         4.07 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[5]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |              116 |            554 |         4.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/xpm_array_single_DRU_CTRL_in_sync_inst/syncstages_ff[2][1]                                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/dru_b0gt0_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |              137 |            655 |         4.78 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/xpm_array_single_DRU_CTRL_in_sync_inst/syncstages_ff[2][1]                                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/dru_b0gt1_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |              131 |            655 |         5.00 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk                                                                                                                                                                                                                                                                            | exdes_i/vid_phy_controller/inst/xpm_array_single_DRU_CTRL_in_sync_inst/syncstages_ff[2][1]                                                                                                                                                                                                                                                                                                        | exdes_i/vid_phy_controller/inst/dru_b0gt2_inst/LRST_INST/clk_rst[6]                                                                                                                                                                                                                                                                                                                                  |              130 |            655 |         5.04 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk                                                                                                                                                                                                                                                                            | exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/lclk_cke[3]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                      |              140 |            678 |         4.84 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              216 |            694 |         3.21 |
|  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |              239 |           1120 |         4.69 |
|  exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                      |             1041 |           3714 |         3.57 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


