(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT an) (NN architecture) (HYPH /) (NN methodology)) (PP (IN for) (S (VP (VBG making) (S (NP (NNS FPGAs)) (ADJP (JJ suitable) (PP (IN for) (NP (NP (NN integer)) (CONJP (RB as) (RB well) (IN as)) (NP (JJ variable) (NN precision) (VBG floating)) (NML (NN point) (NN multiplication)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN work)) (VP (MD will) (VP (PP (IN of) (NP (NP (JJ great) (NN importance)) (PP (IN in) (NP (NP (NNS applications)) (SBAR (WHNP (WDT which)) (S (VP (VBZ requires) (NP (JJ variable) (NN precision) (NML (VBG floating) (NN point) (NN multiplication))) (PP (JJ such) (PP (IN as) (NP (JJ multi-media) (NN processing) (NNS applications))))))))))))) (. .))
(S (PP (IN In) (NP (DT the) (VBN proposed) (NN architecture) (HYPH /) (NN methodology))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT the) (NN replacement)) (PP (IN of) (S (VP (VBG existing) (NP (NP (CD 18x18) (NN bit)) (CC and) (NP (CD 25x18) (NN bit) (JJ dedicated) (NNS multipliers))) (PP (IN in) (NP (NP (NNS FPGAs)) (PP (IN with) (NP (NP (JJ dedicated) (NN 24x24) (NN bit)) (CC and) (NP (CD 24x9) (NN bit) (NNS multipliers)))))) (, ,) (ADVP (RB respectively))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN proved) (SBAR (IN that) (S (NP (NP (PRP$ our) (NN approach)) (PP (IN of) (S (VP (VBG providing) (NP (NP (DT the) (JJ dedicated) (NN 24x24) (NN bit)) (CC and) (NP (CD 24x9) (NN bit) (NNS multipliers))) (PP (IN in) (NP (NNS FPGAs))))))) (VP (MD will) (VP (VB make) (S (NP (PRP them)) (ADJP (JJ efficient) (PP (IN for) (S (VP (VBG performing) (NP (NP (NN integer)) (CONJP (RB as) (RB well) (IN as) (NP (NP (JJ single) (NN precision)) (, ,) (NP (JJ double) (NN precision)) (, ,) (CC and) (NP (JJ Quadruple) (NN precision)))) (NP (NML (VBG floating) (NN point)) (NNS multiplications)))))))))))))) (. .))
