<dec f='codebrowser/include/hw/pci/pcie_port.h' l='42'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='58' u='c'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='126' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='62' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='120' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='152' u='c'/>
