-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pool_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_out_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_out_0_V_ce0 : OUT STD_LOGIC;
    conv_out_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_out_0_V_ce1 : OUT STD_LOGIC;
    conv_out_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_1_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_1_V_ce0 : OUT STD_LOGIC;
    conv_out_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_1_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_1_V_ce1 : OUT STD_LOGIC;
    conv_out_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_2_V_ce0 : OUT STD_LOGIC;
    conv_out_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_2_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_2_V_ce1 : OUT STD_LOGIC;
    conv_out_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_3_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_3_V_ce0 : OUT STD_LOGIC;
    conv_out_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_3_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_3_V_ce1 : OUT STD_LOGIC;
    conv_out_3_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_4_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_4_V_ce0 : OUT STD_LOGIC;
    conv_out_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_4_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_4_V_ce1 : OUT STD_LOGIC;
    conv_out_4_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    max_pool_out_V_ce0 : OUT STD_LOGIC;
    max_pool_out_V_we0 : OUT STD_LOGIC;
    max_pool_out_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    max_pool_out_V_ce1 : OUT STD_LOGIC;
    max_pool_out_V_we1 : OUT STD_LOGIC;
    max_pool_out_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of max_pool_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_10 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv10_30 : STD_LOGIC_VECTOR (9 downto 0) := "0000110000";
    constant ap_const_lv10_40 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_360 : STD_LOGIC_VECTOR (6 downto 0);
    signal f_0_reg_371 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_0_reg_382 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln10_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln10_reg_1099_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln10_fu_399_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln10_reg_1103 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln29_20_fu_417_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_20_reg_1108 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_21_fu_425_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_21_reg_1114 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln14_1_fu_437_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln14_1_reg_1119 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_449_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_1129 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1494_fu_526_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_reg_1139 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_3_fu_570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_3_reg_1149 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln26_fu_576_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln26_reg_1180 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1494_4_fu_629_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_4_reg_1190 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_5_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_5_reg_1195 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln29_2_fu_733_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_2_reg_1261 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_6_fu_783_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_6_reg_1267 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_8_fu_801_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_8_reg_1273 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_out_4_V_load_1_reg_1278 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_12_fu_819_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_12_reg_1284 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_16_fu_837_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_16_reg_1289 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_fu_859_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_reg_1294 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln29_11_fu_952_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_11_reg_1301 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_15_fu_997_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_15_reg_1306 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_19_fu_1042_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_19_reg_1311 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_fu_1050_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_reg_1316 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln203_9_fu_1090_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_9_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_364_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_f_0_phi_fu_375_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_r_0_phi_fu_386_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1494_fu_515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_2_fu_542_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1494_2_fu_618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1494_1_fu_649_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sext_ln1494_3_fu_689_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_7_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_2_fu_870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal sext_ln203_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_1_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_2_fu_1080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_3_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln29_3_fu_896_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_7_fu_909_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln13_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_fu_405_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_457_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1494_fu_465_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_1_fu_477_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1494_fu_481_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1494_fu_487_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_497_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1494_fu_491_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_507_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln14_fu_433_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1494_1_fu_520_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_532_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln1494_2_fu_550_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_cast_fu_556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_1_fu_564_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_441_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1494_4_fu_590_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_6_fu_602_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1494_1_fu_606_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_2_fu_612_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_3_fu_623_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_635_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1494_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_1_fu_653_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_fu_663_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln29_fu_671_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_1_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_693_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln1494_3_fu_700_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_cast_fu_706_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_5_fu_714_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln29_1_fu_681_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_2_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_2_fu_741_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_4_fu_751_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln29_1_fu_759_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_5_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_5_fu_769_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_6_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_8_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_3_fu_791_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1494_12_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_4_fu_809_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1494_16_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_5_fu_827_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_848_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_fu_845_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_1_fu_855_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_1_fu_865_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_2_fu_875_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_3_fu_881_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1494_3_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_7_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_2_fu_917_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_9_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_9_fu_926_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_10_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_10_fu_939_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_11_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_3_fu_960_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_13_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_13_fu_969_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_14_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_14_fu_983_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_15_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_4_fu_1005_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_17_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_17_fu_1014_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_18_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_18_fu_1028_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_19_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_4_fu_1055_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_5_fu_1060_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_6_fu_1070_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_7_fu_1075_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_8_fu_1085_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_0_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                f_0_reg_371 <= select_ln29_21_reg_1114;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_0_reg_371 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_360 <= add_ln10_reg_1103;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_360 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    r_0_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                r_0_reg_382 <= r_reg_1316;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                r_0_reg_382 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln10_reg_1103 <= add_ln10_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_fu_393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1494_4_reg_1190 <= add_ln1494_4_fu_629_p2;
                add_ln1494_reg_1139 <= add_ln1494_fu_526_p2;
                    or_ln26_reg_1180(3 downto 1) <= or_ln26_fu_576_p2(3 downto 1);
                select_ln29_20_reg_1108 <= select_ln29_20_fu_417_p3;
                    tmp_reg_1129(8 downto 6) <= tmp_fu_449_p3(8 downto 6);
                    zext_ln1494_3_reg_1149(9 downto 0) <= zext_ln1494_3_fu_570_p1(9 downto 0);
                    zext_ln1494_5_reg_1195(4 downto 0) <= zext_ln1494_5_fu_643_p1(4 downto 0);    zext_ln1494_5_reg_1195(8 downto 6) <= zext_ln1494_5_fu_643_p1(8 downto 6);
                    zext_ln14_1_reg_1119(4 downto 0) <= zext_ln14_1_fu_437_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln203_9_reg_1321 <= add_ln203_9_fu_1090_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    add_ln203_reg_1294(9 downto 4) <= add_ln203_fu_859_p2(9 downto 4);
                select_ln29_11_reg_1301 <= select_ln29_11_fu_952_p3;
                select_ln29_15_reg_1306 <= select_ln29_15_fu_997_p3;
                select_ln29_19_reg_1311 <= select_ln29_19_fu_1042_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                conv_out_4_V_load_1_reg_1278 <= conv_out_4_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln10_reg_1099 <= icmp_ln10_fu_393_p2;
                icmp_ln10_reg_1099_pp0_iter1_reg <= icmp_ln10_reg_1099;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                r_reg_1316 <= r_fu_1050_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                select_ln29_12_reg_1284 <= select_ln29_12_fu_819_p3;
                select_ln29_16_reg_1289 <= select_ln29_16_fu_837_p3;
                select_ln29_2_reg_1261 <= select_ln29_2_fu_733_p3;
                select_ln29_6_reg_1267 <= select_ln29_6_fu_783_p3;
                select_ln29_8_reg_1273 <= select_ln29_8_fu_801_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_fu_393_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln29_21_reg_1114 <= select_ln29_21_fu_425_p3;
            end if;
        end if;
    end process;
    zext_ln14_1_reg_1119(9 downto 5) <= "00000";
    tmp_reg_1129(5 downto 0) <= "000000";
    zext_ln1494_3_reg_1149(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    or_ln26_reg_1180(0) <= '1';
    zext_ln1494_5_reg_1195(5) <= '1';
    zext_ln1494_5_reg_1195(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    add_ln203_reg_1294(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln10_fu_393_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln10_fu_393_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((icmp_ln10_fu_393_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln10_fu_399_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_364_p4) + unsigned(ap_const_lv7_1));
    add_ln1494_1_fu_564_p2 <= std_logic_vector(unsigned(zext_ln14_1_fu_437_p1) + unsigned(tmp_10_cast_fu_556_p3));
    add_ln1494_2_fu_612_p2 <= std_logic_vector(unsigned(zext_ln14_fu_433_p1) + unsigned(sub_ln1494_1_fu_606_p2));
    add_ln1494_3_fu_623_p2 <= std_logic_vector(unsigned(ap_const_lv11_10) + unsigned(sub_ln1494_1_fu_606_p2));
    add_ln1494_4_fu_629_p2 <= std_logic_vector(unsigned(zext_ln14_fu_433_p1) + unsigned(add_ln1494_3_fu_623_p2));
    add_ln1494_5_fu_714_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(tmp_15_cast_fu_706_p3));
    add_ln1494_fu_526_p2 <= std_logic_vector(unsigned(zext_ln14_fu_433_p1) + unsigned(or_ln1494_1_fu_520_p2));
    add_ln203_1_fu_865_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(add_ln203_fu_859_p2));
    add_ln203_2_fu_875_p2 <= std_logic_vector(unsigned(ap_const_lv10_10) + unsigned(add_ln203_fu_859_p2));
    add_ln203_3_fu_881_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(add_ln203_2_fu_875_p2));
    add_ln203_4_fu_1055_p2 <= std_logic_vector(unsigned(ap_const_lv10_20) + unsigned(add_ln203_reg_1294));
    add_ln203_5_fu_1060_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(add_ln203_4_fu_1055_p2));
    add_ln203_6_fu_1070_p2 <= std_logic_vector(unsigned(ap_const_lv10_30) + unsigned(add_ln203_reg_1294));
    add_ln203_7_fu_1075_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(add_ln203_6_fu_1070_p2));
    add_ln203_8_fu_1085_p2 <= std_logic_vector(unsigned(ap_const_lv10_40) + unsigned(add_ln203_reg_1294));
    add_ln203_9_fu_1090_p2 <= std_logic_vector(unsigned(zext_ln14_1_reg_1119) + unsigned(add_ln203_8_fu_1085_p2));
    add_ln203_fu_859_p2 <= std_logic_vector(unsigned(zext_ln203_fu_845_p1) + unsigned(zext_ln203_1_fu_855_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln10_fu_393_p2)
    begin
        if ((icmp_ln10_fu_393_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_f_0_phi_fu_375_p4_assign_proc : process(f_0_reg_371, icmp_ln10_reg_1099, ap_CS_fsm_pp0_stage0, select_ln29_21_reg_1114, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_f_0_phi_fu_375_p4 <= select_ln29_21_reg_1114;
        else 
            ap_phi_mux_f_0_phi_fu_375_p4 <= f_0_reg_371;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_364_p4_assign_proc : process(indvar_flatten_reg_360, icmp_ln10_reg_1099, ap_CS_fsm_pp0_stage0, add_ln10_reg_1103, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten_phi_fu_364_p4 <= add_ln10_reg_1103;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_364_p4 <= indvar_flatten_reg_360;
        end if; 
    end process;


    ap_phi_mux_r_0_phi_fu_386_p4_assign_proc : process(r_0_reg_382, icmp_ln10_reg_1099, ap_CS_fsm_pp0_stage0, r_reg_1316, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_r_0_phi_fu_386_p4 <= r_reg_1316;
        else 
            ap_phi_mux_r_0_phi_fu_386_p4 <= r_0_reg_382;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, sext_ln1494_fu_515_p1, sext_ln1494_1_fu_649_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_0_V_address0 <= sext_ln1494_1_fu_649_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_0_V_address0 <= sext_ln1494_fu_515_p1(10 - 1 downto 0);
            else 
                conv_out_0_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            conv_out_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_out_0_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, sext_ln1494_2_fu_618_p1, ap_block_pp0_stage1, sext_ln1494_3_fu_689_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_0_V_address1 <= sext_ln1494_3_fu_689_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_0_V_address1 <= sext_ln1494_2_fu_618_p1(10 - 1 downto 0);
            else 
                conv_out_0_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            conv_out_0_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_out_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_0_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_reg_1195, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_542_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_1_V_address0 <= zext_ln1494_5_reg_1195(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_1_V_address0 <= zext_ln1494_2_fu_542_p1(9 - 1 downto 0);
            else 
                conv_out_1_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_1_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_fu_570_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_719_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_1_V_address1 <= zext_ln1494_7_fu_719_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_1_V_address1 <= zext_ln1494_3_fu_570_p1(9 - 1 downto 0);
            else 
                conv_out_1_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_1_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_1_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_reg_1149, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_542_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_2_V_address0 <= zext_ln1494_3_reg_1149(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_2_V_address0 <= zext_ln1494_2_fu_542_p1(9 - 1 downto 0);
            else 
                conv_out_2_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_2_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_fu_643_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_719_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_2_V_address1 <= zext_ln1494_7_fu_719_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_2_V_address1 <= zext_ln1494_5_fu_643_p1(9 - 1 downto 0);
            else 
                conv_out_2_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_2_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_2_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_reg_1195, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_542_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_3_V_address0 <= zext_ln1494_5_reg_1195(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_3_V_address0 <= zext_ln1494_2_fu_542_p1(9 - 1 downto 0);
            else 
                conv_out_3_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_3_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_fu_570_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_719_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_3_V_address1 <= zext_ln1494_7_fu_719_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_3_V_address1 <= zext_ln1494_3_fu_570_p1(9 - 1 downto 0);
            else 
                conv_out_3_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_3_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_3_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_reg_1149, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_542_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_4_V_address0 <= zext_ln1494_3_reg_1149(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_4_V_address0 <= zext_ln1494_2_fu_542_p1(9 - 1 downto 0);
            else 
                conv_out_4_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_4_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_4_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_fu_643_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_719_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_4_V_address1 <= zext_ln1494_7_fu_719_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_4_V_address1 <= zext_ln1494_5_fu_643_p1(9 - 1 downto 0);
            else 
                conv_out_4_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_4_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_4_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv_out_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_405_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_f_0_phi_fu_375_p4));
    icmp_ln10_fu_393_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_364_p4 = ap_const_lv7_50) else "0";
    icmp_ln13_fu_411_p2 <= "1" when (ap_phi_mux_r_0_phi_fu_386_p4 = ap_const_lv3_5) else "0";
    icmp_ln1494_10_fu_934_p2 <= "1" when (signed(conv_out_4_V_load_1_reg_1278) > signed(select_ln29_9_fu_926_p3)) else "0";
    icmp_ln1494_11_fu_946_p2 <= "1" when (signed(conv_out_0_V_q1) > signed(select_ln29_10_fu_939_p3)) else "0";
    icmp_ln1494_12_fu_813_p2 <= "1" when (signed(conv_out_1_V_q1) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_13_fu_963_p2 <= "1" when (signed(conv_out_2_V_q0) > signed(zext_ln29_3_fu_960_p1)) else "0";
    icmp_ln1494_14_fu_977_p2 <= "1" when (signed(conv_out_1_V_q1) > signed(select_ln29_13_fu_969_p3)) else "0";
    icmp_ln1494_15_fu_991_p2 <= "1" when (signed(conv_out_2_V_q1) > signed(select_ln29_14_fu_983_p3)) else "0";
    icmp_ln1494_16_fu_831_p2 <= "1" when (signed(conv_out_3_V_q1) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_17_fu_1008_p2 <= "1" when (signed(conv_out_4_V_q0) > signed(zext_ln29_4_fu_1005_p1)) else "0";
    icmp_ln1494_18_fu_1022_p2 <= "1" when (signed(conv_out_3_V_q1) > signed(select_ln29_17_fu_1014_p3)) else "0";
    icmp_ln1494_19_fu_1036_p2 <= "1" when (signed(conv_out_4_V_q1) > signed(select_ln29_18_fu_1028_p3)) else "0";
    icmp_ln1494_1_fu_675_p2 <= "1" when (signed(conv_out_1_V_q0) > signed(zext_ln29_fu_671_p1)) else "0";
    icmp_ln1494_2_fu_727_p2 <= "1" when (signed(conv_out_0_V_q1) > signed(select_ln29_1_fu_681_p3)) else "0";
    icmp_ln1494_3_fu_891_p2 <= "1" when (signed(conv_out_1_V_q0) > signed(select_ln29_2_reg_1261)) else "0";
    icmp_ln1494_4_fu_745_p2 <= "1" when (signed(conv_out_2_V_q0) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_5_fu_763_p2 <= "1" when (signed(conv_out_3_V_q0) > signed(zext_ln29_1_fu_759_p1)) else "0";
    icmp_ln1494_6_fu_777_p2 <= "1" when (signed(conv_out_2_V_q1) > signed(select_ln29_5_fu_769_p3)) else "0";
    icmp_ln1494_7_fu_904_p2 <= "1" when (signed(conv_out_3_V_q0) > signed(select_ln29_6_reg_1267)) else "0";
    icmp_ln1494_8_fu_795_p2 <= "1" when (signed(conv_out_4_V_q0) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_9_fu_920_p2 <= "1" when (signed(conv_out_0_V_q0) > signed(zext_ln29_2_fu_917_p1)) else "0";
    icmp_ln1494_fu_657_p2 <= "1" when (signed(conv_out_0_V_q0) > signed(ap_const_lv14_0)) else "0";

    max_pool_out_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, sext_ln203_fu_886_p1, sext_ln203_1_fu_1065_p1, sext_ln203_3_fu_1095_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            max_pool_out_V_address0 <= sext_ln203_3_fu_1095_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            max_pool_out_V_address0 <= sext_ln203_1_fu_1065_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            max_pool_out_V_address0 <= sext_ln203_fu_886_p1(9 - 1 downto 0);
        else 
            max_pool_out_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_pool_out_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, zext_ln203_2_fu_870_p1, ap_block_pp0_stage2, sext_ln203_2_fu_1080_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            max_pool_out_V_address1 <= sext_ln203_2_fu_1080_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            max_pool_out_V_address1 <= zext_ln203_2_fu_870_p1(9 - 1 downto 0);
        else 
            max_pool_out_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_pool_out_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            max_pool_out_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            max_pool_out_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_out_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, select_ln29_11_reg_1301, select_ln29_19_reg_1311, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, select_ln29_7_fu_909_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            max_pool_out_V_d0 <= select_ln29_19_reg_1311;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            max_pool_out_V_d0 <= select_ln29_11_reg_1301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            max_pool_out_V_d0 <= select_ln29_7_fu_909_p3;
        else 
            max_pool_out_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_out_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, select_ln29_15_reg_1306, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage2, select_ln29_3_fu_896_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            max_pool_out_V_d1 <= select_ln29_15_reg_1306;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            max_pool_out_V_d1 <= select_ln29_3_fu_896_p3;
        else 
            max_pool_out_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_out_V_we0_assign_proc : process(icmp_ln10_reg_1099, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln10_reg_1099_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_1099_pp0_iter1_reg = ap_const_lv1_0)) or ((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            max_pool_out_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_V_we1_assign_proc : process(icmp_ln10_reg_1099, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln10_reg_1099 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            max_pool_out_V_we1 <= ap_const_logic_1;
        else 
            max_pool_out_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1494_1_fu_520_p2 <= (sub_ln1494_fu_481_p2 or ap_const_lv11_10);
    or_ln1494_2_fu_550_p2 <= (tmp_fu_449_p3 or ap_const_lv9_10);
    or_ln1494_3_fu_700_p2 <= (tmp_8_fu_693_p3 or ap_const_lv9_10);
    or_ln1494_fu_491_p2 <= (trunc_ln1494_fu_487_p1 or select_ln29_21_fu_425_p3);
    or_ln26_fu_576_p2 <= (shl_ln_fu_441_p3 or ap_const_lv4_1);
    r_fu_1050_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln29_20_reg_1108));
    select_ln29_10_fu_939_p3 <= 
        conv_out_4_V_load_1_reg_1278 when (icmp_ln1494_10_fu_934_p2(0) = '1') else 
        select_ln29_9_fu_926_p3;
    select_ln29_11_fu_952_p3 <= 
        conv_out_0_V_q1 when (icmp_ln1494_11_fu_946_p2(0) = '1') else 
        select_ln29_10_fu_939_p3;
    select_ln29_12_fu_819_p3 <= 
        trunc_ln1494_4_fu_809_p1 when (icmp_ln1494_12_fu_813_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_13_fu_969_p3 <= 
        conv_out_2_V_q0 when (icmp_ln1494_13_fu_963_p2(0) = '1') else 
        zext_ln29_3_fu_960_p1;
    select_ln29_14_fu_983_p3 <= 
        conv_out_1_V_q1 when (icmp_ln1494_14_fu_977_p2(0) = '1') else 
        select_ln29_13_fu_969_p3;
    select_ln29_15_fu_997_p3 <= 
        conv_out_2_V_q1 when (icmp_ln1494_15_fu_991_p2(0) = '1') else 
        select_ln29_14_fu_983_p3;
    select_ln29_16_fu_837_p3 <= 
        trunc_ln1494_5_fu_827_p1 when (icmp_ln1494_16_fu_831_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_17_fu_1014_p3 <= 
        conv_out_4_V_q0 when (icmp_ln1494_17_fu_1008_p2(0) = '1') else 
        zext_ln29_4_fu_1005_p1;
    select_ln29_18_fu_1028_p3 <= 
        conv_out_3_V_q1 when (icmp_ln1494_18_fu_1022_p2(0) = '1') else 
        select_ln29_17_fu_1014_p3;
    select_ln29_19_fu_1042_p3 <= 
        conv_out_4_V_q1 when (icmp_ln1494_19_fu_1036_p2(0) = '1') else 
        select_ln29_18_fu_1028_p3;
    select_ln29_1_fu_681_p3 <= 
        conv_out_1_V_q0 when (icmp_ln1494_1_fu_675_p2(0) = '1') else 
        zext_ln29_fu_671_p1;
    select_ln29_20_fu_417_p3 <= 
        ap_const_lv3_0 when (icmp_ln13_fu_411_p2(0) = '1') else 
        ap_phi_mux_r_0_phi_fu_386_p4;
    select_ln29_21_fu_425_p3 <= 
        f_fu_405_p2 when (icmp_ln13_fu_411_p2(0) = '1') else 
        ap_phi_mux_f_0_phi_fu_375_p4;
    select_ln29_2_fu_733_p3 <= 
        conv_out_0_V_q1 when (icmp_ln1494_2_fu_727_p2(0) = '1') else 
        select_ln29_1_fu_681_p3;
    select_ln29_3_fu_896_p3 <= 
        conv_out_1_V_q0 when (icmp_ln1494_3_fu_891_p2(0) = '1') else 
        select_ln29_2_reg_1261;
    select_ln29_4_fu_751_p3 <= 
        trunc_ln1494_2_fu_741_p1 when (icmp_ln1494_4_fu_745_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_5_fu_769_p3 <= 
        conv_out_3_V_q0 when (icmp_ln1494_5_fu_763_p2(0) = '1') else 
        zext_ln29_1_fu_759_p1;
    select_ln29_6_fu_783_p3 <= 
        conv_out_2_V_q1 when (icmp_ln1494_6_fu_777_p2(0) = '1') else 
        select_ln29_5_fu_769_p3;
    select_ln29_7_fu_909_p3 <= 
        conv_out_3_V_q0 when (icmp_ln1494_7_fu_904_p2(0) = '1') else 
        select_ln29_6_reg_1267;
    select_ln29_8_fu_801_p3 <= 
        trunc_ln1494_3_fu_791_p1 when (icmp_ln1494_8_fu_795_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_9_fu_926_p3 <= 
        conv_out_0_V_q0 when (icmp_ln1494_9_fu_920_p2(0) = '1') else 
        zext_ln29_2_fu_917_p1;
    select_ln29_fu_663_p3 <= 
        trunc_ln1494_1_fu_653_p1 when (icmp_ln1494_fu_657_p2(0) = '1') else 
        ap_const_lv13_0;
        sext_ln1494_1_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_reg_1139),64));

        sext_ln1494_2_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_2_fu_612_p2),64));

        sext_ln1494_3_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_4_reg_1190),64));

        sext_ln1494_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_507_p3),64));

        sext_ln203_1_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_5_fu_1060_p2),64));

        sext_ln203_2_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_7_fu_1075_p2),64));

        sext_ln203_3_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_9_reg_1321),64));

        sext_ln203_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_3_fu_881_p2),64));

    shl_ln_fu_441_p3 <= (select_ln29_20_fu_417_p3 & ap_const_lv1_0);
    sub_ln1494_1_fu_606_p2 <= std_logic_vector(unsigned(zext_ln1494_4_fu_590_p1) - unsigned(zext_ln1494_6_fu_602_p1));
    sub_ln1494_fu_481_p2 <= std_logic_vector(unsigned(zext_ln1494_fu_465_p1) - unsigned(zext_ln1494_1_fu_477_p1));
    tmp_10_cast_fu_556_p3 <= (ap_const_lv1_0 & or_ln1494_2_fu_550_p2);
    tmp_10_fu_635_p3 <= (or_ln26_fu_576_p2 & select_ln29_21_fu_425_p3);
    tmp_15_cast_fu_706_p3 <= (ap_const_lv1_0 & or_ln1494_3_fu_700_p2);
    tmp_2_fu_848_p3 <= (select_ln29_20_reg_1108 & ap_const_lv4_0);
    tmp_3_fu_457_p3 <= (select_ln29_20_fu_417_p3 & ap_const_lv7_0);
    tmp_4_fu_469_p3 <= (select_ln29_20_fu_417_p3 & ap_const_lv5_0);
    tmp_5_fu_497_p4 <= sub_ln1494_fu_481_p2(10 downto 5);
    tmp_6_fu_507_p3 <= (tmp_5_fu_497_p4 & or_ln1494_fu_491_p2);
    tmp_7_fu_594_p3 <= (or_ln26_fu_576_p2 & ap_const_lv4_0);
    tmp_8_fu_693_p3 <= (or_ln26_reg_1180 & ap_const_lv5_0);
    tmp_9_fu_532_p4 <= ((select_ln29_20_fu_417_p3 & ap_const_lv1_0) & select_ln29_21_fu_425_p3);
    tmp_fu_449_p3 <= (select_ln29_20_fu_417_p3 & ap_const_lv6_0);
    tmp_s_fu_582_p3 <= (or_ln26_fu_576_p2 & ap_const_lv6_0);
    trunc_ln1494_1_fu_653_p1 <= conv_out_0_V_q0(13 - 1 downto 0);
    trunc_ln1494_2_fu_741_p1 <= conv_out_2_V_q0(13 - 1 downto 0);
    trunc_ln1494_3_fu_791_p1 <= conv_out_4_V_q0(13 - 1 downto 0);
    trunc_ln1494_4_fu_809_p1 <= conv_out_1_V_q1(13 - 1 downto 0);
    trunc_ln1494_5_fu_827_p1 <= conv_out_3_V_q1(13 - 1 downto 0);
    trunc_ln1494_fu_487_p1 <= sub_ln1494_fu_481_p2(5 - 1 downto 0);
    zext_ln1494_1_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_469_p3),11));
    zext_ln1494_2_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_532_p4),64));
    zext_ln1494_3_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_1_fu_564_p2),64));
    zext_ln1494_4_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_582_p3),11));
    zext_ln1494_5_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_635_p3),64));
    zext_ln1494_6_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_594_p3),11));
    zext_ln1494_7_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_5_fu_714_p2),64));
    zext_ln1494_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_457_p3),11));
    zext_ln14_1_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_fu_425_p3),10));
    zext_ln14_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_fu_425_p3),11));
    zext_ln203_1_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_848_p3),10));
    zext_ln203_2_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_1_fu_865_p2),64));
    zext_ln203_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_1129),10));
    zext_ln29_1_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_4_fu_751_p3),14));
    zext_ln29_2_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_8_reg_1273),14));
    zext_ln29_3_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_12_reg_1284),14));
    zext_ln29_4_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_16_reg_1289),14));
    zext_ln29_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_fu_663_p3),14));
end behav;
