;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ <120, 2
	SUB -207, <-120
	DJN -2, @-30
	MOV -11, <-20
	SUB @-127, 100
	SUB #72, @200
	ADD -1, <-20
	SPL 210, 4
	CMP @12, @10
	ADD 121, 100
	DJN -1, @-20
	JMP -11, @-20
	SUB 12, @10
	ADD 121, 100
	SUB -207, <-120
	CMP @-127, 100
	JMZ 0, #0
	MOV -11, <-20
	SUB @-127, 100
	DAT #12, <10
	MOV -11, <-20
	SUB @-127, 100
	SUB 12, 1
	SUB #12, @20
	SUB #72, @200
	SUB @-127, 100
	SUB @12, @10
	SUB 1, <0
	SUB 1, <0
	SLT #12, @10
	ADD 30, 9
	MOV -11, <-20
	ADD 210, 60
	SUB 210, 700
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	CMP @-127, 200
	JMZ <120, 2
	SUB -207, <-120
	SPL 8, <302
