// Seed: 528070162
module module_0;
  wire [-1 : -1] id_1;
  logic id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wor id_2
);
  assign id_1 = -1;
  assign id_1 = 1;
  logic id_4;
  ;
  assign id_1 = id_2;
  assign id_4 = (id_4 && id_0);
  module_0 modCall_1 ();
  parameter id_5 = -1;
  initial id_4 <= id_5;
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wire id_5
);
  assign id_5 = 1;
  or primCall (id_0, id_1, id_2, id_3, id_4, id_7);
  assign id_0 = -1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
