{
  "stage": 6,
  "generated_at": "2026-02-24T06:12:51Z",
  "schema_version": "fpga_rag_v4_chunked_graph_vector_commit",
  "graph": {
    "nodes": [
      {
        "id": "PROJECT-A:COMP:GPIO_IN",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "GPIO_IN",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:GPIO_OUT",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "GPIO_OUT",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_dma_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_dma_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_dma:7.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_interconnect_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_interconnect_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_uartlite_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_uartlite_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axis2fifo",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axis2fifo",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axis2fifo_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axis2fifo_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 674
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:buf2u16",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "buf2u16",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 265
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:buf2u32",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "buf2u32",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 262
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:clk_wiz_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "clk_wiz_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:clk_wiz:6.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dlmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dlmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dlmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_forward",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_forward",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 172
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_receive",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_receive",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 121
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_reset",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 167
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_send",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_send",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 146
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_sw_tone_gen",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_sw_tone_gen",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 201
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:fifo2audpwm",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo2audpwm",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:fifo2audpwm_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo2audpwm_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 680
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:fifo_generator_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo_generator_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:fifo_generator:13.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:get_gpio_data",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "get_gpio_data",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 108
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "ilmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:ilmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "ilmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:init",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "init",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 80
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:init_dma",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "init_dma",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 39
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:lmb_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "lmb_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:main",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "main",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 347
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:mdm_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "mdm_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mdm:3.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:microblaze:10.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_axi_intc",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_intc:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_axi_periph",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_local_memory",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_local_memory",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 683
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_xlconcat",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:mig_7series_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "mig_7series_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mig_7series:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:play_wav",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "play_wav",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 269
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:project_root",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "project_root",
        "attributes": {
          "kind": "project_anchor",
          "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
              "line": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:recv_wav",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "recv_wav",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 298
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "reset",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "rst_mig_7series_0_81M",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:sys_clock",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "sys_clock",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 712
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:tone_generator",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "tone_generator",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:tone_generator_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "tone_generator_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 694
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:uart_recv",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "uart_recv",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 250
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:xlconcat_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "xlconcat_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:xlconcat_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "xlconcat_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:377691dab3",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "set_property_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a50ticsg324-1L",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 180
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 179
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:cb11126592",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "project_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a50ticsg324-1L",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:058834e075",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg",
          "address_segment": "axi_dma_0/S_AXI_LITE/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 721
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:1f375150e9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg",
          "address_segment": "microblaze_0_axi_intc/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 725
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:2d6ec25914",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
          "address_segment": "mig_7series_0/memmap/memaddr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 726
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:33714c60e7",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_fifo2audpwm",
        "attributes": {
          "evidence_type": "code",
          "detail": "module fifo2audpwm #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:3b639eb7a7",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_xlconcat_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:3b94cfef3c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_xlconcat",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:43f6611bff",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg",
          "address_segment": "GPIO_OUT/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 720
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:56d259df07",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_dlmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:5ecb474272",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg",
          "address_segment": "axi_uartlite_0/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 722
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:611354d30d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_tone_generator",
        "attributes": {
          "evidence_type": "code",
          "detail": "module tone_generator #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7038e45efd",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_axis2fifo",
        "attributes": {
          "evidence_type": "code",
          "detail": "module axis2fifo #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:75d562fce2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_GPIO_IN",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7acc4abb92",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7ee8465907",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_ilmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:92cbaf588d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_interconnect_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:976302f3b1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_dlmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:a543daf5ae",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_xlconcat_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:b1fb3b0c4f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_GPIO_OUT",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:bc363c9368",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_rst_mig_7series_0_81M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:c0cc7555ff",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
          "address_segment": "mig_7series_0/memmap/memaddr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 727
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:c800c9f92d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_uartlite_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:c8c90f1c0c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_axi_intc",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:ce6a7b7c92",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
          "address_segment": "mig_7series_0/memmap/memaddr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 718
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:d1b39e3ebd",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_ilmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d6281b0b21",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d847eb0725",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_dma_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d9775d85a5",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg",
          "address_segment": "GPIO_IN/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 719
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:dae48b2655",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_mig_7series_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:e0d47ccf3a",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_lmb_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:e4fe919ecc",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:f10ccd164e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:f285b5d2f9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
          "address_segment": "mig_7series_0/memmap/memaddr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 717
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:f6b3c158e9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_fifo_generator_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:f779ac5315",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem",
          "address_segment": "microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 723
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:EVID:fa1e293ad3",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem",
          "address_segment": "microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 724
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:ISSUE:65e298c1ea",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "TODO in tone_generator.v:72",
        "attributes": {
          "severity": "medium",
          "description": "create AXI interface for configuration of INCREMENT and PACKET_SIZE params",
          "tag": "TODO"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 72
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:ISSUE:93cfc5c2b4",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "TODO in helloworld.c:173",
        "attributes": {
          "severity": "medium",
          "description": "modify tone_generator.v to support 8 bit audio...",
          "tag": "TODO"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 173
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:ISSUE:fpga_part_inconsistency",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "fpga_part_inconsistency",
        "attributes": {
          "severity": "critical",
          "description": "Project name/board says 100T but Tcl config targets 50T.",
          "actual_part": "xc7a50ticsg324-1L",
          "expected_from_name": "xc7a100tcsg324-1"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:ISSUE:hw_tone_not_working",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "hardware_tone_not_working",
        "attributes": {
          "severity": "high",
          "description": "Hardware tone generation is documented as not working."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "interrupts_disabled_in_software",
        "attributes": {
          "severity": "low",
          "description": "Interrupt infrastructure exists in hardware but software disables/polls."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:block_automation",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "BLOCK_AUTOMATION",
        "attributes": {
          "category": "educational",
          "description": "Inferred block automation analog from cross-reference table",
          "parse_uncertain": true
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:PAT:dual_clock_fifo_cdc",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "DUAL_CLOCK_FIFO_CDC",
        "attributes": {
          "category": "signal_path",
          "description": "CDC handled by dual-clock FIFO",
          "indicator": "CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 576
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:interrupt_fanin",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "INTERRUPT_FANIN",
        "attributes": {
          "category": "signal_path",
          "description": "Multiple IRQ sources merged via xlconcat/axi_intc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:polling_control_loop",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "POLLING_CONTROL_LOOP",
        "attributes": {
          "category": "software_control",
          "description": "Polling loop for control instead of ISR"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_bram_ctrl_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_gpio_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_gpio_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_gpio_wrapper",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_gpio_wrapper",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:clk_wiz_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "clk_wiz_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:clk_wiz:6.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "dlmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:dlmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "dlmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "ilmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:ilmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "ilmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:leds",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "leds",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 74
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:leds_8bits",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "leds_8bits",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 181
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:lmb_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "lmb_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:mdm_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "mdm_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mdm:3.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:microblaze_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "microblaze_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:microblaze:11.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "microblaze_0_axi_periph",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:project_root",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "project_root",
        "attributes": {
          "kind": "project_anchor",
          "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example",
              "line": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:reset_n",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "reset_n",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 85
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "rst_clk_wiz_0_100M",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:switches_8bits",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "switches_8bits",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 182
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:sys_clock",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "sys_clock",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 126
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:sys_reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "sys_reset",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 127
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 4
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:025752c5ae",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "axi_address_segment",
        "attributes": {
          "constraint_type": "axi_address_assignment",
          "spec": "addr_seg=axi_gpio_0/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_polarity",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "POLARITY=ACTIVE_HIGH",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 115
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "create_clock",
        "attributes": {
          "constraint_type": "timing",
          "spec": "create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 5
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:1ab652be00",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 15
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:1ff3188672",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:2eba930441",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_polarity",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "POLARITY=ACTIVE_LOW",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 84
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "bd_clock_port",
        "attributes": {
          "constraint_type": "clock",
          "spec": "freq_hz=100000000",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:45ad944594",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 26
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 22
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:56555be470",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 8
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "axi_addr_map_axi_gpio",
        "attributes": {
          "constraint_type": "axi_address_map",
          "peripheral": "AXI GPIO",
          "base_address": "0x40000000",
          "range": "64 KB",
          "access_or_status": "R/W",
          "spec": "AXI GPIO base=0x40000000 range=64 KB access=R/W",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 169
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:5929c59769",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 16
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:59334f5789",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:626c36ead9",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 17
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 12
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 11
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_freq_hz",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "FREQ_HZ=100000000",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 112
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 28
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 24
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 25
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "axi_address_segment",
        "attributes": {
          "constraint_type": "axi_address_assignment",
          "spec": "addr_seg=axi_gpio_0/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 192
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "project_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a200tsbg484-1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 22
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 21
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:cf3500401e",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 18
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 27
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "axi_addr_map_axi_gpio",
        "attributes": {
          "constraint_type": "axi_address_map",
          "peripheral": "AXI GPIO",
          "base_address": "0x40000000",
          "range": "64 KB",
          "access_or_status": " Assigned",
          "spec": "AXI GPIO base=0x40000000 range=64 KB access= Assigned",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 64
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:f45d957692",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "axi_address_segment",
        "attributes": {
          "constraint_type": "axi_address_assignment",
          "spec": "addr_seg=axi_bram_ctrl_0/S_AXI/Mem0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 191
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 14
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:012669b142",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 36
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:025752c5ae",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_assignment",
        "attributes": {
          "evidence_type": "tcl_address_assignment",
          "detail": "assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]",
          "address_segment": "axi_gpio_0/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:0842fe5472",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_map_row",
        "attributes": {
          "evidence_type": "address_map_table",
          "detail": "| AXI GPIO   | 0x40000000   | 64 KB |  Assigned |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 64
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:0a639afcab",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "module_decl_axi_gpio_wrapper",
        "attributes": {
          "evidence_type": "code",
          "detail": "module axi_gpio_wrapper (",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:17887fc99d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:1e1dad85d4",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " BAARILI - Resource Utilization (Artix-7 xc7a200t):",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 174
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:24f04af39e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Warning! LUT value is adjusted to account for LUT combining.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:31bd9e433a",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "### Utilization Summary",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 24
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:354c5350a8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:358a2d4b4d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:38a3beb28e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| **LMB BRAM (8 KB)** |  | 2 BRAM |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:41f7be9fb9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:42b220bb90",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:434b09760e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_dlmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:466d8f2734",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT1       |   35 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 173
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:4ae5ac3470",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:519900aa2d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 35
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:56618b649c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- AXI BRAM (32 KB) - AXI-attached memory",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 257
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5682780d0e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- LMB BRAM (32 KB) - Local memory",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 256
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5b8b5721c2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Resource                  Used    Available    Utilization %",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 27
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5ce3de5e20",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT2       |  124 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 166
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:60c618e1a3",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:60c8ead14c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT6       |  495 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 162
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6269a6f3a9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_lmb_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6818f49971",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT3       |  283 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 164
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6b86d8a23f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi4lite_s_axi_awaddr",
        "attributes": {
          "evidence_type": "axi4lite_signal_binding",
          "signal": "s_axi_awaddr",
          "binding": "32'h0",
          "detail": ".s_axi_awaddr(32'h0),",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6dc4a227e8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|     LUT as Distributed RAM |   64 |     0 |            |           |       |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 37
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:73f29112da",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- **Memory:** LMB BRAM (8 KB)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 110
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:74ee4fc754",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_property_query",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "puts \"   Range: [get_property RANGE $addr_seg]\\n\"",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 153
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:EVID:7635e88b70",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_segment_reference",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "set addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_axi_gpio_0_Reg]",
          "address_segment": "microblaze_0/Data/SEG_axi_gpio_0_Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 149
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:EVID:778c9adb0e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "     BRAM                                             ",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 149
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:77eb5a84b8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "timing_metric",
        "attributes": {
          "evidence_type": "timing_report",
          "detail": "- **Timing:** WNS > 0 ns",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 93
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:78cbe9f69b",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Utilization Design Information",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:80deb1d957",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 11
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:9546eedf25",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_rst_clk_wiz_0_100M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:97c39b83fe",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "timing_metric",
        "attributes": {
          "evidence_type": "timing_report",
          "detail": " Timing: WNS > 0 ns (Clock constraints met)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 181
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:9aef9a1d1c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi4lite_s_axi_araddr",
        "attributes": {
          "evidence_type": "axi4lite_signal_binding",
          "signal": "s_axi_araddr",
          "binding": "32'h0",
          "detail": ".s_axi_araddr(32'h0),",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:9f085e3f29",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " **DSP Yok:** Logic-only implementation",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 39
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a152bfe192",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_map_row",
        "attributes": {
          "evidence_type": "address_map_table",
          "detail": "| AXI GPIO   | 0x40000000   | 64 KB | R/W    |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 169
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a48d5a974d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT4       |  191 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 165
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a890bf3adf",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a9a7a26c52",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 250
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:aa13fe6258",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_assignment",
        "attributes": {
          "evidence_type": "tcl_address_assignment",
          "detail": "assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]",
          "address_segment": "axi_gpio_0/S_AXI/Reg",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 192
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:abe3646562",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:add9517fe1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:b5d139a9a0",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:b8a0517427",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:c25fa0e7bf",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_rst_clk_wiz_0_100M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:c2c4bcdbb1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:ccd618275f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:cfd967f48c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_property_query",
        "attributes": {
          "evidence_type": "tcl_address_query",
          "detail": "set base_addr [get_property OFFSET $addr_seg]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 151
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:EVID:dccc0246e2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_ilmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e0ad3ab0f9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "3. DSP",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 20
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e3357cfd2b",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e4fee5a372",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT5       |  312 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 163
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e595324ef5",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|     LUT as Shift Register  |  123 |     0 |            |           |       |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e59cbe9183",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_ilmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e9aa35d3e8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:ee01cc7320",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f167615d0f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f318cf9669",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_dlmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f45d957692",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "axi_address_assignment",
        "attributes": {
          "evidence_type": "tcl_address_assignment",
          "detail": "assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]",
          "address_segment": "axi_bram_ctrl_0/S_AXI/Mem0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 191
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f635c90d73",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f686ae77ab",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "3. DSP",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 84
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:fd97c5bf52",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:667f647a62",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "critical_warning",
        "attributes": {
          "severity": "medium",
          "description": "CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 83
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:b03b6a20ca",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "critical_warning",
        "attributes": {
          "severity": "medium",
          "description": "CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 74
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:duplicate_clock_constraints",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "duplicate_clock_constraints",
        "attributes": {
          "severity": "medium",
          "description": "Clock override warning indicates duplicate clock constraints."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:reset_polarity_conflict",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "reset_polarity_conflict",
        "attributes": {
          "severity": "medium",
          "description": "sys_reset is declared ACTIVE_HIGH but connected to resetn pin."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:axi_tie_off",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "AXI_TIE_OFF",
        "attributes": {
          "category": "educational",
          "description": "Standalone AXI slave signal tie-off pattern",
          "indicators": [
            "awvalid=0",
            "arvalid=0",
            "wvalid=0",
            "bready=1",
            "rready=1"
          ]
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:block_automation",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "BLOCK_AUTOMATION",
        "attributes": {
          "category": "educational",
          "description": "Vivado block automation flow",
          "indicator": "apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 27
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 59
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 70
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 83
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 27
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 48
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 52
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 56
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 69
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:signal_path_reset_clock",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "SIGNAL_PATH_RESET_CLOCK",
        "attributes": {
          "category": "educational",
          "description": "Clock+reset signal-path propagation marker"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-001",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Proje oluturma ve ynetimi iin CLI-first yaklam",
        "attributes": {
          "decision_id": "AXI-DEC-001",
          "title": "Proje oluturma ve ynetimi iin CLI-first yaklam",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L1-004",
            "AXI-REQ-L0-001"
          ],
          "chosen_option": "TCL batch mode (vivado -mode batch -source script.tcl)",
          "alternatives": [
            {
              "option": "Vivado GUI ile interaktif tasarm",
              "rejected_because": "GUI admlar tekrarlanamaz  \"hangi butona basld?\" kaybolur. Eitim projesinde her admn ak olmas gerekir. CI/CD entegrasyonu imkansz.\n"
            },
            {
              "option": "Makefile + partial TCL",
              "rejected_because": "Vivado'nun kendi batch mode'u dorudan Tcl source komutuyla alr. Make katman gereksiz karmaklk ekler.\n"
            },
            {
              "option": "Python (pyvivado / fusesoc)",
              "rejected_because": "Ek bamllk. Vivado native olarak TCL destekliyor.\n"
            }
          ],
          "consequences": [
            "Her adm script olarak kaydedilir  versiyon kontrol mmkn",
            "~8-20 saniyede proje oluturma (GUI'de 5-10 dakika)",
            "Hata durumunda script dzenlenir ve tekrar altrlr"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 40
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-002",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Eitim rneklerinin kademeli yaplandrlmas",
        "attributes": {
          "decision_id": "AXI-DEC-002",
          "title": "Eitim rneklerinin kademeli yaplandrlmas",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L0-001",
            "AXI-REQ-L1-001",
            "AXI-REQ-L1-002"
          ],
          "chosen_option": "Seviye 1: Standalone GPIO  Seviye 2: Minimal MicroBlaze  Seviye 3: MicroBlaze + AXI GPIO",
          "alternatives": [
            {
              "option": "Tek monolitik rnek (tam MicroBlaze + GPIO + UART + DDR)",
              "rejected_because": "Karmaklk ok yksek. DMA-Audio projesinin BD'si 745 satrlk TCL  yeni balayan biri bunu anlayamaz.\n"
            },
            {
              "option": "AXI waveform seviyesinde balama",
              "rejected_because": "ok dk seviye. Pratik deeri dk.\n"
            },
            {
              "option": "Zynq PS tabanl retim",
              "rejected_because": "Nexys Video'da Zynq yok. Ayrca Zynq AXI'y \"bedava\" verir.\n"
            }
          ],
          "consequences": [
            "Her seviyenin bamsz TCL scripti var",
            "Seviye 2 kts, Seviye 3'n girdisi olabilir",
            "renci her seviyede durup sentez yapp dorulayabilir"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 41
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-003",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Soft ilemci olarak MicroBlaze v11.0 seimi",
        "attributes": {
          "decision_id": "AXI-DEC-003",
          "title": "Soft ilemci olarak MicroBlaze v11.0 seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L1-002"
          ],
          "chosen_option": "MicroBlaze v11.0 (Vivado 2025.1 default)",
          "alternatives": [
            {
              "option": "RISC-V soft core (VexRiscv, PicoRV32, NEORV32)",
              "rejected_because": "Vivado Block Automation RISC-V desteklemiyor. LMB, AXI Interconnect, Reset Controller, MDM otomatik oluturulamaz.\n"
            },
            {
              "option": "Zynq PS (ARM Cortex-A9)",
              "rejected_because": "Nexys Video'da Zynq yok.\n"
            },
            {
              "option": "MicroBlaze v10.0 (eski versiyon)",
              "rejected_because": "Vivado 2025.1'de v10.0 deprecated olabilir.\n"
            }
          ],
          "consequences": [
            "Block Automation tam destek",
            "~1000 LUT kullanm (xc7a200t'nin %0.7'si)",
            "Vitis/SDK ile C programlama mmkn"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 42
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-004",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "MicroBlaze local memory boyutu 8 KB olarak belirlenmesi",
        "attributes": {
          "decision_id": "AXI-DEC-004",
          "title": "MicroBlaze local memory boyutu 8 KB olarak belirlenmesi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L2-004"
          ],
          "chosen_option": "8 KB shared BRAM (instruction + data)",
          "alternatives": [
            {
              "option": "32 KB veya 64 KB LMB BRAM",
              "rejected_because": "Eitim projesi iin gereksiz BRAM tketimi.\n"
            },
            {
              "option": "4 KB",
              "rejected_because": "Xilinx Block Automation minimum 8 KB destekliyor.\n"
            },
            {
              "option": "DDR bellek (MIG)",
              "rejected_because": "MIG IP ok karmak. Eitim odan kaydrr.\n"
            }
          ],
          "consequences": [
            "Sadece 2 BRAM blou (%0.55)",
            "DDR gerekmeyen basit test programlar iin yeterli"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 43
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-005",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Hedef board olarak Nexys Video (Artix-7 200T) seimi",
        "attributes": {
          "decision_id": "AXI-DEC-005",
          "title": "Hedef board olarak Nexys Video (Artix-7 200T) seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L0-001"
          ],
          "chosen_option": "Digilent Nexys Video (xc7a200tsbg484-1)",
          "alternatives": [
            {
              "option": "Nexys A7-100T",
              "rejected_because": "Daha kk FPGA. Nexys Video'nun HDMI, Ethernet, DDR3 gibi zengin I/O'lar gelecekte daha karmak rnekler eklemeye olanak tanr.\n"
            },
            {
              "option": "Basys 3 (Artix-7 35T)",
              "rejected_because": "ok kk  genileme alan snrl.\n"
            },
            {
              "option": "ZedBoard / PYNQ (Zynq tabanl)",
              "rejected_because": "Zynq PS, AXI altyapsn \"bedava\" verir  renci AXI'y explicit olarak kurmay renemez.\n"
            }
          ],
          "consequences": [
            "134,600 LUT, 365 BRAM  geni genileme alan",
            "Differential clock (LVDS R4/T4) kullanlabilir",
            "~%1 kaynak kullanm  ok fazla headroom"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 44
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L0-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L0-001",
        "attributes": {
          "req_id": "AXI-REQ-L0-001",
          "level": "L0",
          "type": "educational",
          "priority": "must",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Nexys Video board zerinde AXI bus mimarisi rnekleri altrlr",
            "Basit GPIO'dan MicroBlaze+AXI sistemine kademeli ilerleme salanr",
            "TCL otomasyon ile tm rnekler yeniden retilebilir",
            "Sentez baaryla tamamlanr ve timing karlanr (WNS  0 ns)",
            "Kaynak kullanm < %5 (eitim projesi)"
          ],
          "constraints": [
            {
              "type": "board",
              "spec": "Digilent Nexys Video (xc7a200tsbg484-1)"
            },
            {
              "type": "tool",
              "spec": "Vivado 2025.1"
            },
            {
              "type": "methodology",
              "spec": "CLI-first  tm admlar TCL script ile yaplabilmeli"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 27
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-001",
        "attributes": {
          "req_id": "AXI-REQ-L1-001",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI GPIO IP v2.0 ile 8-bit LED k kontrol edilir",
            "Standalone modda GPIO IP'nin AXI arayz tie-off edilir",
            "MicroBlaze modunda GPIO IP, AXI Interconnect zerinden eriilir",
            "0x40000000 adresine yazlan deer LED'lerde grnr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx AXI GPIO v2.0, C_GPIO_WIDTH=8, C_ALL_OUTPUTS=1"
            },
            {
              "type": "pin",
              "spec": "LED[0:7]  T14, T15, T16, U16, V15, W16, W15, Y13 (LVCMOS25)"
            },
            {
              "type": "address",
              "spec": "0x40000000 - 0x4000FFFF (64 KB)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 28
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-002",
        "attributes": {
          "req_id": "AXI-REQ-L1-002",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze v11.0 soft ilemci alr",
            "AXI Master portu ile periferiklere eriim salanr",
            "8 KB LMB BRAM ile instruction/data depolanr",
            "JTAG zerinden program yklenebilir"
          ],
          "constraints": [
            {
              "type": "processor",
              "spec": "MicroBlaze v11.0, 32-bit RISC, debug enabled, D_AXI=1"
            },
            {
              "type": "memory",
              "spec": "8 KB LMB BRAM (shared I+D)"
            },
            {
              "type": "bus",
              "spec": "AXI4-Lite via AXI Interconnect v2.1 (1M  1S)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 29
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-003",
        "attributes": {
          "req_id": "AXI-REQ-L1-003",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr",
            "8 KB dual-port BRAM instruction ve data iin paylalr",
            "JTAG debug modl (MDM) eriim salar"
          ],
          "constraints": [
            {
              "type": "clock",
              "spec": "Clock Wizard v6.0, 100 MHz input (R4, LVCMOS33 veya LVDS), 100 MHz output"
            },
            {
              "type": "reset",
              "spec": "Processor System Reset v5.0, ext_reset  G4 (active-low)"
            },
            {
              "type": "memory",
              "spec": "Block Memory Generator v8.4, 8 KB true dual-port"
            },
            {
              "type": "debug",
              "spec": "MDM v3.2, JTAG + UART"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 30
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-004",
        "attributes": {
          "req_id": "AXI-REQ-L1-004",
          "level": "L1",
          "type": "non-functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "create_axi_simple_gpio.tcl  standalone GPIO projesi oluturur (~8 saniye)",
            "create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)",
            "add_axi_gpio.tcl  mevcut projeye GPIO ekler (~10 saniye)",
            "run_synthesis.tcl  sentez balatr ve rapor retir (~4 dakika)",
            "Tm script'ler vivado -mode batch ile alr"
          ],
          "constraints": [
            {
              "type": "tool",
              "spec": "Vivado 2025.1, TCL batch mode"
            },
            {
              "type": "script_count",
              "spec": "4 alan script (create_simple + create_mb + add_gpio + synth)"
            },
            {
              "type": "reproducibility",
              "spec": "Ayn Vivado versiyonunda deterministik sonu"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-005",
        "attributes": {
          "req_id": "AXI-REQ-L1-005",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Clock datm: clk_wiz  BUFG  MicroBlaze + AXI fabric + peripherals",
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset",
            "PLL lock kontrol: clk_wiz.locked  proc_sys_reset.dcm_locked",
            "AXI-Lite handshake: MicroBlaze M_AXI_DP  AXI Interconnect  GPIO s_axi",
            "Standalone modda AXI tie-off: awvalid=0, arvalid=0, wvalid=0, bready=1, rready=1"
          ],
          "constraints": [
            {
              "type": "protocol",
              "spec": "AXI4-Lite: awvalid/awready, wvalid/wready, bvalid/bready, arvalid/arready, rvalid/rready"
            },
            {
              "type": "reset",
              "spec": "Active-low reset (aresetn), board reset G4 (LVCMOS15, active-low)"
            },
            {
              "type": "clock",
              "spec": "Tek clock domain: 100 MHz (PLL stabilized)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 32
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-001",
        "attributes": {
          "req_id": "AXI-REQ-L2-001",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "AXI-REQ-L1-001",
          "status": "active",
          "implementing_component": "axi_gpio_wrapper",
          "source_file": "vivado_axi_simple/axi_gpio_wrapper.v",
          "source_doc": "SDOC-B-001",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI GPIO IP sarmalanr, GPIO I/O portlar st seviyeye karlr",
            "AXI handshake sinyalleri deassert edilir (awvalid=0, arvalid=0, wvalid=0)",
            "Bready=1 ve rready=1 ile slave response'lar kabul edilir",
            "gpio_io_i  switches[7:0], gpio_io_o  leds[7:0]"
          ],
          "constraints": [
            {
              "type": "interface",
              "spec": "AXI-Lite slave (tm portlar tie-off)"
            },
            {
              "type": "data_width",
              "spec": "8-bit GPIO giri/k"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 33
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-002",
        "attributes": {
          "req_id": "AXI-REQ-L2-002",
          "level": "L2",
          "type": "functional",
          "priority": "could",
          "parent": "AXI-REQ-L1-001",
          "status": "planned",
          "implementing_component": "simple_top",
          "source_file": "[MISSING_IN_WORKSPACE] simple_working/simple_project.srcs/sources_1/new/simple_top.v",
          "source_doc": "SDOC-B-002",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "4-bit counter her clock cycle'da 1 artar",
            "Senkron reset ile saya sfrlanr",
            "Vivado sentez dorulamas geer"
          ],
          "constraints": [
            {
              "type": "data_width",
              "spec": "4-bit LED k"
            },
            {
              "type": "timing",
              "spec": "100 MHz clock"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 34
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-003",
        "attributes": {
          "req_id": "AXI-REQ-L2-003",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)",
          "source_file": "create_minimal_microblaze.tcl, axi_gpio_bd.bd",
          "source_doc": "SDOC-B-006, SDOC-B-003",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr",
            "Single-ended (LVCMOS33, R4) veya differential (LVDS, R4/T4) giri desteklenir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Clocking Wizard v6.0"
            },
            {
              "type": "input",
              "spec": "Nexys Video: R4 (100 MHz), iki XDC varyant (SE ve diff)"
            },
            {
              "type": "output",
              "spec": "100 MHz (tek k)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 35
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-004",
        "attributes": {
          "req_id": "AXI-REQ-L2-004",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr",
          "source_file": "create_minimal_microblaze.tcl (block automation)",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr",
            "LMB data bus ve LMB instruction bus ayr ayr alr",
            "Block Automation ile otomatik oluturulur"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "LMB v10 v3.0 (2), LMB BRAM If Cntlr v4.0 (2), Block Memory Generator v8.4"
            },
            {
              "type": "memory_size",
              "spec": "8 KB (Block Automation default)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 36
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-005",
        "attributes": {
          "req_id": "AXI-REQ-L2-005",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-002",
          "status": "active",
          "implementing_component": "microblaze_0_axi_periph",
          "source_file": "add_axi_gpio.tcl",
          "source_doc": "SDOC-B-007",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "1 Master (MicroBlaze M_AXI_DP)  1 Slave (AXI GPIO) konfigrasyonunda alr",
            "AXI4-Lite protokol ile adres decode yaplr",
            "0x40000000 adresi GPIO'ya ynlendirilir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "AXI Interconnect v2.1 (1M  1S)"
            },
            {
              "type": "protocol",
              "spec": "AXI4-Lite"
            },
            {
              "type": "address",
              "spec": "0x40000000 - 0x4000FFFF  AXI GPIO"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 37
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-006",
        "attributes": {
          "req_id": "AXI-REQ-L2-006",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "rst_clk_wiz_1_100M",
          "source_file": "create_minimal_microblaze.tcl",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr",
            "peripheral_aresetn (active-low) AXI periferiklere datlr",
            "mb_reset MicroBlaze'e balanr",
            "Harici reset butonu (G4, active-low) desteklenir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Processor System Reset v5.0"
            },
            {
              "type": "signal",
              "spec": "ext_reset_in  board reset, dcm_locked  clk_wiz locked"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-007",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-007",
        "attributes": {
          "req_id": "AXI-REQ-L2-007",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "mdm_1",
          "source_file": "create_minimal_microblaze.tcl",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)",
            "Vitis/SDK'dan program ykleme ve breakpoint destei alr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "MDM v3.2, C_USE_UART=1"
            },
            {
              "type": "interface",
              "spec": "MBDEBUG_0  MicroBlaze DEBUG, UART  external (XDC'de pin tanml)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 39
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-001",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses k yntemi olarak PWM seimi",
        "attributes": {
          "decision_id": "DMA-DEC-001",
          "title": "Ses k yntemi olarak PWM seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L1-002",
            "DMA-REQ-L2-002"
          ],
          "chosen_option": "FPGA dahili PWM + onboard SSM2377 amplifier",
          "alternatives": [
            {
              "option": "I2S DAC (Pmod I2S veya harici)",
              "rejected_because": "Nexys A7-100T board'unda I2S DAC ipi yok. Pmod I2S ek donanm gerektirir  demo projesi olarak board-only almas hedefleniyor. Ayrca I2S DAC bit-perfect ses verir ama bu demo iin 8-bit PWM kalitesi yeterlidir.\n"
            },
            {
              "option": "Sigma-Delta DAC (FPGA RTL)",
              "rejected_because": "Daha yksek znrlk salar ama tasarm karmakl artar. Nexys A7'deki audio amplifier zaten PWM girili (SSM2377), sigma-delta k board'un analog filtresiyle uyumsuz olabilir.\n"
            },
            {
              "option": "Board'daki onboard mikrofon giriini kullanma (PDM)",
              "rejected_because": "Mikrofon giri ynl  k iin kullanlamaz. Ayrca PDM decode ek mantk gerektirir.\n"
            }
          ],
          "consequences": [
            "Ses kalitesi 8-bit ile snrl (256 seviye PWM)",
            "Mono k (board'da tek amplifier)",
            "Ek donanm gerekmez  board-only demo",
            "Basit RTL implementasyonu (counter + comparator)"
          ],
          "rationale_detail": "Board emasnda audio k yolu: FPGA pin (A11)  RC low-pass filter  SSM2377 amplifier  3.5mm jack. Bu yol PWM iin optimize edilmi. Board tasarmcs zaten bu kullanm ngrm."
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 22
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-002",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses veri ak iin MicroBlaze + AXI DMA mimarisi",
        "attributes": {
          "decision_id": "DMA-DEC-002",
          "title": "Ses veri ak iin MicroBlaze + AXI DMA mimarisi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L1-001",
            "DMA-REQ-L1-003"
          ],
          "chosen_option": "MicroBlaze soft processor + AXI DMA (simple mode)",
          "alternatives": [
            {
              "option": "Tamamen RTL tabanl ses pipeline (FSM kontroll)",
              "rejected_because": "WAV header parsing, UART protokol, mod ynetimi gibi kontrol grevleri pure RTL'de ok karmak. C kodunda 395 satr  Verilog'da binlerce satr olurdu. Ayrca UART'tan WAV alma gibi deiken uzunluklu protokol ilemleri FSM ile verimsiz.\n"
            },
            {
              "option": "DMA yerine CPU-driven memcpy ile veri aktarm",
              "rejected_because": "MicroBlaze 96 kHz  8-bit = 768 kbps veriyi srekli kopyalamak zorunda kalr. Cache miss'leri ve interrupt gecikmeleri ses kesintilerine (audio glitch) neden olur. DMA donanmsal olarak kesintisiz aktarm salar.\n"
            },
            {
              "option": "AXI DMA scatter-gather mode",
              "rejected_because": "SG mode daha karmak (BD ring management), bu demo iin gereksiz. Simple mode, tek bir buffer transfer'i iin yeterli. helloworld.c'deki init_dma() fonksiyonu SG modunu aka reddeder (kaynak: helloworld.c:50  \"ERROR! Device configured as SG mode.\").\n"
            }
          ],
          "consequences": [
            "MicroBlaze ~1000 LUT kullanr ama kontrol esneklii salar",
            "SDK/BSP gerekli  build sreci uzar",
            "DMA interrupt handler mevcut ama kullanlmyor (polling)",
            "WAV parser, mod ynetimi C'de trivial"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-003",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "DMA  Audio aras clock domain crossing yntemi",
        "attributes": {
          "decision_id": "DMA-DEC-003",
          "title": "DMA  Audio aras clock domain crossing yntemi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-004",
            "DMA-REQ-L1-004"
          ],
          "chosen_option": "Xilinx FIFO Generator IP (dual-clock, independent clocks mode)",
          "alternatives": [
            {
              "option": "Custom async FIFO (RTL gray-code)",
              "rejected_because": "Metastabilite riski. Xilinx IP silicon-verified, gray-code pointer senkronizasyonu, BRAM primitive optimizasyonu built-in. Custom FIFO'da CDC hatalar simlasyonda yakalanmas ok zor  sadece uzun sreli hardware testinde ortaya kabilir.\n"
            },
            {
              "option": "Tek clock domain (tm sistemi 24.576 MHz'de altr)",
              "rejected_because": "DDR2 MIG minimum 81 MHz ui_clk gerektirir. MicroBlaze da bu hzda daha verimli alr. 24.576 MHz'de DDR2 almaz.\n"
            },
            {
              "option": "Handshake-based CDC (req/ack protocol)",
              "rejected_because": "Streaming veri iin throughput ok dk. Her sample iin handshake overhead kabul edilemez. FIFO doal bir bursty-to- continuous converter  DMA burst geldiinde hzlca dolar, PWM tarafnda yavaa boalr.\n"
            }
          ],
          "consequences": [
            "4096  32-bit FIFO ~ 16 KB  BRAM kullanr",
            "~170 ms buffer latency (4096  4 / 96 kHz)",
            "DMA burst timing jitter' absorbe edilir",
            "Metastabilite riski sfr (Xilinx IP garantisi)"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 24
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-004",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses k znrl 8-bit olarak belirlenmesi",
        "attributes": {
          "decision_id": "DMA-DEC-004",
          "title": "Ses k znrl 8-bit olarak belirlenmesi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-002",
            "DMA-REQ-L2-005"
          ],
          "chosen_option": "8-bit unsigned PWM (256 seviye)",
          "alternatives": [
            {
              "option": "16-bit PWM",
              "rejected_because": "16-bit PWM iin 24.576 MHz / 65536 = 375 Hz carrier frequency  ses bandnda! Audible artifacts oluur. 8-bit ile 24.576 MHz / 256 = 96 kHz carrier  ses bandnn ok stnde, RC filtresi ile temiz analog sinyal elde edilir.\n"
            },
            {
              "option": "Multi-bit (sigma-delta) PWM",
              "rejected_because": "Daha karmak RTL, board'daki analog filtre buna uygun olmayabilir. Demo kapsamnda gereksiz karmaklk.\n"
            },
            {
              "option": "12-bit PWM (uzlama)",
              "rejected_because": "24.576 MHz / 4096 = 6 kHz carrier  hl ses bandnda (20 Hz-20 kHz). 8-bit tek gvenli seenek.\n"
            }
          ],
          "consequences": [
            "Ses kalitesi telefon kalitesinde (~48 dB SNR)",
            "16-bit WAV dosyalar truncate ediliyor  kalite kayb",
            "Basit donanm: tek counter + tek comparator"
          ],
          "rationale_detail": "PWM carrier frekans = clock / 2^N. Duyulabilir ses 20 kHz'e kadar. Carrier duyulmamal. 24.576 MHz / 2^8 = 96 kHz > 20 kHz  24.576 MHz / 2^12 = 6 kHz < 20 kHz  Dolaysyla 8-bit, bu clock frekansnda mmkn olan maksimum znrlk."
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 25
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-005",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Interrupt controller kurulmas ama yazlmda polling kullanlmas",
        "attributes": {
          "decision_id": "DMA-DEC-005",
          "title": "Interrupt controller kurulmas ama yazlmda polling kullanlmas",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-011",
            "DMA-REQ-L2-006"
          ],
          "chosen_option": "Donanmda interrupt mevcut, yazlmda polling",
          "alternatives": [
            {
              "option": "Interrupt-driven tam asenkron yazlm",
              "rejected_because": "Demo yazlm basit tutulmak isteniyor. Interrupt handler'lar ISR context, stack management, race condition gibi karmaklk ekler. Polling tabanl main loop, adm adm okunabilir eitim kodu retir.\n"
            },
            {
              "option": "Interrupt controller hi koymamak",
              "rejected_because": "Gelecekte interrupt-driven moda gei istenebilir. Donanm hazr olmas yazlm gncelleme maliyetini drr. IP ekleme maliyeti dk (~100 LUT).\n"
            }
          ],
          "consequences": [
            "CPU srekli megul (while(1) dngs)",
            "Buton baslrken DMA transfer aktifse karlabilir",
            "Donanm kayna (INTC, xlconcat) gereksiz kullanlyor",
            "Gelecek gelitirme iin altyap hazr"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 26
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:DMA-REQ-L0-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L0-001",
        "attributes": {
          "req_id": "DMA-REQ-L0-001",
          "level": "L0",
          "type": "functional",
          "priority": "must",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Nexys A7-100T zerinde DMA tabanl ses ak gerekletirilir",
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr",
            "Kullanc butonlarla mod seimi yapabilir",
            "UART zerinden WAV dosyas alnp oynatlabilir",
            "Seri terminal (230400 baud) zerinden etkileim salanr"
          ],
          "constraints": [
            {
              "type": "board",
              "spec": "Digilent Nexys A7-100T"
            },
            {
              "type": "tool",
              "spec": "Vivado 2018.2 + Xilinx SDK"
            },
            {
              "type": "interface",
              "spec": "PWM Audio k (mono, 8-bit, 96 kHz)"
            },
            {
              "type": "connection",
              "spec": "MicroUSB ile bilgisayara balant"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 4
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-001",
        "attributes": {
          "req_id": "DMA-REQ-L1-001",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI DMA MM2S kanal ile DDR2'den ses verisi stream edilir",
            "AXI DMA S2MM kanal ile ses verisi DDR2'ye kaydedilir",
            "DMA  DDR2 veri yolu AXI Interconnect ile ynetilir",
            "Dual-clock FIFO ile DMA clock  audio clock geii salanr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx AXI DMA v7.1, simple mode (SG yok), DRE aktif"
            },
            {
              "type": "bandwidth",
              "spec": "256-byte burst, 27-bit address width"
            },
            {
              "type": "memory",
              "spec": "MIG 7-Series v4.1, DDR2, 128 MB (0x80000000 base)"
            },
            {
              "type": "interconnect",
              "spec": "AXI Interconnect, 4 slave / 1 master (DMA MM2S, DMA S2MM, MB DC, MB IC  MIG)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 5
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-002",
        "attributes": {
          "req_id": "DMA-REQ-L1-002",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir",
            "16 DIP switch okunabilir",
            "16 LED + 3 RGB LED kontrol edilebilir",
            "UART ile bilgisayardan WAV dosyas alnabilir"
          ],
          "constraints": [
            {
              "type": "pin",
              "spec": "PWM  A11 (aud_pwm), Enable  D12 (aud_sd), LVCMOS33"
            },
            {
              "type": "interface",
              "spec": "PWM Audio: Digilent custom bus (pwm + en + gain)"
            },
            {
              "type": "uart",
              "spec": "AXI UARTLite v2.0, 230400 baud"
            },
            {
              "type": "gpio",
              "spec": "AXI GPIO dual channel  2 instance"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 6
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-003",
        "attributes": {
          "req_id": "DMA-REQ-L1-003",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze ilemci DMA transferlerini balatr ve izler",
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)",
            "WAV dosyas header parse edilir (RIFF, fmt, data chunk)",
            "16-bit audio  8-bit dnm yaplr",
            "Yazlm ile 261 Hz sins tonu retilebilir"
          ],
          "constraints": [
            {
              "type": "processor",
              "spec": "MicroBlaze v10.0, 32-bit, I-cache + D-cache"
            },
            {
              "type": "memory",
              "spec": "64 KB LMB BRAM (local) + DDR2 (external)"
            },
            {
              "type": "interrupt",
              "spec": "AXI INTC v4.1, xlconcat ile DMA + GPIO + UART interrupt birletirme"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 7
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-004",
        "attributes": {
          "req_id": "DMA-REQ-L1-004",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock'tan 140.625 MHz (sistem) ve 24.576 MHz (audio) clock retilir",
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler",
            "Reset sinyalleri senkronize datlr",
            "Debug modl (MDM) JTAG eriimi salar",
            "LMB BRAM instruction ve data eriimi salar"
          ],
          "constraints": [
            {
              "type": "clock",
              "spec": "clk_wiz_0: 100 MHz  Clk_Out1 (140.625 MHz, MIG sys_clk_i), Clk_Out2 (24.576 MHz, audio)"
            },
            {
              "type": "clock",
              "spec": "MIG ui_clk (~81 MHz)  MicroBlaze, AXI fabric, DMA, peripherals"
            },
            {
              "type": "reset",
              "spec": "rst_mig_7series_0_81M (proc_sys_reset v5.0), ext_reset  MIG ui_clk_sync_rst"
            },
            {
              "type": "debug",
              "spec": "MDM v3.2, JTAG debug"
            },
            {
              "type": "memory",
              "spec": "LMB BRAM 64 KB (I+D), MIG DDR2 128 MB"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 8
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-005",
        "attributes": {
          "req_id": "DMA-REQ-L1-005",
          "level": "L1",
          "type": "non-functional",
          "priority": "could",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir",
            "design_1.tcl script'i block design' tam olarak yeniden retir",
            "project_info.tcl ile proje ayarlar otomatik yaplandrlr"
          ],
          "constraints": [
            {
              "type": "tool",
              "spec": "digilent-vivado-scripts submodule"
            },
            {
              "type": "script",
              "spec": "design_1.tcl (BD recreation), project_info.tcl (proje config)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 9
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-006",
        "attributes": {
          "req_id": "DMA-REQ-L1-006",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "3 clock domain (100 MHz giri, ~81 MHz MIG fabric, 24.576 MHz audio) aras geiler gvenli yaplr",
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn",
            "AXI-Stream handshake: tvalid/tready protokol axis2fifo ve tone_generator'da doru uygulanr",
            "FIFO status sinyalleri (full/empty) backpressure ve flow control salar",
            "Interrupt sinyalleri: DMA + GPIO + UART  xlconcat  INTC  MicroBlaze INTERRUPT",
            "PWM enable sinyali (aud_en) FIFO durumuna gre kontrol edilir"
          ],
          "constraints": [
            {
              "type": "protocol",
              "spec": "AXI-Stream: tvalid, tready, tlast, tkeep handshake"
            },
            {
              "type": "cdc",
              "spec": "Dual-clock FIFO gray-code pointer senkronizasyonu"
            },
            {
              "type": "reset",
              "spec": "Senkronize reset datm  proc_sys_reset hold time"
            },
            {
              "type": "interrupt",
              "spec": "xlconcat_0: DMA MM2S + S2MM, xlconcat_1: GPIO_IN + GPIO_OUT + UART"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 10
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-001",
        "attributes": {
          "req_id": "DMA-REQ-L2-001",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "axis2fifo_0",
          "source_file": "src/hdl/axis2fifo.v",
          "source_doc": "SDOC-A-001",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)",
            "axis_tvalid & axis_tready koulunda FIFO write enable aktif olur"
          ],
          "constraints": [
            {
              "type": "data_width",
              "spec": "AXI-Stream 32-bit  FIFO 16-bit (st 16 bit atlr)"
            },
            {
              "type": "interface",
              "spec": "Xilinx AXI-Stream slave + Xilinx FIFO write master"
            },
            {
              "type": "clock_domain",
              "spec": "MIG ui_clk (~81 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 11
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-002",
        "attributes": {
          "req_id": "DMA-REQ-L2-002",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "fifo2audpwm_0",
          "source_file": "src/hdl/fifo2audpwm.v",
          "source_doc": "SDOC-A-002",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir",
            "FIFO boken aud_en=0, veri varken aud_en=1 olur",
            "24.576 MHz clock ile alr"
          ],
          "constraints": [
            {
              "type": "parameter",
              "spec": "DATA_WIDTH=8, FIFO_DATA_WIDTH=32"
            },
            {
              "type": "interface",
              "spec": "Xilinx FIFO read + Digilent PWM Audio bus"
            },
            {
              "type": "timing",
              "spec": "PWM base clock: 24.576 MHz, sample rate: 24.576 MHz / (4  256) = 24 kHz per channel"
            },
            {
              "type": "clock_domain",
              "spec": "clk_wiz_0 Clk_Out2 (24.576 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 12
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-003",
        "attributes": {
          "req_id": "DMA-REQ-L2-003",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "tone_generator_0",
          "source_file": "src/hdl/tone_generator.v",
          "source_doc": "SDOC-A-003",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir",
            "96 kHz sample rate ile AXI-Stream master k verilir",
            "256 sample'lk paketler halinde TLAST retilir",
            "retilen veri DMA S2MM kanalna gnderilir"
          ],
          "constraints": [
            {
              "type": "parameter",
              "spec": "INCREMENT = 0x00B22D0E, ACCUMULATOR_DEPTH = 32-bit"
            },
            {
              "type": "interface",
              "spec": "AXI-Stream master (32-bit, 16-bit signed audio payload)"
            },
            {
              "type": "clock_domain",
              "spec": "MIG ui_clk (~81 MHz)"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-002",
              "detail": "Yazlmda devre d: helloworld.c:386  case DEMO_MODE_HW_TONE_GEN: break; (dma_forward arlmyor)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-004",
        "attributes": {
          "req_id": "DMA-REQ-L2-004",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "fifo_generator_0",
          "source_file": "design_1.tcl (IP instance)",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr",
            "Veri kayb veya metastabilite olumaz",
            "Full ve empty flag'leri upstream/downstream modllere bildirilir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx FIFO Generator v13.2, independent clocks mode"
            },
            {
              "type": "depth",
              "spec": "4096 word  32-bit"
            },
            {
              "type": "timing",
              "spec": "Write clock: MIG ui_clk (~81 MHz), Read clock: clk_wiz_0 Clk_Out2 (24.576 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 14
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-005",
        "attributes": {
          "req_id": "DMA-REQ-L2-005",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "axi_uartlite_0 + helloworld.c (recv_wav, play_wav)",
          "source_file": "sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr",
            "8-bit ve 16-bit audio kabul edilir",
            "16-bit audio  8-bit unsigned dnm yaplr: (u8)((u16)(sample + 32768) >> 8)",
            "Alnan ses verisi DDR2'ye yazlr ve DMA ile oynatlr"
          ],
          "constraints": [
            {
              "type": "uart",
              "spec": "AXI UARTLite v2.0, 230400 baud, polling mode"
            },
            {
              "type": "format",
              "spec": "WAV: RIFF header (12B) + fmt chunk (24B) + data chunk (8B + data)"
            },
            {
              "type": "memory",
              "spec": "max_file_size = 0x7FFFFF (8 MB malloc)"
            },
            {
              "type": "limitation",
              "spec": "Sadece 96 kHz sample rate, mono/stereo ayrm yok"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-004",
              "detail": "16-bit  8-bit truncation ses kalitesini drr"
            },
            {
              "ref": "ISSUE-A-005",
              "detail": "WAV dosyalar bellekte kalc saklanmaz"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 15
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-006",
        "attributes": {
          "req_id": "DMA-REQ-L2-006",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)",
          "source_file": "design_1.tcl + sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-005, SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur",
            "16 LED ve 3 RGB LED yazlr",
            "Buton edge detection (positive edge) polling ile alr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "GPIO_IN: AXI GPIO dual channel  CH1: buttons 5-bit, CH2: switches 16-bit"
            },
            {
              "type": "ip",
              "spec": "GPIO_OUT: AXI GPIO dual channel  CH1: RGB LEDs, CH2: LEDs 16-bit"
            },
            {
              "type": "address",
              "spec": "GPIO_IN: 0x40000000, GPIO_OUT: 0x40010000"
            },
            {
              "type": "interrupt",
              "spec": "GPIO_IN.ip2intc_irpt  xlconcat_1.In0, GPIO_OUT.ip2intc_irpt  xlconcat_1.In1"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-006",
              "detail": "Polling bazl  yksek CPU yk, buton karma riski"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 16
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-007",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-007",
        "attributes": {
          "req_id": "DMA-REQ-L2-007",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-003",
          "status": "active",
          "implementing_component": "helloworld.c::dma_sw_tone_gen()",
          "source_file": "sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir",
            "128 byte'lk buffer'lar halinde DMA MM2S ile gnderilir",
            "Herhangi bir buton baslnca ton durdurulur",
            "Varsaylan balang modu olarak alr"
          ],
          "constraints": [
            {
              "type": "algorithm",
              "spec": "Phase accumulator: accum += 0x00B22D0E, sample = accum >> 24"
            },
            {
              "type": "buffer",
              "spec": "128 byte malloc buffer, dngsel DMA gnderim"
            },
            {
              "type": "audio",
              "spec": "261 Hz, 96 kHz sample rate, 8-bit unsigned"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 17
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-008",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-008",
        "attributes": {
          "req_id": "DMA-REQ-L2-008",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "clk_wiz_0",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)",
            "Clk_Out2: 24.576 MHz (audio PWM base clock)",
            "resetn portu harici reset butonuna baldr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Clocking Wizard v6.0"
            },
            {
              "type": "input",
              "spec": "sys_clock: 100 MHz (E3 pini, LVCMOS33)"
            },
            {
              "type": "output",
              "spec": "Clk_Out1  mig_7series_0/sys_clk_i, Clk_Out2  fifo2audpwm_0/clk + fifo_generator_0/rd_clk"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 18
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-009",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-009",
        "attributes": {
          "req_id": "DMA-REQ-L2-009",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "rst_mig_7series_0_81M",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr",
            "peripheral_aresetn tm AXI periferiklere datlr",
            "interconnect_aresetn AXI Interconnect'lere datlr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Processor System Reset v5.0"
            },
            {
              "type": "signal",
              "spec": "slowest_sync_clk  MIG ui_clk"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 19
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-010",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-010",
        "attributes": {
          "req_id": "DMA-REQ-L2-010",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "mdm_1",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx MDM v3.2"
            },
            {
              "type": "interface",
              "spec": "MBDEBUG_0  MicroBlaze DEBUG port"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 20
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-011",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-011",
        "attributes": {
          "req_id": "DMA-REQ-L2-011",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-003",
          "status": "active",
          "implementing_component": "microblaze_0_axi_intc + xlconcat_0 + xlconcat_1",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "DMA MM2S + S2MM interrupt'lar birletirilir (xlconcat_0)",
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)",
            "MicroBlaze INTERRUPT portuna balanr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "AXI INTC v4.1 + xlconcat v2.1 (2 instance)"
            },
            {
              "type": "address",
              "spec": "0x41200000"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-006",
              "detail": "Interrupt controller mevcut ama yazlm polling kullanyor  interrupt handler implement edilmemi"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 21
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:OPT:01fd341ed4",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-005 rejected option",
        "attributes": {
          "decision": "AXI-DEC-005",
          "option": "Zynq tabanl board",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:25638d6289",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-003 rejected option",
        "attributes": {
          "decision": "AXI-DEC-003",
          "option": "RISC-V soft core",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:45a603617b",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-003 chosen option",
        "attributes": {
          "decision": "DMA-DEC-003",
          "option": "Xilinx FIFO Generator IP (dual-clock)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:46d54a0290",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-005 chosen option",
        "attributes": {
          "decision": "AXI-DEC-005",
          "option": "Nexys Video (Artix-7 200T)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:4959a0df00",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-003 rejected option",
        "attributes": {
          "decision": "DMA-DEC-003",
          "option": "Custom async FIFO (RTL gray-code)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:58fb18a231",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-001 rejected option",
        "attributes": {
          "decision": "AXI-DEC-001",
          "option": "Vivado GUI",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:5908e53977",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-004 chosen option",
        "attributes": {
          "decision": "DMA-DEC-004",
          "option": "8-bit unsigned PWM",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:6457c07c8e",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 chosen option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "MicroBlaze + AXI DMA (simple mode)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:8a6f0f5003",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-004 rejected option",
        "attributes": {
          "decision": "DMA-DEC-004",
          "option": "16-bit PWM",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:8b09a068c9",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 rejected option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "I2S DAC (Pmod I2S veya harici)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:a139edb87e",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 rejected option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "CPU-driven memcpy",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:a6b1422e35",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 chosen option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "FPGA dahili PWM + onboard SSM2377 amplifier",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:b934b9483a",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 rejected option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "Tamamen RTL tabanl ses pipeline",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:c15a9eee3d",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 rejected option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "Sigma-Delta DAC (FPGA RTL)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:c62dca4e88",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-001 chosen option",
        "attributes": {
          "decision": "AXI-DEC-001",
          "option": "TCL batch mode",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:cc8efd61fc",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-003 chosen option",
        "attributes": {
          "decision": "AXI-DEC-003",
          "option": "MicroBlaze v11.0",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:fb6e458cfc",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-002 chosen option",
        "attributes": {
          "decision": "AXI-DEC-002",
          "option": "3 seviyeli kademeli renme",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:fd89a4975c",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-002 rejected option",
        "attributes": {
          "decision": "AXI-DEC-002",
          "option": "Tek monolitik rnek",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:PROJECT-A",
        "node_type": "PROJECT",
        "project_id": "PROJECT-A",
        "name": "Nexys-A7-100T-DMA-Audio",
        "attributes": {
          "project_id": "PROJECT-A",
          "name": "Nexys-A7-100T-DMA-Audio",
          "description": "Digilent Nexys A7-100T zerinde DMA tabanl ses ak demo uygulamas",
          "board": "Digilent Nexys A7-100T",
          "fpga_part": "xc7a50ticsg324-1L",
          "expected_board_part": "xc7a100tcsg324-1",
          "tool": "Vivado 2018.2 + Xilinx SDK",
          "developer": "Digilent",
          "language": [
            "Verilog",
            "C"
          ],
          "project_type": "application",
          "root_requirement": "DMA-REQ-L0-001",
          "version": 1,
          "last_updated": "2026-02-23",
          "confidence": "HIGH"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:PROJECT-B",
        "node_type": "PROJECT",
        "project_id": "PROJECT-B",
        "name": "axi_example",
        "attributes": {
          "project_id": "PROJECT-B",
          "name": "axi_example",
          "description": "AXI bus mimarisi eitim / validasyon test suite",
          "board": "Digilent Nexys Video",
          "fpga_part": "xc7a200tsbg484-1",
          "tool": "Vivado 2025.1",
          "developer": "In-house",
          "language": [
            "Verilog"
          ],
          "project_type": "educational",
          "root_requirement": "AXI-REQ-L0-001",
          "version": 1,
          "last_updated": "2026-02-23",
          "confidence": "HIGH"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-001",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-001",
        "attributes": {
          "doc_id": "SDOC-A-001",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 36,
          "description": "AXI-Stream  FIFO dntrc RTL modl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-002",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-002",
        "attributes": {
          "doc_id": "SDOC-A-002",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 38,
          "description": "FIFO  PWM ses k dntrc RTL modl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-003",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-003",
        "attributes": {
          "doc_id": "SDOC-A-003",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 73,
          "description": "Phase accumulator tabanl donanm ton reteci"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-004",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-004",
        "attributes": {
          "doc_id": "SDOC-A-004",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
          "type": "sw_source",
          "language": "C",
          "lines": 395,
          "description": "MicroBlaze SDK uygulamas  DMA kontrol, WAV parser, demo modlar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-005",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-005",
        "attributes": {
          "doc_id": "SDOC-A-005",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
          "type": "tcl_script",
          "lines": 744,
          "description": "Vivado Block Design recreation script"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-006",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-006",
        "attributes": {
          "doc_id": "SDOC-A-006",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
          "type": "constraint",
          "lines": 211,
          "description": "Pin ve timing constraint dosyas"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-007",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-007",
        "attributes": {
          "doc_id": "SDOC-A-007",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
          "type": "tcl_script",
          "description": "Proje konfigrasyon dosyas  part tanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-008",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-008",
        "attributes": {
          "doc_id": "SDOC-A-008",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md",
          "type": "documentation",
          "description": "Proje README  bilinen sorunlar ve kullanm talimatlar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-009",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-009",
        "attributes": {
          "doc_id": "SDOC-A-009",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/repo/local/if/pwm_audio/pwm_audio_rtl.xml",
          "type": "ip_definition",
          "description": "Custom PWM audio bus interface tanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-001",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-001",
        "attributes": {
          "doc_id": "SDOC-B-001",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 37,
          "description": "Standalone AXI GPIO wrapper  AXI tie-off pattern"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-002",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-002",
        "attributes": {
          "doc_id": "SDOC-B-002",
          "path": "[MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/simple_working/simple_project.srcs/sources_1/new/simple_top.v",
          "type": "hdl_source_missing",
          "language": "Verilog",
          "lines": 0,
          "availability": "missing_in_workspace",
          "description": "4-bit counter test modl (repo'da dorulanamad, PARSE_UNCERTAIN)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-003",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-003",
        "attributes": {
          "doc_id": "SDOC-B-003",
          "path": "[MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/axi_example_build/axi_example_build.srcs/sources_1/bd/axi_gpio_bd/axi_gpio_bd.bd",
          "type": "block_design_missing",
          "availability": "missing_in_workspace",
          "description": "MicroBlaze + GPIO block design (repo'da dorulanamad, PARSE_UNCERTAIN)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-004",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-004",
        "attributes": {
          "doc_id": "SDOC-B-004",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
          "type": "constraint",
          "lines": 29,
          "description": "Nexys Video pin constraint dosyas"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-005",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-005",
        "attributes": {
          "doc_id": "SDOC-B-005",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple_gpio.tcl",
          "type": "tcl_script",
          "lines": 132,
          "description": "Standalone GPIO proje oluturma scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-006",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-006",
        "attributes": {
          "doc_id": "SDOC-B-006",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
          "type": "tcl_script",
          "lines": 161,
          "description": "Minimal MicroBlaze BD oluturma scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-007",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-007",
        "attributes": {
          "doc_id": "SDOC-B-007",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
          "type": "tcl_script",
          "lines": 156,
          "description": "Mevcut projeye AXI GPIO ekleme scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-008",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-008",
        "attributes": {
          "doc_id": "SDOC-B-008",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/run_synthesis.tcl",
          "type": "tcl_script",
          "lines": 81,
          "description": "Sentez altrma ve rapor retme scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-009",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-009",
        "attributes": {
          "doc_id": "SDOC-B-009",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
          "type": "documentation",
          "description": "Sentez sonular raporu  timing ve kaynak kullanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-010",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-010",
        "attributes": {
          "doc_id": "SDOC-B-010",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
          "type": "report",
          "description": "Detayl kaynak kullanm raporu"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-011",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-011",
        "attributes": {
          "doc_id": "SDOC-B-011",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
          "type": "documentation",
          "description": "Proje README  Trke/ngilizce dokmantasyon"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      }
    ],
    "edges": [
      {
        "id": "E:0011ce7e13",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1115",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:00140df4d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0488",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock, xdc"
          ],
          "unmatched_aspects": [
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:006795c410",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1509",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:007f5503ce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1567",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:00d12ff1ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0695",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01057d51a3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1104",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0113e6bfe5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1390",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, generator"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:011b3b7e11",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e0ad3ab0f9",
        "attributes": {
          "match_id": "M-0597",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0123283312",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:ilmb_v10",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0127f2b0b2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1449",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0148a620d3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0954",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01527327d0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0523",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, in, kb, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:017335f828",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0255",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:018b0bd333",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0194",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01a5aee7fc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1431",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01c0311a88",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0672",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01d198a787",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0252",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01d1f67e86",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0452",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01d9d8959a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0909",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01f21292fe",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-001",
        "target": "STAGE3:OPT:c62dca4e88",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:020a6af6b1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1465",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:021b56e2a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1192",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:02206f8bad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0465",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:024a3fb9d6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 177
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0265bfe0e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0930",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0269c4358c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0668",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:02af718cbd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1189",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:02e51ee862",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0923",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb, v10"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:02fe16c955",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1102",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0356c3c411",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0180",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:039084131c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1598",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:039d3638e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0814",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:03a7233563",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1062",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:040d356aa6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1705",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:041735fba5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0818",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04261e90c9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0881",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04293f0162",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1530",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:042cc3c018",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1608",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:042dea157d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0487",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0454d4744c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0005",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04854b26a7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1202",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:048ae8f11c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04a47c5fab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0318",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04c9f9099a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0299",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05250e5e7b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0492",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0525320bab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0444",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:055c1a7702",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-001",
        "attributes": {
          "rationale": "DMA ktsn FIFO'ya dntren ara katman  AXI-Stream  FIFO protokol farkn zer"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05a289043e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1143",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05fc9cab3c",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-007",
        "attributes": {
          "rationale": "MicroBlaze zerinde yazlmla ton retimi  HW fallback"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05fcd83424",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1211",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06008d0773",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1096",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06050c7ec7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "attributes": {
          "match_id": "M-0617",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0652f80351",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1474",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0660234bca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6dc4a227e8",
        "attributes": {
          "match_id": "M-0600",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06fe847a1b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1255",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:075218e100",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 163
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:07dfbaf9d0",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "detail": "MicroBlaze seimi, WAV parsing ve mod ynetimi karmaklndan kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0810619f9c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0150",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, y13"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08547479cc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0195",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0872c1dc33",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0878c9c098",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0214",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:088693d666",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-1282",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08d4ad524d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1624",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='rst_mig_7series_0_81M' matched 'mig_7series_0'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08df749096",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1560",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08e5e80b13",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0049",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08ee1892d1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0796",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08fb41a3c0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-0975",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:090ad5009e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 418
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:090c0fb98b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1131",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio, gpio_in"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:091c9afbd9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0655",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:097d5f2aa5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0249",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09a4c01df9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1180",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09add16fa8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0168",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a2142d2f1",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a3bb68751",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0319",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a5491d022",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0815",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a5740abca",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "relation": "address_property_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 153
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:0a5e3f8a18",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0056",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a65d95330",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1132",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio, gpio_out"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a892bc121",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0915",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0aa17065ee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0276",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0aabf32da9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0711",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ab8404371",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0727",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0abff6547d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0285",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0af7405307",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1455",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b05207f86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0083",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b261ec854",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b65c3dba5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e595324ef5",
        "attributes": {
          "match_id": "M-0224",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b6db88174",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0277",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b944be674",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0549",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bba2364cc",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bba91ffaf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1438",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bd1980f8f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0125",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0be160fd74",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0509",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bee088158",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1055",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bf6d183ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0165",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c1e7fda91",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1471",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c25829c7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0171",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c4bc83cc9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0530",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0_axi_periph'"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c6b68902c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0949",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c7bc64ffc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0377",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:0c8e534401",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:025752c5ae",
        "attributes": {
          "match_id": "M-0141",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cb3aff7fc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0663",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cc70a3bf2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0522",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cfd9c2b28",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0157",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0d106f5e70",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1108",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0d24d44de5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1457",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0d701cf209",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0484",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0da10a5e01",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-0971",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0da8df5f3b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a48d5a974d",
        "attributes": {
          "match_id": "M-0231",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0dc980eb18",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0653",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, xdc"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0dde30175d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1373",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e489e4ff3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0942",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0eb1b7512d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0153",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ed0c74e2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1678",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0_axi_intc'"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ed3a496a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1069",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ee75df5ed",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1454",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ef0e4eb6c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0548",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ef8ac91a0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0169",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f06b95d54",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1599",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f665067be",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f6c7dbea9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1130",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f8520300d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-1281",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0fa19d7738",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1242",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0fcc1e12a5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1621",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0fe13c27e5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0023",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ff68db6f1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0589",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:102bdde91a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0204",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:107a687c99",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0964",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:10b11c329b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1650",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11243ac207",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1492",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:113965ef4d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0501",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:114fb94954",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0401",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:115358a586",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1357",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11855f49dd",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:118f376deb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0768",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:119abf19ac",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1351",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:119ae1d0ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0789",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11c921d75e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 686
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11eb75099d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1066",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11f0fda487",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:121a327436",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1093",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:127f85a606",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 155
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:129ecccdd5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:025752c5ae",
        "attributes": {
          "match_id": "M-0335",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: add, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1327e52bd6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0546",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:132aecf95c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1079",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1337c1e81e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1182",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:13419829a0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0970",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:135694ca2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1124",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:136cf95911",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1163",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:13f6d55ddb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0883",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14065762b5",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:xlconcat_0",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1407c3fdb5",
        "edge_type": "HAS_ISSUE",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:ISSUE:65e298c1ea",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:142af6b673",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1428",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14387582b4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1536",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:143e068204",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0554",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1444a32910",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 4
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1444d6f299",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1564",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:147efb2165",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1569",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1481afc123",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-004",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "detail": "8 KB BRAM, minimal kaynak kullanm ile yeterli program alan dengesi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14b74e0603",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1085",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14baf0d80b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1698",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, s2mm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:150b2c59d3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0726",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1514dd7c37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0493",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1515edbbcc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0779",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:151abe58a0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0324",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15624d9bb2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1292",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:159e0627d3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1140",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15a0245d01",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "detail": "MicroBlaze version/config differs between educational AXI and DMA project",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:15ac226051",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-0841",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, s2mm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15dd341d60",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 175
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15ff336f58",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1333",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1606948a50",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1135",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:166a20af74",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0722",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1671f6b101",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0092",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16a3467569",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1638",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:170396d5b9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0801",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:172280f12d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1008",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1794811d34",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1068",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:17a6ffd5d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1134",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:17cd5ae791",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1511",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:17e189cd9b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0999",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1803335646",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0261",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:18067515c0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0010",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:181204e1eb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0468",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1818dbdc0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0310",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, simple, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1828d69501",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0358",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1870e9048f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1420",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1875713d83",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0832",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18a85e8789",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18b4517ac0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1622",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, interconnect, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18bc0dbaa5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1436",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18ccf1d4b0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0667",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18e4226e1d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0164",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1900656840",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0442",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19073221b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1156",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:190d54be95",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1494",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1933aad8de",
        "edge_type": "HAS_ISSUE",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:ISSUE:93cfc5c2b4",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:19636f4a6e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1695",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, xlconcat, xlconcat_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19d6deaf87",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0853",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19db657492",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0996",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a19b11c74",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0296",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a4ebb1418",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0788",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a71cd0c25",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ab2bcb446",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-004",
        "target": "STAGE3:OPT:5908e53977",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1acd0e637f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0494",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, r4, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1af0c58979",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 174
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b065a7b4a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-003",
        "attributes": {
          "rationale": "PLL/MMCM clock stabilizasyonu"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b34ffed38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0627",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:1b45f7c4dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0273",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b87ee4093",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1231",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b95e9228d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0019",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ba2c2064c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 192
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bc364879c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mdm_1",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bc8725673",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0968",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bcc370d3e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0167",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bffd11fa8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1591",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c0ae0386c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1217",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, fifo, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c1d444fab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0179",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c2413edef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0417",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c415bfc3e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 675
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c67d85c49",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0332",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c6856256e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1013",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c6e56e2f3",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "STAGE3:AXI-REQ-L2-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 37
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c792ec188",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1129",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c79ee2438",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1592",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c9ba46f9a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0427",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1cd495425b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1cd72fbc80",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0936",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ced4b7943",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0246",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, mdm"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1d50edde46",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:lmb_bram",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1d886f26c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1241",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1dd08664fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1133",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ddec83d85",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1002",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1df7719975",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1346",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1df835b378",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1198",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1df9214a11",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0919",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e0116d6cd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:ilmb_v10",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_v10/LMB_Sl_0] [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 142
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e0e88818b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0926",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e13a594e0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1222",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e20d8c7e8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1397",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e215c4845",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1649",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e3a884ae8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1291",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, tone"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e83fc29df",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1247",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ea11fe73d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0565",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ea434148d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0450",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1eb3a582aa",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 717
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:1ed9f9d83f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0347",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f099d37ff",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-003",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "detail": "Dual-clock FIFO seimi, iki clock domain arasndaki CDC gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f1595a774",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0662",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f24354ede",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0400",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f26a565b6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-0760",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f377aa5bd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1679",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f4478743f",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "detail": "GPIO control function is analogous across projects",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f5cb01a23",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0899",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f6fddfe50",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 691
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f79cdbe60",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1703",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1fb157d262",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1169",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:202dd2d36b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1490",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_OUT'"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2068ee921f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0647",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2082414a13",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:209dd8317e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1223",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, mig, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20a638aa08",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0084",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20a71c1b59",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-0840",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, mm2s"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20abe424e7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0412",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: g4, lvcmos15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20da2ae16e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 167
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20eeade4b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0288",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20f5d8c2ee",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:78cbe9f69b",
        "attributes": {
          "match_id": "M-0219",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2102f62880",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1280",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2139f96ed5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-0972",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:21ab648470",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1647",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:21aedb4f03",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:f45d957692",
        "attributes": {
          "match_id": "M-0239",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, bram"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:21faba5605",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1446",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2202b46d10",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0584",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22177c6916",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2233f8c5e0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1369",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22353e5cdd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1228",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22680f975f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 10
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:229b67a816",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 33
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:229f3bb003",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1584",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo2audpwm, fifo2audpwm_0"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22aa1c6656",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0499",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22d054dc05",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1685",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:22dd6c2154",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1570",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:230f54c2c4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0561",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23ba4d721d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0265",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, in, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23bfdf3fc8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1041",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23c123504d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0130",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23c69824f5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {
          "match_id": "M-0053",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23f98a555d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0071",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23fc2f65fc",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 145
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:241e09e99b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0074",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24220c1056",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0321",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:243d90892b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0105",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2459246101",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0409",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:246b98aa31",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1597",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:247b3811d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1686",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:247c369f7b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1424",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2487e4351e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1568",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24a700a16f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24a7abd039",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1503",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:24e5b0786a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 685
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25051b7fdd",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0267",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: clock, port"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2549d54e3b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0886",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25543eebd0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0698",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25b3cf1162",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 160
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:267989097e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1605",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26b5320fed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0874",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26c4092053",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "attributes": {
          "via": "assign_bd_address"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 192
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26d5ba36dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1136",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26d5be833f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1000",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26d6e321ac",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "rationale": "Kullanc arayz (butonlar, LED'ler) ve ses k (PWM)  d dnya etkileimi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26de1c451d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0307",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:278802c0f3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1352",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:278882588f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1651",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:279424ba0c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:27cf7e897a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 692
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:27f739610c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0349",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2802cb739b",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28212aff55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0281",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:285b0a6aab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0966",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2885a27b93",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1118",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:288d3c857b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 129
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:289a846f63",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0989",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28ee35192e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0370",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:291921b2d5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0268",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: active, low"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:292bec5c5f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 12
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2933ec17a4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1374",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2986f027e0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0638",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:298c178d1e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 419
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:29acae9fdc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0155",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:29c9573cc5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0048",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a21b7f141",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0323",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a21f0ed71",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0112",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a511ef576",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0059",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a5a952b6a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0311",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, simple"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a7631b8b4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1544",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a77a4a07e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0216",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a82aec3f3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a836c9e71",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-007",
        "attributes": {
          "rationale": "JTAG debug ve UART  gelitirme destei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2abf17081c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0036",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2adbd13403",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1065",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ae197f93d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1523",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ae6063544",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0831",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b0291e040",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1170",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b042972d3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b2100466f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0037",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b3172d8b8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1464",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b43f9934c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1517",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b5f7f4f48",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0371",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: leds"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ba3925b83",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1690",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_out, out"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2bb1c20d2a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c0784caf7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0551",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c0f753073",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1271",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c1c6475fa",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis2fifo_0/S_AXIS]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 674
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c1ee1d4c5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0517",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_bram_if_cntlr'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c34106308",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1670",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c4f2a661e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1596",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c6732c505",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0333",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c70c52ff8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1338",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c75a80f11",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1331",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c8560e758",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0458",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2cbfc52697",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0469",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2cf7402951",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1179",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d12c1507c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1155",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, tone, tone_generator"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d2b6dd17c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0191",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d36b32cbd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0032",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d41cd6f23",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0650",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d4edea2ff",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0443",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d52c4ef68",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-002",
        "attributes": {
          "rationale": "Minimal counter  toolchain dorulama"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2da56da6d4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0312",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2dccdb0bd0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1209",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2dd3ac87ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1508",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2dde2755e7",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 701
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2deaf610ea",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0006",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e10c9d3fe",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e1b2896c8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:012669b142",
        "attributes": {
          "match_id": "M-0222",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e463aec90",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0295",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e607491ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0547",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e67d8569e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1191",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e8784c7f7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1092",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e9212a598",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 677
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ecd887f53",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0364",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f46a47eb5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1534",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f67d1cbb6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0931",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f6cd060c1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0114",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f7206b443",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1157",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fa41146f0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1184",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fb5289472",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:fifo_generator_0",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fb936a22a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1354",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ff443d603",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1095",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30389abc4a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0792",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:308804f8a4",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0078",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30d2a2874a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1279",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm'"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30d7b5cce3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0880",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:310ad309d8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 673
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3112c71292",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1368",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3127d7b1ee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1674",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3147db8b24",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1644",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:316658a9d3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0177",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3191b46baa",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0903",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: a11, aud, aud_pwm, audio, lvcmos33"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3196750542",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 6
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:31a7163267",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0962",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:31d970fc88",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1272",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:31e426e1db",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1535",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:320a1f970e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0539",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:321d27c126",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0924",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32286363a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0170",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:322a57d6d8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 170
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3232dbea09",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1448",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32372c05dc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0852",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:323bc38014",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0951",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:325dc005e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1009",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3260956c9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1406",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32656ab373",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0004",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:328001555d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 173
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32968b7fcf",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "detail": "CLI-first yaklam, eitim tekrarlanabilirlii gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33093b029d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0211",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:333ab901a0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1349",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:334682fced",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0646",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:338a8685a5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1278",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:339e2df5f4",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 28
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33de93fba7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0633",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:33e07c972a",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "attributes": {
          "match_id": "M-0614",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3433f777fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1487",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, recv, sw, wav"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34851cc543",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0069",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34a3a40419",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0741",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34a68ddbf9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0771",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34a7984550",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 710
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34b4d907ce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1579",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig, mig_7series_0"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:350be25b27",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1106",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:353457cd49",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0303",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:355b12d6db",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-1047",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3567561340",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0787",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35d22600c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1254",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35e817c2c4",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35ee44f400",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0725",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3615f8ab30",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0786",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3625633b7a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0012",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3648b5f17a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1032",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:36c8de40ad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1604",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:36cc392744",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1174",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, mig, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:36d40a5f36",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1562",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:36d67a193e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0830",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, fifo"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:36ff93fcf6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0753",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37045a8f25",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0284",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37291c783b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0798",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:373cb561b4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_1/In2]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 702
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:377c8ac6b0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0503",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:379d11eb1b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1122",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37b0158c36",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0486",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37c15ed3b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1459",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3804c0ec36",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0502",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3814a20e80",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 149
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:388177e62a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0482",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:389143c1fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0659",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38da910d16",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0516",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_bram_if_cntlr'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38ee3a4eff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0986",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38f91093db",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0811",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39035c34a5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1194",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:391fc2d211",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0498",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3945193f54",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0437",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39841db015",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0683",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:399c4170d4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39b1d78f95",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1565",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39d321ac28",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1120",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, uart"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39e483e186",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1218",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3a4597a277",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-009",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 19
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3a46fb6c9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1510",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3a566d84c3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0086",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3abc929b1e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0269",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: lvcmos33, r4"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ace33d8f8",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-001",
        "target": "STAGE3:OPT:a6b1422e35",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3acf4da96a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1656",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3aeb29b2e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0524",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3aed68d95c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1405",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3af6d7fdcb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0825",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3aff8f1906",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1010",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, clk_wiz_0, dma, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b2c65ddaf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1447",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b432ebd7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1429",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b69d093f2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1345",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b864bea30",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "rationale": "MicroBlaze ile AXI master  slave veri yolu hiyerarisi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bb26d50e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0729",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bbca9cc00",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0118",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bbed45681",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0531",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bfa6467b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1646",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c3d059bc5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0626",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:3c621e7ee4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 139
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c87c700f9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0953",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cb2612f48",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-006",
        "attributes": {
          "rationale": "Clock domain crossing, handshake, backpressure, interrupt routing  sinyal btnl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ccf3cc76b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-008",
        "attributes": {
          "rationale": "Clock retimi  140.625 MHz (MIG) ve 24.576 MHz (audio)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cdc5bb5ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1398",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ce572a620",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1595",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cf1b9f500",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-002",
        "target": "STAGE3:AXI-REQ-L0-001",
        "attributes": {
          "detail": "Kademeli yap, AXI renme erisinin dikliinden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d1a1a3287",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-0764",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d330bfbe9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0958",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d3b9dd3a2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0404",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d67c024c9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0076",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3da6f6043a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1087",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3dc3d47fd3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1629",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:3dc6c8f40c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1500",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3dcf63d9a3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0872",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ddadffaf5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0752",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ddda631df",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0298",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ddf1e05a2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1362",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3df8c65f7e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1307",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e3145f771",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0564",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e3876410e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0490",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e79ec1b84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1026",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ed322246a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0708",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3eea978a57",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0739",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3eedd44da8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1125",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3eff2a05b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:24f04af39e",
        "attributes": {
          "match_id": "M-0603",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3f3af4dca5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0685",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3f69a063b8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 55
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3f7b7608dc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0161",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3fa8062e8c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0555",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3fc7a7e3aa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0959",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:403a71905d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1018",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, 81m, audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40aa8b65dd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1030",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40ba2d81f8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0908",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40bd1eba7e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1099",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:412f6631c1",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 18
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:412fdd193e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0878",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4179caea73",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1533",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:418ea9587d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 422
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:419de8ce3a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0026",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41a9f3494f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41d0b2747e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0173",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:420df7840a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0156",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:422f92536c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1706",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4259e97540",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0920",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4262a5c8cc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0017",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4281ec5a83",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "attributes": {
          "match_id": "M-0238",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42865e5658",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0927",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4289de996b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0540",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42b9107929",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0534",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42d31649e5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0241",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42d72a12bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0382",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42f0a20c12",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0987",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42f13f240c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1319",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4303366f24",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1343",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:430d8ec9c8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-1110",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: bd, design, design_1, project, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:431b042071",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0342",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4330a4ba19",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0902",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:436556814d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1433",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43b3df6f21",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0671",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: mdm, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43f55a8226",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4408067bb2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1162",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:440bfb234b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0587",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:443a7e9cb1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0836",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:443f24d07c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0907",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44484540c8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1641",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4492c17f0b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44a239352a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0320",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44e7f7dd45",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0331",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, run, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44eb542e19",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0876",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44f4f25305",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1545",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44f7e4bf8d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0456",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4504ecff76",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0329",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:450ab36c10",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0262",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4580a3eccd",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-1048",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4580d50ca0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1417",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45a010561f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0748",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45a33e93db",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1038",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45e1ce32c0",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 9
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:460eb4137f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1623",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4650b23dd2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1384",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, mig, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46613d7423",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46d13f9856",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:46d54a0290",
        "target": "STAGE3:OPT:01fd341ed4",
        "attributes": {
          "rejection_reason": "Zynq AXI'y bedava verir  renci explicit kurulum renemez"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46d8407d56",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1386",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46d9e08812",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1031",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46ffa1fbcf",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 28
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4706e2042b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0780",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4729662344",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1187",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4738bfbe2b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0862",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:474519816a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1078",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4771d3acd3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1233",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axis2fifo_0' matched 'axis2fifo'"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:477c11058b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1266",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4790b503af",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0688",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:479df84d94",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1519",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47e9aec04e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1107",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47f308c024",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1443",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4802286bf7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1442",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:482de70f9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1430",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:485b0d1e9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1024",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:485e5b9c24",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1151",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48928b0def",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1609",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48b412c6cf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e4fee5a372",
        "attributes": {
          "match_id": "M-0229",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48def74a96",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0719",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48fd14976f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0306",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4903d0ca40",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1658",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:490edaad49",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0291",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:493c0b424b",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:a6b1422e35",
        "target": "STAGE3:OPT:8b09a068c9",
        "attributes": {
          "rejection_reason": "Board'da I2S DAC ipi yok, ek donanm gerektirir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:494115664b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports reset_n] [get_bd_pins clk_wiz_0/resetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 85
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4952b27d5e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0111",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4966381109",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1268",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:49a2c33e20",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-1045",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:49b9fa1970",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "attributes": {
          "via": "address_map_table"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 169
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a3f183d9d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0823",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a869702e9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1235",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ac380dbf9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0692",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ade7468a0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0301",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, create"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b00229550",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-1364",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b01e3ab13",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0822",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b1dbc66e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1628",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, reset"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b28cf703f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0754",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b35911b41",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0314",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b648461fc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0275",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: add, add_axi_gpio, axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4bc1b35374",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0095",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4be6e30ed6",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c393fc212",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-005",
        "attributes": {
          "rationale": "TCL script ile proje yeniden oluturma  tekrarlanabilirlik"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c4054dc24",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1175",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c59bb5cb7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1463",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c59d621ed",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:dlmb_v10",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_v10/LMB_Sl_0] [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 141
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c65307a77",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f686ae77ab",
        "attributes": {
          "match_id": "M-0227",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c739a8aa4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1602",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c797c2264",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "attributes": {
          "match_id": "M-0337",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c835a2a59",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1476",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ce1ec50ae",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1178",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4cf7107427",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0108",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d389245a0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0802",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d56a7777d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1056",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d5fc612a9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "STAGE3:AXI-REQ-L2-005",
        "attributes": {
          "rationale": "AXI Interconnect  master-slave balant altyaps"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d65a67d45",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-010",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 20
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d6bb610d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0089",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d71314c37",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0571",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d8ffba4ce",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 89
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4dce7aa9d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1052",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4dd568b087",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0628",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:4e4973f9c7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1378",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo_generator_0' matched 'fifo_generator_0'"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4eb50f74b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1164",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ed0dca432",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1403",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f3a9cb534",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0186",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f41f46a41",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1376",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f42d798f0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0781",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f440a25fd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1637",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: mig, reset, rst"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f8fe58e0f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1612",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, in, xilinx"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f9f3cbf90",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0353",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4fba4d5d5e",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4fe932ae90",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0497",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5014b24ddb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1342",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:505186e4f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0622",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:50786f8ae7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1572",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='clk_wiz_0' matched 'clk_wiz_0'"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:50b57e6494",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0187",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, kb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5141b45f27",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0518",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'lmb_bram'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:514ff7b1a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1614",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5158496920",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0406",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:515ef5b32e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0359",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:51646e1a63",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1083",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:519262c20a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0372",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: switches"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:519f8ed116",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0243",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: clk_wiz"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:51bebe2d4d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1538",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:51e3e1debf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0154",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:521064302a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-003",
        "attributes": {
          "rationale": "DMA S2MM kanalna veri reten kaynak  test ve dorulama amal"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5221ca056b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0960",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:523ef742c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0424",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:526b12daa2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:527ab79d48",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0102",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:52ae0a4377",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1205",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:531181379d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0879",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5314d5b5ca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0828",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5317245797",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0287",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:531d7cd576",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0391",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5367d61635",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0097",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: switches"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53a5648e15",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1450",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53d725c87c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1312",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53e3dd7226",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0527",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53e6304494",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1653",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53f05f32d7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0070",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:540026932a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1040",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5414c93725",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 25
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:542b5f66d0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0835",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54334fcd5f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1111",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5448b1c28c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:CONSTRAINT:025752c5ae",
        "attributes": {
          "match_id": "M-0616",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5455c926e1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 11
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54b3be790a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0637",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54f0555fc7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0425",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5508859843",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0858",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:55594b2ee5",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 169
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5595969726",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1072",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:55bda2919b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0623",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:55d520eddb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1666",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:55ddb12235",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0189",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5611bb2592",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0773",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56211611e0",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:CONSTRAINT:f45d957692",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 191
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:563cb92358",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:mdm_1",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net mdm_1_MBDEBUG_0 [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 682
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:565cc77fa5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1697",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, mm2s"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5683927e94",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1258",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:569de06c04",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0160",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56a2bb6d30",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0776",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56bc053871",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1171",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56ccbb5934",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0135",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56d9cf6221",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-006",
        "attributes": {
          "rationale": "GPIO ile kullanc giri/k  buton, switch, LED kontrol"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5703c17c4c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1277",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:574f8a33c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1326",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:575983d9e3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0098",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:57741dd480",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0721",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5781808821",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0190",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:578f68f481",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-003",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "detail": "MicroBlaze v11.0, Block Automation tam destei gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:581a7e73db",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:PAT:block_automation",
        "target": "PROJECT-A:PAT:block_automation",
        "attributes": {
          "detail": "Block automation teaching pattern is reused conceptually",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:58457cfc15",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0096",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:584e9f3e11",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1668",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:585b16421b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0772",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58884fe7d9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0491",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58a0a6fad8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0055",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58ae124592",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1557",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58c30dadea",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0300",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, create"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58cf9ebb37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0272",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58d07f5e01",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0244",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58e54b627e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0344",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58f6c976af",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1367",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5901a90678",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0990",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:592d9ad9d1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1627",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:595455d410",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1128",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:595a211cfc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1659",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5961010b9e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-0842",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59b2e43839",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0378",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:59cbd6d188",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0478",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59f12d731a",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "attributes": {
          "match_id": "M-0470",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59fd1fed87",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0526",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a046bbd8e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0864",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a2b78148b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1084",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a323e3159",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a34ce6e92",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0940",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a4e692989",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1039",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a5fdaef1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1410",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a5ff0f401",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a6c9320ee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0877",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a84a49289",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0777",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a93ec0138",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ad577a151",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 34
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5af4b1d714",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-1366",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b18cb5f6a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0925",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b3c4cfd4b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0373",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ba782688f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1507",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5bd0cde4a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0806",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c1fe9db41",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1383",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c523fc006",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1295",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c73a293b4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1504",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5c76533c02",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1672",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, gpio, gpio_in, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c8d7bc228",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0015",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ccaac285d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0203",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d0c2cd8b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0767",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d12148119",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0687",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d19c19333",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0459",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d562a5c3c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1199",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d6f7576ca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-0766",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d81aa7474",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0045",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d98b2c542",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0022",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ns, timing, wns"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d9963b926",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1590",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo2audpwm"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5dc1d4682e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0820",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5dd38438b4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net tone_generator_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins tone_generator_0/M_AXIS]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 694
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ddfc2ad4a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1161",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5decd7b30d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0743",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e29f8428b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0863",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e411f4a9a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0935",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e4250d39a",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e4fa52cf4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0769",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e5a319928",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 723
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5e702a0ca8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0429",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_gpio_wrapper' matched 'axi_gpio_wrapper'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e71a945d0",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "detail": "Reset controller role is analogous with different clock sources",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e77cc80e6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0205",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e9887b5a7",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 26
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ea94380e4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0297",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5eceeeae32",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1201",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f045e6fb7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0093",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f05755557",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0236",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f4dfbafc3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1688",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5f79e1ceee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1146",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f7c59edae",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0479",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fb4deea1c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1696",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fc3601a84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1236",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fd4f0aabc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1393",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6030ad903e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0184",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:604648a2c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1493",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:606003b967",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 32
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:609838d08d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0212",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60ed73c7a9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1408",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'recv_wav'"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60f7faf4d1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1035",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6110b6a114",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0717",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:61abb17f0c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "attributes": {
          "match_id": "M-0237",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:61b97e1536",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1669",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:620079cfaa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0738",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6211216bc7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0003",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:621e4bff3d",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 179
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:623ce21937",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0567",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6294f192eb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0691",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6296f731e9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 8
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62988a062a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1452",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62bb3044cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1299",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62cbf311b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1037",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6326dd98ce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0784",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63979df14f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1540",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63c5abd621",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0242",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63ca57a615",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1016",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63cedc6a4f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1484",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63f384bb15",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1306",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6411b158af",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1532",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:643ec9291d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0134",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:644537edd5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0060",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:64604255c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0094",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:64f460bab4",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 16
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65042a3449",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1059",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:651061ceab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0944",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:651d3b234f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1177",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:652f621e8a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0247",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:658c3214ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1611",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:659482cf32",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0263",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65bb4b66f3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1335",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65ec9fb645",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1327",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='tone_generator_0' matched 'tone_generator'"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66192868a0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-1365",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:662dd85998",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0538",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6644861460",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1057",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:666fa8cc7d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66808f26c8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-1363",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66a0104769",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 150
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66f94c4646",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0159",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:67337c816c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1392",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:674cf7f078",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0625",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:674e734756",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0993",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:67725a6fb8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0206",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:679b04a90d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0785",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:679ce3203b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0875",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:67ae9b0ce6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1551",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:67be6ca196",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1615",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, interconnect, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:680bbae3ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1063",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6836a54d98",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:683c160c67",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0611",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:68c86797c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1144",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mig, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6933466493",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 131
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6942dea689",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 16
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:695fea0beb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1665",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:69638db4e2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1588",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys, sys_clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6978a89163",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0882",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, uartlite"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:697dd2403b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1478",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69cf4c7487",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1441",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69d726dabd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1322",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='tone_generator_0' matched 'tone_generator_0'"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69fb52fdc0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0082",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69feef34c2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0742",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a13feca72",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a24963453",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0416",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a3790012c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0559",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6adb076ef6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0642",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6adc48d18d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0714",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6adcdff134",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0395",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6aee62a73e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0215",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6afc5ae9f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0250",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b06a40447",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0797",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b42c06d03",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0635",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6b86a5e21a",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "detail": "Same IP role, different project context/config",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c482c1cb6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0664",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c5a12c6b2",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "rationale": "DMA kontrol, WAV parsing, mod ynetimi  yazlm kontrol katman"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c817a8386",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1264",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c957f026e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0451",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6cb88c4982",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0253",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6cedaf3639",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0256",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6d28459346",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0676",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d30632f9e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1655",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='mdm_1' matched 'mdm_1'"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d36365bf1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0390",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d4ec5304f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0260",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6d53a419fb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-0976",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d64a04a7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1527",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d66a755be",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1382",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d7b1d305b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0146",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, u16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d90ef1a1b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-001",
        "attributes": {
          "rationale": "Standalone GPIO wrapper  AXI tie-off ile sinyal seviyesi eitim"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6dc9638afb",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6de31b62e3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:466d8f2734",
        "attributes": {
          "match_id": "M-0610",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6df393e41f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0309",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, simple"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6dfa01c067",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1226",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e2e694f60",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e2f5e389a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1200",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e3b8f83e6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e6f78cb68",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1693",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e7d57c585",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "relation": "address_property_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 151
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6e93426f0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0824",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f4cf02cfc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0280",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f615beca4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1248",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f7b010c74",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1580",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6fa58f8e05",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0192",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6fce463045",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1245",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6fe8875f04",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0485",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7022a97631",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0439",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:705a332770",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0618",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:70be5b2695",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0851",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:70fcddddcc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0068",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7164228a7a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0745",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71b54201d8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0929",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71cce519a3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1516",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71dbdeaeb9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-0757",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71f4863ac9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0810",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7210a0b2bf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0386",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:722ea24c53",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1630",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:7239c93b8f",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 21
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:723f41a40b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0065",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7253a643fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1256",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:725fc1985b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1261",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, clk_wiz_0, dma, wiz"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7263979814",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1145",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat, xlconcat_0"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:727e53a6da",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 22
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:729e78c55d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0210",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72b5e2f618",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 74
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72ce8e3846",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1012",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mdm"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:731fd383f5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0075",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7323c93130",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0817",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:733f7e49ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0420",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:73437ede2f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0200",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:73a0a11842",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0129",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:74013d7367",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0658",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='mdm_1' matched 'mdm_1'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:740b1568cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1308",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:742e8280ee",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0198",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7436c09171",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0381",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:7436fcdada",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1559",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7437b11241",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 17
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7456c6a229",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0235",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:747c3ae5e5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0648",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:74b98aab16",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0431",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:74ec79b983",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1607",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:74f6f1702a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:60c8ead14c",
        "attributes": {
          "match_id": "M-0228",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:750548fa3f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0137",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7505ad8f40",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1421",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7511c46b99",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1425",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7519709ab0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-0846",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7538bedf15",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0885",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7546c6091e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1006",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:757515f608",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0581",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:758a455b00",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-0756",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75908cf28e",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 722
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:75c44986ec",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0201",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75cec8bd0b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1485",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75ebc971e7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0855",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75fb5017d8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0419",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:762d9903fe",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:tone_generator",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:763abdd78b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0910",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:763b3995e6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1495",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:763f7d81b3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1116",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7640533db9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-006",
        "attributes": {
          "rationale": "Senkronize reset datm  PLL lock tabanl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:767952d725",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1643",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:768ed57d29",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0574",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76a999023f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76b45ff0ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0896",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76b4ecc5f4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1528",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76b67ad48f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-0848",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76d8a1a68d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0669",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7732a5f6e5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1336",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77423f90de",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1224",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, mig, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77496ab643",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0464",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7759d57ce5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1021",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7778650ab3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-0761",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:778bf3f918",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst] [get_bd_pins mdm_1/Debug_SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 186
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77c0d538fe",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1112",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77ceb9e64b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1249",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77e97db5ad",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77f1901aec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1437",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7803048f5a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0217",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7823b45b1c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0292",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7859b6e9fd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1469",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:785ad8c449",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1303",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:78616e61cd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0028",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7866e74522",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1356",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:78bd92a24a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1014",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:78e277cc28",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1334",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:790102c8d3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1117",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:790532d8ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0634",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:7910f53f7b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0054",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:791b7afa3e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1215",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79245c72ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1053",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:793bc4ba2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1620",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:795a64a480",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_ports switches_8bits]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 182
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:797ae86fa7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0350",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79ac1977d9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0573",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79e6c5d5ca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {
          "match_id": "M-0402",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, s_axi"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79fa0df755",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0621",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79fe413209",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0675",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a02b431b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0455",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a06acd0b3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0867",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, uart"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a243cf37a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1482",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a3bbda4ac",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0446",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a7faba572",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1344",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a900cc793",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1337",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a92581f4b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0641",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ac36edf97",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1153",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ac6b8f576",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1473",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7aec85320b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1273",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm_0'"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b1740440d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0639",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b180c49c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0369",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b3a5ae004",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0911",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b446506e6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1521",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gen"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b5153fcf2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0018",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7bab829cf1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0257",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:7bbe18f452",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1558",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7bd3d25b96",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1691",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7be9f56a2a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0575",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c0c81d628",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0690",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c5724a698",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0279",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c6ee427dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1064",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c7911659b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0174",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c8d7ec87d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0398",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, clk_wiz, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c94ce7499",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e0ad3ab0f9",
        "attributes": {
          "match_id": "M-0220",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c9f148e1d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1240",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7cac17ed2a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1571",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d2f1681f5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d396b88bd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1525",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d8af55649",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1491",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d95d4eed7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0512",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7df3788505",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1616",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7dfb5204ae",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-007",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 39
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e02d83ced",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0804",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e4ffbeea0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1399",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e8340d61c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e8699d323",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0790",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7eb4fe1de2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0126",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ed29adc6a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1138",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7eea23887f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M01_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 169
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ef3fb2b49",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0934",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f3abd7c6e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1101",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f55bf735a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net GPIO_OUT_ip2intc_irpt [get_bd_pins GPIO_OUT/ip2intc_irpt] [get_bd_pins xlconcat_1/In1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 698
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f7790fd2c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0218",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f7f228fd1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7fa8410cc9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0188",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7fc4b570ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0812",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ff5072f4e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0569",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:803556fda2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1160",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:803ee93b54",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1582",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8047e8cd75",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1309",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8049ea0e99",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "attributes": {
          "match_id": "M-0336",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:804bbd0459",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1080",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8052fac53e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1001",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:805997f02f",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 5
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:805b198309",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0588",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8078d9e898",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0481",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8079c98a4b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:519900aa2d",
        "attributes": {
          "match_id": "M-0221",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80b9a0e9cb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1371",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80c476303f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1660",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80f30fa9e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0895",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8106324605",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0560",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8109dfe1e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0740",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:815e86eaa9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0947",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:819d089680",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1149",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81c42f282f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1434",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81d7ede1e3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1275",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81e2f5dc54",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-0759",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81e3704a42",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1575",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81ec5d836d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0734",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:821a80fcaa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0128",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8229791b09",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0138",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82580865f1",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 180
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8267cf3738",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0315",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82c4d0305d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0144",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82dab64eeb",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 94
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82e7ca562e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0682",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:832f362279",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1076",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:833943d91c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins xlconcat_0/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 713
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8361eed660",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0254",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:836ec36528",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0283",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8373bee51a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0031",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83a3e5aff4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0839",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83a7a72830",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1208",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83b77b2820",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1123",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83cb5a7233",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0837",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83e0af265f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0363",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8403616c18",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:842e6a2bc8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1050",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8437bb9685",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0680",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:846711ce98",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:84b6d2683f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0440",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:84eced21bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0124",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:851d0b03ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1451",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:852e566127",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1289",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85762997ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1314",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85960c57d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0367",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8597e53c0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0592",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8599cf4d16",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0774",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85a2da56cd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1239",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85b624c8cb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0393",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85b77a507c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 58
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85baf48b6f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1159",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85bf3727e1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0525",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:863b358cd7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0649",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:864d52c7ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0258",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:8655310814",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0694",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:865af9f63f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0251",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86696830b1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "rationale": "Ses verisi bellekten ses kna aktarlmal  veri yolu alt sistemi bu sorumluluu tar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86c76929c6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "match_id": "M-0612",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86f6ea0c10",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1330",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8731cc17fa",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 15
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:874ea31a38",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87786e39fc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0510",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8794366832",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 151
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87a0c1e7bf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1203",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87ae9abf86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1548",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87b6c63db1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0447",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87caa1db77",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0379",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:87ce9eb142",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0632",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:87f799fc6a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1004",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87f8226615",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1381",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:881c510a20",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0550",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:884dfafcf5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1699",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_in, in, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8863dc065a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1529",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:88c15a0f86",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0453",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88cec6575b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1537",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, mm2s"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88eb535595",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1221",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88fa76a7a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0448",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89031eb427",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0158",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8945450bcc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0735",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89a18cc87f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "attributes": {
          "match_id": "M-0473",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89bbfe583d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 149
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89ce482c22",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0507",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89da142588",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1480",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89dcfd1ad0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0489",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a3c290b2a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0731",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a472ba5d0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0602",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a7cb95f40",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1310",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a892ab2d6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0050",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a9b3f5953",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0563",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a9dd22d13",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "attributes": {
          "match_id": "M-0471",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8b3cf75d64",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0149",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, w15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8b62402b66",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1486",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, play, sw, wav"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8bf5cd9e11",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1675",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c1e363df6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1552",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c4c3ec82a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_reset] [get_bd_pins microblaze_0/Reset]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 135
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c685a6401",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 63
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c71e53432",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1219",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c933f31ba",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "attributes": {
          "via": "address_map_table"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 64
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c9462e9f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1499",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c99fec20f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1518",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d06170232",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:CONSTRAINT:025752c5ae",
        "attributes": {
          "match_id": "M-0472",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d2261830f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-0844",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d3dc5c3c5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 138
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d3efe74de",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1413",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d698d7042",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0595",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8dcb7c8c31",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8de19a1c1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0799",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e0b11301b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1028",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e16a76773",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0483",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e1e0c6b1c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e543c52de",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:dlmb_v10",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e78309e67",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0356",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8ec8b45ddc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0594",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8ef252ba37",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0466",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f2c0496ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1543",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8fc24ef6d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1498",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8fedbf6ae4",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-005",
        "attributes": {
          "rationale": "UART ile WAV dosyas alma ve oynatma  dosya aktarm protokol"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9012127a6a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0106",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9014a566e2",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90331b373f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0656",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9089e6c6c9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-007",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 17
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90b1ec68ea",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0884",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90b5b141be",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1350",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master, s2mm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90d0d8921c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90f0fe84d5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1635",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90fdeac206",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:fifo2audpwm_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net fifo2audpwm_0_M_FIFO_READ [get_bd_intf_pins fifo2audpwm_0/M_FIFO_READ] [get_bd_intf_pins fifo_generator_0/FIFO_READ]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 680
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:912d74857b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0388",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:91be4188a1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-0850",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:91ecac3855",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0542",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92151790b5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0897",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92782a7275",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0860",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92bf7c5618",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1574",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92deca45cb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1468",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:93193b5ac8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0341",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9341949b01",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1216",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9343287bb5",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:fifo2audpwm",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:936c3d2e9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1237",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:93755cf696",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1328",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9381f9c52f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1158",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:938388591e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0556",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:938b0abc78",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0813",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9390eb4347",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1029",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:93b067ffaa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0704",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9452d71b0f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-004",
        "attributes": {
          "rationale": "Clock, reset, bellek, debug  tm bileenlerin almas iin zorunlu altyap"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9453810339",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1036",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mdm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:945bcf088a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0965",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:946604effe",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0821",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94675a3fb6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-0978",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:947c2c74e4",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94857dfee0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-0847",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94a53f9f02",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S01_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 676
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94c8a0da9a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0715",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:951e3b71b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0289",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": [
            "create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:952a32bd43",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0579",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9536f0da19",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0120",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:958245b7a8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0955",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:959493ee7e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0163",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:959abe30c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1380",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:959c027575",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1576",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95d43f5cb9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1302",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95e14f7bb2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 187
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95fb211910",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0110",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9607163cdf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0181",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:96196502d6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0673",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9657c2244d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0904",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: aud, aud_sd, audio, d12, en"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:966d905a26",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0720",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:968b0b935a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins GPIO_IN/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 689
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:96ce625740",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0504",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:96e5ffb1f1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0630",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:96e96aa8b7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0585",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97366bc0c1",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:lmb_bram",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:975ce222a8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0747",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97dfc321cc",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 168
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97e5086a67",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "detail": "DMA mimarisi, ses verisi throughput gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:982a740c78",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0121",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9853367c42",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0414",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98ae3f834c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-0974",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:99069a0ccb",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 683
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9914bff73f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 724
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:991e5eab5c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0033",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:993c4406f0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0562",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9958f9ca67",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1648",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:99b1881658",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1483",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, recv, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:99b33f56b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1168",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:99d1d8c3c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1263",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9a184c040e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1426",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9a8f95d667",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0833",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9aae63b0fa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0445",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9ae72a1a7c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0407",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, microblaze, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9aed6934e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1526",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9afd2aee7c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1075",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b1568c07e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b257e185f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-0979",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b2648769e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0143",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t14"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b29cdb04a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1230",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b55b1c2de",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0035",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b5a191241",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1220",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b603254e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1297",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b63e267ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0985",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b6873ba6d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0749",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c0eb32a10",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1034",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c4dca5ff9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0328",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c592699b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1549",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c71ce9a2e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0385",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9ca9bab40f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 721
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:9cb3a3c9f5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1445",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9cbb51f4a3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0061",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9cdc4ef7ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1070",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9cfb14b4b2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_intc_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 687
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d34b1513c",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:45a603617b",
        "target": "STAGE3:OPT:4959a0df00",
        "attributes": {
          "rejection_reason": "Metastabilite riski  silicon-validated IP daha gvenilir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9dadbe13db",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0145",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9db3326781",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0593",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9dcad79f35",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1105",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9df937fb17",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0816",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e0d07699f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1652",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e14f8bdfc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0893",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e169d018d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0891",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e457caa99",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e5e0b7e36",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e83bface4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1642",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f3ef0db80",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 130
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f7055eed2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0921",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb, v10"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f7ca9c42e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1044",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, instruction, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fb91d6c3a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1619",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fea25017e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1594",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a00ee3f864",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1502",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:a0125dc9ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1113",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a017a2799f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1707",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a02e5a5ee5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1578",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a045c0115b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0081",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a04b2db271",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0900",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a056a78199",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0869",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a07881a9d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1257",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0a2d66d93",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1427",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0c72d7379",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0162",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0cbac5212",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:466d8f2734",
        "attributes": {
          "match_id": "M-0233",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0e874c3cb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1097",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0ebc17613",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0362",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0fa234dda",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0988",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a12913b712",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a1351b5c4c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1051",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a230bb5c78",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0679",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a235034244",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2a38e6048",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1389",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clock, dma"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2ad83107f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0706",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2b0b7c3bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0057",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2b5b6a7ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0099",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2d4b253e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0016",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a308334e5c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0271",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a31e17182e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1119",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a32f4f07ec",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "detail": "PWM seimi, board'daki SSM2377 amplifier kstndan kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a33d680ce5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 144
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a34ad0a2ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1512",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a35c1505b9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1339",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a35d5b4660",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0678",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a36b970875",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:778c9adb0e",
        "attributes": {
          "match_id": "M-0175",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a384341959",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1086",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a387ae8449",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0856",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a3ef7c7af2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0136",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a3eff58f29",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1496",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a3ffd09c6d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0176",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, kb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a47cedd82f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1212",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4a6aad7d6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1583",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4b7654b3e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0865",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4b97b9061",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-003",
        "target": "STAGE3:OPT:45a603617b",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4c8abfb65",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1082",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4eaf31640",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:ilmb_v10",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4ecba268d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0043",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4ed58c45b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1415",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a522fb2e3b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6dc4a227e8",
        "attributes": {
          "match_id": "M-0223",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5abd0b487",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1244",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5af835bb5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1234",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5b5947dd5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0631",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:a5e4550ae4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1019",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5e900db34",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1481",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5f526a46f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-0845",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a60b805f16",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1515",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6188f4b45",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0209",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a61f1cdf69",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0240",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6214ce638",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0967",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6780095b2",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 24
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a696d0445a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0376",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:a6b23709d7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0384",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6c765b561",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0270",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6e0427009",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0408",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a711792d49",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0871",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, wav"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a72a6c40f9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0866",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a73ea28f28",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a741f6eea5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0703",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a76cea72f1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 5
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7900441cb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0803",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a79cad6824",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1290",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7c3e46835",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1011",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7ddbe7e86",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0645",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7de6670fe",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0208",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7f3be6a5f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0709",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a82bc29dab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1488",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8992150ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1617",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8d10324e6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0775",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8df16d816",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-004",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "detail": "8-bit znrlk, PWM carrier frekansnn ses band stnde kalmas zorunluluundan"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8e993af0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0435",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8fd9be739",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0067",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9225b066c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1186",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a92a76b7a3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0730",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9571b40a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0702",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a95cc963c9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0677",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a997ec47d4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0809",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9aad8eb86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1626",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9bbc4d749",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0558",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9cf92d7cc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0535",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa02d90dd6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1662",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa02ebbbc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0948",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa15bef99b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0783",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa4daaf712",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-1109",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: info, project, project_info, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa66eece19",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1166",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa6b460e16",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0147",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, v15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa77e9041c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-0977",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa88a4e0ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0613",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa90270147",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1601",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aaac64f309",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aad7277ef8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1391",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ab17b88047",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab2009803b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0389",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, s_axi"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab27c47938",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:CONSTRAINT:025752c5ae",
        "attributes": {
          "via": "assign_bd_address"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abb6aa12e0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1298",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abd1395d3e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1639",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abd461a91b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "rationale": "Interrupt birletirme ve routing  oklu kaynak ynetimi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abd50d5b85",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1288",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abe1bf9abc",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "rationale": "LMB BRAM  MicroBlaze instruction/data memory"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac132da96d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1618",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac302eb1ee",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac3c0cff21",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0857",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac52f8c057",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0199",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac572c0767",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0868",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac8c7f1984",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0723",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac93cfd108",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:24f04af39e",
        "attributes": {
          "match_id": "M-0226",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac9e272557",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0693",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aca40908d6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0411",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: active, low"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:acf98bce84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0652",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad09625fde",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0322",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad2309ece0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0577",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad2bfa4165",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 30
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad6476f7b0",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 8
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad6dbd9c95",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0352",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad7680dc82",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0969",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad90aacc05",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0313",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad95a9eca2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1664",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:adbb83b3b5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0684",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:adbfe52da4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0914",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, recv, sw, uart"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:addfff1912",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1214",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ade326c85e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1689",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_in, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ae2e7fc344",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ae33e9c292",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1539",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aec2d3b068",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0024",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af187873e6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1276",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af45fc97e4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net GPIO_IN_ip2intc_irpt [get_bd_pins GPIO_IN/ip2intc_irpt] [get_bd_pins xlconcat_1/In0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 697
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af48ad6004",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0343",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af9b8956b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0956",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af9ba3f318",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 60
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:afb9e83768",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:PAT:axi_tie_off",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "detail": "AXI tie-off behavior has an implicit analog in DMA axis2fifo path",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:afdd6340e3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0025",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ns, timing, wns"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:afff17633f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0705",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b01b86ab38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0629",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b024ba8339",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 115
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b03ced84e9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0945",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b05c9522af",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1645",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b06e4a8a64",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1506",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b0751dfbe6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:project_root",
        "attributes": {
          "match_id": "M-0528",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0a13cc8e2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0654",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0cb52640f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0d41361ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0791",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0de11a495",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0034",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0e1fa08dd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0643",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b115bcc918",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1348",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b13a2e4058",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0513",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "LMB data bus ve LMB instruction bus ayr ayr alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b13baeb2ba",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0557",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b16e27e008",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0357",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b172d69e3b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1073",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b1809c8815",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0354",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b18ecb14dd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 80
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b199f19781",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0225",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b19beff4c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0699",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b1cc4ac24f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 185
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b1effcb239",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0436",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b1f66fe065",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0039",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b238f84697",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:ISSUE:duplicate_clock_constraints",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "reason": "Clock infra requirement is challenged by duplicate constraints",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b2452b2727",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0508",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b264f1147c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1524",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b26e3db968",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds_8bits]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 181
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b27b5abdf1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0387",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2847ad5e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1531",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b28b27a6ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1154",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b290d50b68",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1701",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2a6fffac1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0405",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2c5d31df0",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 126
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2c78c443b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2d87fd3a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1467",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b350312349",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0274",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b3664a7df5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0185",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b371188de5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "attributes": {
          "match_id": "M-0142",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b38aa9bfed",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-002",
        "target": "STAGE3:OPT:fb6e458cfc",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b395d9feef",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:xlconcat_1",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4169c2767",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0080",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4186a1971",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-A:ISSUE:fpga_part_inconsistency",
        "target": "STAGE3:DMA-REQ-L0-001",
        "attributes": {
          "reason": "Target FPGA part conflicts with project identity",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b41d11fd9e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0495",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b43c63bd1c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0397",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b46f5eb3ec",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0819",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b47ff840c8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0674",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4916c1700",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0460",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4a09c69cc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1375",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4dc9dcc50",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1139",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4f10e97ea",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0433",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4ffe0b23b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1167",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, fifo, generator"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b55697b726",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 725
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b561edd77b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1561",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5685b8af4",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:OPT:6457c07c8e",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b57b586283",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0475",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b581c097e0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0421",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5d2ee7a17",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 11
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5f3c23c72",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0854",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6797f5fe7",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 688
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b67b2c292e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins dlmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 154
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b685f99765",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1347",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6995cdc65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1150",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, tone"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6c0b916dc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1501",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b6d0af3d8d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1260",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6e0a9ab82",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1550",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b75a1cbf4b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "rationale": "AXI sinyal ak, reset zinciri, clock datm  sinyal seviyesi anlay"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b75fe85b5c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1007",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b769875df7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0410",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b7afa58021",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0396",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b7bd4c7e01",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5ce3de5e20",
        "attributes": {
          "match_id": "M-0232",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b7df6708b0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1340",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8479af73e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1137",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, generator"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b86d1e8f38",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0029",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b88f9f3c1e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1023",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8c19d7937",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0077",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8fcf6d170",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0426",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b92284d37e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1613",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b95d08de42",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0870",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, wav"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b96536ac8e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0266",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9aa34e12d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1586",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9d818e82f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0553",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9ed79d392",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1400",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9f11e11b9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0890",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba32dd2c8a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1546",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba4731e63e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1304",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba4b672797",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0937",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba885ccec6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1581",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba93d3f44f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:f45d957692",
        "attributes": {
          "match_id": "M-0338",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:baa797a36c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1396",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:baf3009e59",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0892",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:baf542105c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "match_id": "M-0334",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bafea6d93b",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:PAT:axi_tie_off",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb17d9457f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {
          "match_id": "M-0325",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb48e116f5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1103",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb590e1281",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1283",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb74752476",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-0762",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bba75b7750",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0520",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbb5886396",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0365",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, microblaze, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbb9e86c07",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:fb6e458cfc",
        "target": "STAGE3:OPT:fd89a4975c",
        "attributes": {
          "rejection_reason": "745 satrlk BD script yeni balayan iin anlalamaz"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbe409d8c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1432",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc357d64f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1379",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc390db909",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 726
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bc45413d9b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0506",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc45bb1019",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0366",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc6b03ca34",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0696",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc70ce9f12",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5ce3de5e20",
        "attributes": {
          "match_id": "M-0609",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc80562b54",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1412",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc911104c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0091",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc97ee91f5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0259",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bcb9c03ff2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1603",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd03b73ee3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1663",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd1c23aa67",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0132",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd1f9ea8fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0928",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd33558fcf",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 719
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bd3f3b042a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1677",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0'"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd49e82240",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1680",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd7ced3997",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0661",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd9f62e8e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0888",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdabfbe394",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1252",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdf05c42bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:012669b142",
        "attributes": {
          "match_id": "M-0599",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdf98e689a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1077",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdfcea3169",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0894",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be31c7a30a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0047",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be43ebd62c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0591",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be7780c2e2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1419",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'axi_uartlite_0'"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bea8b0c3d4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1089",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:befe12be5d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0829",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf1f17e9f8",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf7de0434a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0090",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf832b5ae7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0305",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfa75162c8",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfaed412e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0529",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfb44faec9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0751",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfbd3a7e01",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1329",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfc10751eb",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-1046",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfcc0dc90f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1058",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfe292b960",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1593",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c0598d7c5d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0380",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c0834e03bc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1305",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c0d512d3e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0998",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c0fdbd1435",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0293",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c129765d67",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-010",
        "attributes": {
          "rationale": "JTAG debug eriimi  gelitirme destei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c147a99a7e",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 21
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c167c8da3c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0952",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c16e99a882",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c189029153",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0113",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c198cddbe0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0917",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, play, sw, wav"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1bc0ef3b7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0566",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1d9d10462",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1671",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, uart"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1dd1adac3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0644",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1e42d0c7c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1090",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1f30b4c03",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e4fee5a372",
        "attributes": {
          "match_id": "M-0606",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1f337617e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1246",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c232efbff8",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 64
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c2475e200f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0476",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)' matched 'clk_wiz_0'"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c24806f137",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0480",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c24b8cc92a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1061",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c252c3dd03",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-0758",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c25432c7f5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0348",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c25a0419cf",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:EVID:6b86d8a23f",
        "attributes": {
          "relation": "axi4lite_addr_signal"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 13
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c27da4f073",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1195",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c2a8f7be9a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1207",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c2ae5e4d6a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0428",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, switches"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c2d9b1c900",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0264",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c30ee31dc5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:519900aa2d",
        "attributes": {
          "match_id": "M-0598",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3181c6276",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1188",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c336c49ad2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0997",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3932379c7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0859",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3a49f02f0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0834",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3ace2c3d1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1142",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3f776ddce",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 699
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c423f26a68",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1395",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c478c45141",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6818f49971",
        "attributes": {
          "match_id": "M-0607",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c4861cd87d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1121",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c497c4585f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:0842fe5472",
        "attributes": {
          "match_id": "M-0027",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c4a869e910",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1631",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c4ade616f3",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
        "target": "STAGE3:DMA-DEC-005",
        "attributes": {
          "reason": "SW polling choice leaves interrupt infra under-used",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c5036c3dfd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1636",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c5185d380f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1460",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c52a39c50a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1475",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c5689dbe6d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1049",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, project"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir",
            "design_1.tcl script'i block design' tam olarak yeniden retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c56fef86ba",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0066",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6471ef63a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0286",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c64a3dd6cb",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:6457c07c8e",
        "target": "STAGE3:OPT:a139edb87e",
        "attributes": {
          "rejection_reason": "Cache miss ve interrupt gecikmeleri ses kesintilerine neden olur"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6608e7f44",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 718
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c67ecfa598",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0423",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c68b446090",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:a6b1422e35",
        "target": "STAGE3:OPT:c15a9eee3d",
        "attributes": {
          "rejection_reason": "Board'daki analog filtre PWM iin optimize  sigma-delta uyumsuz olabilir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c68cb653b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0042",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6b8b56b9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0002",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6be9d9b00",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0795",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6c679cc93",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0537",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6c7808ddd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1587",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6c7d35952",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1661",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6f5bcde65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1296",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c70333d506",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0361",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c70bb726ce",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0202",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c71ab2981b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0544",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7226fbe0f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0681",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c756f9f3c9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1440",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c757a9b162",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0737",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c75b87d416",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0046",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7ac582f41",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1022",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7d14fa6e4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:78cbe9f69b",
        "attributes": {
          "match_id": "M-0596",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7e13ed1e2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 166
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7f0836e50",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1353",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c8217d5b22",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1238",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c825c94603",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "rationale": "Clock, reset, bellek, debug  MicroBlaze iin zorunlu altyap"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c845dbd745",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1682",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_1'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c857ca4c7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1683",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c886c8233d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 684
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c8f3aa52f3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1173",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c907988ec8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 699
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c9674f3234",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1259",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c967e27e3b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0718",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c98e61a76a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0782",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c99b5947d8",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-005",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "detail": "Interrupt controller kurulup kullanlmamas, demo basitlii ile gelecek genileme arasndaki denge"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c9dcf9bae2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0119",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c9e800d89c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1071",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c9f8af8635",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0905",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca0bc185d1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-008",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 18
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca28324850",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0938",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca3e4b5758",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1676",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca7951c1c0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0701",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cacc2ac611",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0778",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cae4f130d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1227",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axis2fifo_0' matched 'axis2fifo_0'"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb0cc1505c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0041",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb15ede07d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1315",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb53cb51b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0008",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb69c67309",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:1f375150e9",
        "attributes": {
          "match_id": "M-1185",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb9cf362f1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0413",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cbae1dda37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1687",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:cbc0d29d55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0707",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cbdf216dea",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1458",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cbeff6c561",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1409",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc56f8b98b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0044",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc6a196355",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-009",
        "attributes": {
          "rationale": "Senkronize reset datm  MIG tabanl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc6f05110e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0183",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ccda945726",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd08180047",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1204",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd1d154bca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0394",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd381dfc55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0939",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdabf785cb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0995",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdb550be0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1126",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdb7e05af9",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-005",
        "target": "STAGE3:OPT:46d54a0290",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdbd066ae9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0148",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, w16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cddf0500e8",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdee9251d5",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 14
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdfeb2186f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0794",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdff5838c6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0461",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ce1a86cfc7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e595324ef5",
        "attributes": {
          "match_id": "M-0601",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ce38c1a4f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0432",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ce3e1b9907",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0805",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ce98cbe7e6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0982",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf08c4809a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-001",
        "attributes": {
          "rationale": "GPIO ile LED kontrol  AXI periferik eriiminin temel rnei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf0da1816d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0207",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf3f5316e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0383",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf45759e77",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1632",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:cf512296fe",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins GPIO_OUT/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 690
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf77570585",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 112
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf82a07758",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 12
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf9bf76aa6",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:CONSTRAINT:f45d957692",
        "attributes": {
          "via": "assign_bd_address"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 191
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cfebcebf07",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0172",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cff855dc82",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1472",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d07c2720c9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0624",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d07d01fdfc",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:5908e53977",
        "target": "STAGE3:OPT:8a6f0f5003",
        "attributes": {
          "rejection_reason": "24.576 MHz / 65536 = 375 Hz carrier  ses bandnda, audible artifacts"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d197f3968c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1003",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d19946fff2",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "detail": "Same clock wizard family across projects",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d19da15b37",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-0765",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1b0f7e0aa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0009",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1d4cae2b2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1225",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1f3951cc5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1316",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2033cbb6f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1577",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d257b081eb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1466",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d279d818d6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0030",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2b9e337b7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0040",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2c63e293c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0021",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2fd05a589",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0887",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d34385f34d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0651",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d349f3b08f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1514",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='helloworld.c::dma_sw_tone_gen()' matched 'dma_sw_tone_gen'"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d38a564896",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 84
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d38b6c4049",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0750",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d39300de54",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0746",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d39c34e089",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1253",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d39cdb6880",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1148",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d3a99c3ca3",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0770",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d3ef94892e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1470",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d3f3b99cbb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0826",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d42d92ffa7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0196",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4547980f5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0521",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d475ab9420",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1269",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4871f7ed0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0545",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d49accc644",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1360",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4c2f3d160",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0294",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4cb6d49df",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {
          "match_id": "M-0302",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4e59fad84",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1702",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d508b84698",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0462",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d509344b2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1585",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d52dc771fc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:60c8ead14c",
        "attributes": {
          "match_id": "M-0605",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d54eeb914a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1088",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d55aef3d65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1657",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5840a9159",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0505",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5aa3d3681",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0983",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5c8d38c9c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d615211965",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 148
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d618bac30f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0700",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d62e73c502",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1673",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, gpio, gpio_out, out"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d62f686603",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 56
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d65ec03028",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0827",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d661645e7f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-1359",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d67989109d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0950",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d694232e3f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0961",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6a782a0af",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1027",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6b81a61b0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
        "attributes": {
          "match_id": "M-0139",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 0x40000000, 64, axi, gpio, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6bd8512e9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1563",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6c3503222",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-003",
        "target": "STAGE3:OPT:cc8efd61fc",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d71944a5a4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1489",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_IN'"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d734929e84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1323",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7376170be",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1694",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d739c4250c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1684",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d74d029b7c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net xlconcat_1_dout [get_bd_pins microblaze_0_xlconcat/In1] [get_bd_pins xlconcat_1/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 714
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d766f8b892",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-1700",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_out, microblaze, out"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d76c97c00c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7745e12d6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0670",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d77e45145f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1042",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, instruction"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d78f5b5f18",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 720
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d7b78f2fe5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0572",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7b9dddd1c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1456",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7d3ba11ac",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0434",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7e2295586",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0946",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7e9fa1b31",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0117",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d83bcde80b",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d86f798ffe",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0454",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d87980d356",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0793",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d89561cb37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1294",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d89aa625e0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0360",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8a30a62c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1589",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8a9ae0a04",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0340",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8b072d372",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8c70af54d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1600",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, reference"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8f5005067",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0744",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9058e9cf0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0686",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d908950d89",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1165",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9116a2a23",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axis2fifo",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d917a1d28c",
        "edge_type": "INFORMED_BY",
        "source": "STAGE3:PROJECT-A",
        "target": "STAGE3:PROJECT-B",
        "attributes": {
          "detail": "DMA application can be informed by axi_example educational baseline",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d936a6d9e0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0583",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d94d6b7026",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0100",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d9567ebb9b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1015",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d965db74c2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0123",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d966868595",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0918",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, recv, sw, wav"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d96798566f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0724",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d98dc3917a",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-005",
        "target": "STAGE3:AXI-REQ-L0-001",
        "attributes": {
          "detail": "Nexys Video seimi, geni kaynak alan ve gelecek genileme potansiyeli"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9bc1a0c2c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1286",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9c5f3098c",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 29
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9f33a68d3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 700
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9f4f71753",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0943",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, local, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da37e88d91",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1313",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da6b1e7552",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1262",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, xilinx"
          ],
          "unmatched_aspects": [
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da71bdc4c3",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:dlmb_v10",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da81a265d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0001",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da9c9b9c78",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1553",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db13cb110f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1321",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db42063b84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1147",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db42b88178",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0808",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db434e8f23",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1435",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db5f2266fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1318",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db67a693a3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0568",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db713ae5be",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1293",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dba4465c6e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0079",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbb5135cc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0933",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbc386d318",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1497",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbdf5deb0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1439",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbe681a063",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0901",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbfd159804",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-1704",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc7c3b8811",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1542",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc84e421f0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {
          "match_id": "M-0590",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc893942a3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0245",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dcd59060cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0861",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd3164a89b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1681",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_0'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd36d30a82",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0619",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd50b8dd9f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd9087ebe6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "attributes": {
          "match_id": "M-0140",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 0x40000000, 64, axi, gpio, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ddb49620a3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1385",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, mig, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ddc6d9095c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1402",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dde00dc524",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1300",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dde4d49663",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0992",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ddf0482e3d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-0980",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de09479e1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0533",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0'"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de3258306b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0133",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de902a475d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0014",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de923d359f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0716",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de9a67240e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1094",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ded0a8fb57",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1287",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dee976ef89",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1250",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df02e13d4b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 178
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df153b96d6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1232",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df1e42602f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
        "attributes": {
          "match_id": "M-0339",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df31d9a265",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0278",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df35a5af3b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 36
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df72472cb3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:ce6a7b7c92",
        "attributes": {
          "match_id": "M-1462",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df9d1164ce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1074",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dfd0a48cfc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:43f6611bff",
        "attributes": {
          "match_id": "M-0843",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e01464291e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1324",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e058795c79",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0710",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0792c71dd",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0073",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0a88a526f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1033",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0a9fcf6c8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0072",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0c1e4aa7b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0020",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0c27b106b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1025",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0e6d54ea9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1196",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e10fea0d89",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:7635e88b70",
        "attributes": {
          "match_id": "M-0109",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e1320f1a63",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0532",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e15442ab99",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0392",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e20b3059f0",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:ISSUE:reset_polarity_conflict",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "reason": "Reset polarity mismatch impacts signal path integrity",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e2196f25d2",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e243e8f4ec",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0399",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, proc, proc_sys_reset, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e269de3c7f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e288b99455",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0474",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2899315b0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0038",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e29d3c38cf",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_mmcm_locked [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins rst_mig_7series_0_81M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 705
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2b8a0203a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1387",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e310e883bb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f45d957692",
        "attributes": {
          "match_id": "M-0213",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e312c3801c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0345",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e32b84b2e2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:a152bfe192",
        "attributes": {
          "match_id": "M-0103",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3563dbfd0",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 171
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e361dc9d5d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1394",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e365901260",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_xlconcat_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins microblaze_0_xlconcat/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 704
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3695b182e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0088",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e391020911",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0290",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dakika, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3cff09d34",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1098",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4062fef9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0889",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4064e17f1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6818f49971",
        "attributes": {
          "match_id": "M-0230",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e40992c741",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0570",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e40af6312e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0101",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e419775d9b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a48d5a974d",
        "attributes": {
          "match_id": "M-0608",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4271c574b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0327",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4484d7ecd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1573",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, fifo_generator_0, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e44c91e10c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e468f88eca",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0351",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e47b7df403",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0052",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e493d811c4",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0063",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4b685ee41",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1418",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4bc97d94a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0058",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4f2de4b51",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "relation": "address_segment_query"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 727
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e4ff464e99",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1265",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e51763282f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:74ee4fc754",
        "attributes": {
          "match_id": "M-0193",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e51802cb45",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e51a50fb25",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0906",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e52988fad6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0582",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e52c9327b7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0963",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5600d6bec",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axis2fifo_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axis2fifo_0_M_FIFO_WRITE [get_bd_intf_pins axis2fifo_0/M_FIFO_WRITE] [get_bd_intf_pins fifo_generator_0/FIFO_WRITE]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 679
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e564ed9031",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0317",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e59f18f8a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0304",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5cd72fff0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0403",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, s_axi"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5ec7f72df",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0640",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5ef03580f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1043",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5fb8d0610",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0732",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e60210e9a1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1520",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e688fb47bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0586",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6b082d017",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1100",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6b1502b3a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1606",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, reset"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6b86b5a1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1197",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6c3d94483",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1610",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6f89dc8f9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1141",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e70a50271d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0728",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e71738b543",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1005",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e74c73ec55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1505",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e7564a56cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1067",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7864233eb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1320",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e79123de62",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0916",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7d4059c3f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "rationale": "TCL batch mode ile tekrarlanabilir proje oluturma  CLI-first metodoloji"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e836ee8228",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0418",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e83b02b62f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0991",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8513da187",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1332",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e85968ec12",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1127",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8696d3e15",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0912",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8ad334dd7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0326",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8c1de0c4a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1210",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e92d02c910",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0152",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9545d627b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1654",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e97c948c7b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0913",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e97f405b32",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0011",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9a429aae9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1325",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9e8647c30",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0477",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, minimal, reset, wiz"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea20d9d31b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1361",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea3141919a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1625",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='rst_mig_7series_0_81M' matched 'rst_mig_7series_0_81M'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea3e9b590b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0922",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea50754f99",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0636",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ea56353c28",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1091",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eae5279447",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0051",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb0850e14b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0007",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb0a3fa04d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1274",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb2f9e6c4c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0689",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb5e821e67",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1270",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb7a3e180d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0197",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ebac1b9c5a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1251",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ebbde4a377",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 15
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ebfc041b9d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0576",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec3377bc6b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0422",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec4bff4837",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0873",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec77f53d7e",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec8b3af696",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1020",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ecf75873c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0543",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed29ff00c4",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0062",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: tcl, xc7a200tsbg484"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed2efe4dd3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 710
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed3c899d6c",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 22
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed68d14489",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1414",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed8d7ffb0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1355",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed8f9843bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:cfd967f48c",
        "attributes": {
          "match_id": "M-0441",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:edd56f06c0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0713",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:edfa2948e0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1284",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee0b59b3ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1477",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gpio, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee11f4df0b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0800",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee247b0338",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0116",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee4c0f8360",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0665",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee78a78c5d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:project_root",
        "attributes": {
          "match_id": "M-0151",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee7c339bc4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f686ae77ab",
        "attributes": {
          "match_id": "M-0604",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eed6784773",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1229",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eee378bac2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1547",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef4990a9c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1633",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ef559fb84a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 7
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef5be03a69",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0107",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, interconnect, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef6bbe8693",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1422",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef9a3f09bb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0374",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:efaa080632",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:efaeda816b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
        "attributes": {
          "match_id": "M-0615",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 0x40000000, axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:efee2c2bb7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0515",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_v10'"
          ],
          "unmatched_aspects": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eff06e2033",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0657",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eff74872ad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-0849",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f011b49cad",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0496",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f027d50116",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1404",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld, recv"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f040732aae",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:6457c07c8e",
        "target": "STAGE3:OPT:b934b9483a",
        "attributes": {
          "rejection_reason": "WAV parsing + UART + mod ynetimi RTL'de ok karmak (395 satr C vs binlerce satr Verilog)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f058acf452",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0697",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f05fb3b1e3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0178",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f06d39de76",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0064",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f079911252",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0085",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f0ca899c6d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1114",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f120e9d660",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f146f89f91",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0013",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f171e0ec96",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mig_7series_0/sys_clk_i]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 703
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f173481f9f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0519",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "LMB data bus ve LMB instruction bus ayr ayr alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f18be848b0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0438",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f19caeca1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0541",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f1c5f05ad3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1411",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f1c943cf82",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "rationale": "Clock domain crossing  veri btnl iin ayr sorumluluk"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f1e59a858b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0660",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f205eb8070",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1554",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f27da5276a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:2d6ec25914",
        "attributes": {
          "match_id": "M-1358",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f27fc0f7ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1193",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2892a4f86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0375",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:f297b744ab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1081",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f29e30cf9f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1054",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2afdcb416",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1634",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2b10b60fd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 712
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2ce8e7419",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0463",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2e8420d09",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0457",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3020c6d45",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0127",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f31c73bfca",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1152",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f32182b207",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0355",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f35858c659",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:778c9adb0e",
        "attributes": {
          "match_id": "M-0552",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f35a7ce2d5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1513",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f39709d886",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 14
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f39e33c968",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1206",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3ce38ade6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0957",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f441c194d6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0104",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f46821062b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0712",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f49ad9b77f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0316",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f4b3dbbede",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0807",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f52bd5c751",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0736",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f575b681c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0087",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5bbabd84a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:5ecb474272",
        "attributes": {
          "match_id": "M-1541",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5e2c72847",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1017",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f62733634b",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:CONSTRAINT:025752c5ae",
        "target": "PROJECT-B:EVID:025752c5ae",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f628bc554e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1555",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f664cff6aa",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 35
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f676265512",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1556",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f67c81ffae",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0330",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6a4531a18",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0838",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6de382907",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1060",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6f3558b29",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0620",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100m, axi, clk, microblaze, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6f819b98d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0578",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f7347f352f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0182",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f75279dd22",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:aa13fe6258",
        "attributes": {
          "match_id": "M-0131",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f76089a538",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0368",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f773de95f8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1285",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f7c93c5e54",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0514",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_v10'"
          ],
          "unmatched_aspects": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f7fee4c3cb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0580",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f8037ba27f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1372",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f84809d916",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0248",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f868486365",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1370",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f8a858b0ab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0733",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f8d2e892ee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1317",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f9506c5874",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0941",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f960103b16",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 27
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f97f17904a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1444",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f9cc60bd4f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0308",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f9f7820166",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-1640",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa0f01dba7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0994",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa12aacb40",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1267",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa2105c6df",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1213",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa4671d182",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1388",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, generator"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa4f4c365e",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:c62dca4e88",
        "target": "STAGE3:OPT:58fb18a231",
        "attributes": {
          "rejection_reason": "GUI admlar tekrarlanamaz, CI/CD entegrasyonu imkansz"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa52289906",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0536",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa68929583",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1416",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa6b8f3ff0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1479",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa911dfa26",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0755",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fac5574186",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0122",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fac729271f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0282",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fafaf824da",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0449",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb2ced5d1c",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:cc8efd61fc",
        "target": "STAGE3:OPT:25638d6289",
        "attributes": {
          "rejection_reason": "Block Automation RISC-V desteklemiyor  manuel balant debugging"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb3f879cb9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1301",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb66701b7e",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb858c8e2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1243",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb92912764",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0500",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb98483721",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0346",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbe09dad1b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0898",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbf79e13f6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 127
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc02be8387",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:fa1e293ad3",
        "attributes": {
          "match_id": "M-0763",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc20179977",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1522",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc360bbea5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1190",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, generator, tone, tone_generator"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc3d421bc0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0115",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc5989b773",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1667",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:fc61f2b7ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1401",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc6a994b3f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc6eab0cf1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0932",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc75653e6f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1423",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcd1cb0ed9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0666",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcde14bee6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 158
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd0368409c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1377",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, clk_wiz_0, dma, wiz, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd284a94e5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d9775d85a5",
        "attributes": {
          "match_id": "M-0973",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd2cd07c6c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:EVID:9aef9a1d1c",
        "attributes": {
          "relation": "axi4lite_addr_signal"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd41496297",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0166",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd76755192",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 132
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd9c18b361",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 421
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fdac2b71bf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0430",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:fdc514b9a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1172",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe05383b76",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f285b5d2f9",
        "attributes": {
          "match_id": "M-1461",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe0f065578",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1566",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe265b07ab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0415",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe3202c578",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1692",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe4487045f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0511",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe735ead9e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:c0cc7555ff",
        "attributes": {
          "match_id": "M-0981",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe8525f57a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1176",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fea3cc5e08",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0234",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fecc6c1dc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1311",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fee135d734",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1341",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fef511fa2f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1453",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff0f740fb2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f779ac5315",
        "attributes": {
          "match_id": "M-1183",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff1d01f404",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "rationale": "PWM retim donanm  FIFO'dan gelen veriyi analog ses sinyaline dntrr"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff24c27c44",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 159
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff4b5a1c4e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0467",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff7302187f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 176
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff78c30ca5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0984",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ffe655e2a4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:058834e075",
        "attributes": {
          "match_id": "M-1181",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fff8f659e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1407",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'play_wav'"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-24T06:12:51Z"
        },
        "confidence": "HIGH"
      }
    ]
  },
  "vector_documents": [
    {
      "vector_id": "V:27c7511cac",
      "node_id": "PROJECT-A:COMP:GPIO_IN",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:GPIO_IN\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: GPIO_IN\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_gpio:2.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=486 section=None\nSOURCE_SNIPPET: design_1.tcl :: L485: # Create instance: GPIO_IN, and set properties | L486: set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ] | L487: set_property -dict [ list \\\nOUT_EDGE_COUNT: 25\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7afd7d3f22",
      "node_id": "PROJECT-A:COMP:GPIO_IN",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:axi_uartlite_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:axi_uartlite_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:axis2fifo_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:fifo_generator_0 confidence HIGH\nIN_EDGE_COUNT: 17\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f47d72d68c",
      "node_id": "PROJECT-A:COMP:GPIO_OUT",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:GPIO_OUT\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: GPIO_OUT\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_gpio:2.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=495 section=None\nSOURCE_SNIPPET: design_1.tcl :: L494: # Create instance: GPIO_OUT, and set properties | L495: set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ] | L496: set_property -dict [ list \\\nOUT_EDGE_COUNT: 4\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:43f6611bff (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:b1fb3b0c4f (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9ebfd56388",
      "node_id": "PROJECT-A:COMP:GPIO_OUT",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_axi_periph confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_1 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:43f6611bff confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:b1fb3b0c4f confidence HIGH\nIN_EDGE_COUNT: 20\nIN_EDGE: ANALOGOUS_TO <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7f5454224a",
      "node_id": "PROJECT-A:COMP:axi_dma_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:axi_dma_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: axi_dma_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_dma:7.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=504 section=None\nSOURCE_SNIPPET: design_1.tcl :: L503: # Create instance: axi_dma_0, and set properties | L504: set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ] | L505: set_property -dict [ list \\\nOUT_EDGE_COUNT: 9\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:tone_generator_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_0 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:058834e075 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:d847eb0725 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3aa6813b7f",
      "node_id": "PROJECT-A:COMP:axi_dma_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_0 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:058834e075 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:d847eb0725 confidence HIGH\nIN_EDGE_COUNT: 19\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:81d969f0f3",
      "node_id": "PROJECT-A:COMP:axi_interconnect_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:axi_interconnect_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: axi_interconnect_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_interconnect:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=516 section=None\nSOURCE_SNIPPET: design_1.tcl :: L515: # Create instance: axi_interconnect_0, and set properties | L516: set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] | L517: set_property -dict [ list \\\nOUT_EDGE_COUNT: 6\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:rst_mig_7series_0_81M (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:92cbaf588d (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4bed6bdb40",
      "node_id": "PROJECT-A:COMP:axi_interconnect_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_axi_periph confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:mig_7series_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:rst_mig_7series_0_81M confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:92cbaf588d confidence HIGH\nIN_EDGE_COUNT: 21\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:76b74c64a2",
      "node_id": "PROJECT-A:COMP:axi_uartlite_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:axi_uartlite_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: axi_uartlite_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_uartlite:2.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=523 section=None\nSOURCE_SNIPPET: design_1.tcl :: L522: # Create instance: axi_uartlite_0, and set properties | L523: set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ] | L524: set_property -dict [ list \\\nOUT_EDGE_COUNT: 4\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:5ecb474272 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:c800c9f92d (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0399a4ca14",
      "node_id": "PROJECT-A:COMP:axi_uartlite_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_axi_periph confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_1 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:5ecb474272 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:c800c9f92d confidence HIGH\nIN_EDGE_COUNT: 19\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8eddeb6a5b",
      "node_id": "PROJECT-A:COMP:axis2fifo",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:axis2fifo\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: axis2fifo\nCONFIDENCE: HIGH\nATTR::kind\n- rtl_module\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v line=2 section=None\nSOURCE_SNIPPET: axis2fifo.v :: L1: `timescale 1ns / 1ps | L2: module axis2fifo #( | L3: parameter AXIS_DATA_WIDTH = 32,\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:7038e45efd (confidence=HIGH)\nIN_EDGE_COUNT: 11\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:505c57da76",
      "node_id": "PROJECT-A:COMP:axis2fifo_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:axis2fifo_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: axis2fifo_0\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=674 section=None\nSOURCE_SNIPPET: design_1.tcl :: L673: connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI] | L674: connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis2fifo_0/S_AXIS] | L675: connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S00_AXI]\nOUT_EDGE_COUNT: 1\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0 (confidence=HIGH)\nIN_EDGE_COUNT: 20\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 674
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:1fdeedf4a3",
      "node_id": "PROJECT-A:COMP:buf2u16",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:buf2u16\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: buf2u16\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=265 section=None\nSOURCE_SNIPPET: helloworld.c :: L264: } | L265: u16 buf2u16(u8 buffer[2]) { | L266: return ((u16)buffer[1] << 8) | ((u16)buffer[0]);\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 265
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0deb42442a",
      "node_id": "PROJECT-A:COMP:buf2u32",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:buf2u32\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: buf2u32\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=262 section=None\nSOURCE_SNIPPET: helloworld.c :: L261: } | L262: u32 buf2u32(u8 buffer[4]) { | L263: return ((u32)buffer[3] << 24) | ((u32)buffer[2] << 16) | ((u32)buffer[1] << 8) | ((u32)buffer[0]);\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 262
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:62104a7707",
      "node_id": "PROJECT-A:COMP:clk_wiz_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:clk_wiz_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: clk_wiz_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:clk_wiz:6.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=541 section=None\nSOURCE_SNIPPET: design_1.tcl :: L540: # Create instance: clk_wiz_0, and set properties | L541: set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ] | L542: set_property -dict [ list \\\nOUT_EDGE_COUNT: 7\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:fifo2audpwm_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:reset (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:sys_clock (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:7acc4abb92 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:573c3b2df9",
      "node_id": "PROJECT-A:COMP:clk_wiz_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:mig_7series_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:reset confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:sys_clock confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:7acc4abb92 confidence HIGH\nIN_EDGE_COUNT: 16\nIN_EDGE: ANALOGOUS_TO <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a4c61bc02b",
      "node_id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dlmb_bram_if_cntlr\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dlmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_bram_if_cntlr:4.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=392 section=None\nSOURCE_SNIPPET: design_1.tcl :: L391: # Create instance: dlmb_bram_if_cntlr, and set properties | L392: set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ] | L393: set_property -dict [ list \\\nOUT_EDGE_COUNT: 9\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:lmb_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:976302f3b1 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e59a4c9907",
      "node_id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:ilmb_v10 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:ilmb_v10 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:lmb_bram confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:976302f3b1 confidence HIGH\nIN_EDGE_COUNT: 15\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4212685d74",
      "node_id": "PROJECT-A:COMP:dlmb_v10",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dlmb_v10\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dlmb_v10\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_v10:3.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=398 section=None\nSOURCE_SNIPPET: design_1.tcl :: L397: # Create instance: dlmb_v10, and set properties | L398: set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ] | L399: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:56d259df07 (confidence=HIGH)\nIN_EDGE_COUNT: 18\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:907de3685d",
      "node_id": "PROJECT-A:COMP:dma_forward",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dma_forward\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dma_forward\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=172 section=None\nSOURCE_SNIPPET: helloworld.c :: L171:  | L172: void dma_forward(Demo *p_demo_inst) { | L173: // TODO: modify tone_generator.v to support 8 bit audio...\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 172
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b334e48065",
      "node_id": "PROJECT-A:COMP:dma_receive",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dma_receive\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dma_receive\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=121 section=None\nSOURCE_SNIPPET: helloworld.c :: L120:  | L121: XStatus dma_receive(Demo *p_demo_inst, UINTPTR buffer, u32 length) { | L122: XStatus status;\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 121
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:18a8d91dd6",
      "node_id": "PROJECT-A:COMP:dma_reset",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dma_reset\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dma_reset\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=167 section=None\nSOURCE_SNIPPET: helloworld.c :: L166: } | L167: void dma_reset(Demo *p_demo_inst) { | L168: XAxiDma_Reset(&(p_demo_inst->dma_inst));\nIN_EDGE_COUNT: 14\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 167
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:04008f534f",
      "node_id": "PROJECT-A:COMP:dma_send",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dma_send\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dma_send\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=146 section=None\nSOURCE_SNIPPET: helloworld.c :: L145: } | L146: XStatus dma_send(Demo *p_demo_inst, UINTPTR buffer, u32 length) { | L147: XStatus status;\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 146
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8fa1199971",
      "node_id": "PROJECT-A:COMP:dma_sw_tone_gen",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:dma_sw_tone_gen\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: dma_sw_tone_gen\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=201 section=None\nSOURCE_SNIPPET: helloworld.c :: L200:  | L201: void dma_sw_tone_gen(Demo *p_demo_inst) { | L202: static const u32 buffer_size = 128;\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 201
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:738b16763d",
      "node_id": "PROJECT-A:COMP:fifo2audpwm",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:fifo2audpwm\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: fifo2audpwm\nCONFIDENCE: HIGH\nATTR::kind\n- rtl_module\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v line=2 section=None\nSOURCE_SNIPPET: fifo2audpwm.v :: L1: `timescale 1ns / 1ps | L2: module fifo2audpwm #( | L3: parameter DATA_WIDTH = 8,\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:33714c60e7 (confidence=HIGH)\nIN_EDGE_COUNT: 11\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a47e26f009",
      "node_id": "PROJECT-A:COMP:fifo2audpwm_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:fifo2audpwm_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: fifo2audpwm_0\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=680 section=None\nSOURCE_SNIPPET: design_1.tcl :: L679: connect_bd_intf_net -intf_net axis2fifo_0_M_FIFO_WRITE [get_bd_intf_pins axis2fifo_0/M_FIFO_WRITE] [get_bd_intf_pins fifo_generator_0/FIFO_WRITE] | L680: connect_bd_intf_net -intf_net fifo2audpwm_0_M_FIFO_READ [get_bd_intf_pins fifo2audpwm_0/M_FIFO_READ] [get_bd_intf_pins fifo_generator_0/FIFO_READ] | L681: connect_bd_intf_net -intf_net fifo2audpwm_0_PWM_AUDIO [get_bd_intf_ports PWM_AUDIO_0] [get_bd_intf_pins fifo2audpwm_0/PWM_AUDIO]\nOUT_EDGE_COUNT: 1\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0 (confidence=HIGH)\nIN_EDGE_COUNT: 16\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 680
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:e529f51dd6",
      "node_id": "PROJECT-A:COMP:fifo_generator_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:fifo_generator_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: fifo_generator_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:fifo_generator:13.2\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=573 section=None\nSOURCE_SNIPPET: design_1.tcl :: L572: # Create instance: fifo_generator_0, and set properties | L573: set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ] | L574: set_property -dict [ list \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:f6b3c158e9 (confidence=HIGH)\nIN_EDGE_COUNT: 21\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:fifo2audpwm_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:027bcd6953",
      "node_id": "PROJECT-A:COMP:get_gpio_data",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:get_gpio_data\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: get_gpio_data\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=108 section=None\nSOURCE_SNIPPET: helloworld.c :: L107: } | L108: GpioIn_Data get_gpio_data(Demo *p_demo_inst) { | L109: static GpioIn_Data last = {0,0,0,0,0,0};\nIN_EDGE_COUNT: 14\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 108
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a212d92578",
      "node_id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:ilmb_bram_if_cntlr\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: ilmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_bram_if_cntlr:4.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=401 section=None\nSOURCE_SNIPPET: design_1.tcl :: L400: # Create instance: ilmb_bram_if_cntlr, and set properties | L401: set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ] | L402: set_property -dict [ list \\\nOUT_EDGE_COUNT: 3\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:lmb_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:7ee8465907 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b329dd13cf",
      "node_id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: L402: set_property -dict list OUT_EDGE_COUNT: 3 OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:ilmb_v10 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:lmb_bram confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:7ee8465907 confidence HIGH\nIN_EDGE_COUNT: 17\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:62b747575a",
      "node_id": "PROJECT-A:COMP:ilmb_v10",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:ilmb_v10\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: ilmb_v10\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_v10:3.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=407 section=None\nSOURCE_SNIPPET: design_1.tcl :: L406: # Create instance: ilmb_v10, and set properties | L407: set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ] | L408: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:d1b39e3ebd (confidence=HIGH)\nIN_EDGE_COUNT: 18\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c4e77c2d87",
      "node_id": "PROJECT-A:COMP:init",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:init\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: init\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=80 section=None\nSOURCE_SNIPPET: helloworld.c :: L79:  | L80: XStatus init(Demo *p_demo_inst) { | L81: XStatus status;\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 80
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7cc077b6a1",
      "node_id": "PROJECT-A:COMP:init_dma",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:init_dma\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: init_dma\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=39 section=None\nSOURCE_SNIPPET: helloworld.c :: L38:  | L39: XStatus init_dma (XAxiDma *p_dma_inst, int dma_device_id) { | L40: // Local variables\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1995f9cf49",
      "node_id": "PROJECT-A:COMP:lmb_bram",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:lmb_bram\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: lmb_bram\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:blk_mem_gen:8.4\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=410 section=None\nSOURCE_SNIPPET: design_1.tcl :: L409: # Create instance: lmb_bram, and set properties | L410: set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ] | L411: set_property -dict [ list \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:e0d47ccf3a (confidence=HIGH)\nIN_EDGE_COUNT: 18\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:efc22d75d6",
      "node_id": "PROJECT-A:COMP:main",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:main\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: main\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=347 section=None\nSOURCE_SNIPPET: helloworld.c :: L346:  | L347: int main() { | L348: Demo device;\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 347
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:058c20dca7",
      "node_id": "PROJECT-A:COMP:mdm_1",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:mdm_1\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: mdm_1\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:mdm:3.2\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=591 section=None\nSOURCE_SNIPPET: design_1.tcl :: L590: # Create instance: mdm_1, and set properties | L591: set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ] | L592: \nOUT_EDGE_COUNT: 2\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:d6281b0b21 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b5a5d92317",
      "node_id": "PROJECT-A:COMP:mdm_1",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: L591: set mdm_1 create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 L592: OUT_EDGE_COUNT: 2 OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:d6281b0b21 confidence HIGH\nIN_EDGE_COUNT: 15\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b40835e425",
      "node_id": "PROJECT-A:COMP:microblaze_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:microblaze_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: microblaze_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:microblaze:10.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=594 section=None\nSOURCE_SNIPPET: design_1.tcl :: L593: # Create instance: microblaze_0, and set properties | L594: set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ] | L595: set_property -dict [ list \\\nOUT_EDGE_COUNT: 9\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:rst_mig_7series_0_81M (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:f10ccd164e (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c84beefe57",
      "node_id": "PROJECT-A:COMP:microblaze_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_local_memory confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:mig_7series_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:rst_mig_7series_0_81M confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:f10ccd164e confidence HIGH\nIN_EDGE_COUNT: 24\nIN_EDGE: ANALOGOUS_TO <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: CONTRADICTS <- PROJECT-B:COMP:microblaze_0 (confidence=MEDIUM)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:mdm_1 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ac5268edff",
      "node_id": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:microblaze_0_axi_intc\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: microblaze_0_axi_intc\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_intc:4.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=606 section=None\nSOURCE_SNIPPET: design_1.tcl :: L605: # Create instance: microblaze_0_axi_intc, and set properties | L606: set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ] | L607: set_property -dict [ list \\\nOUT_EDGE_COUNT: 4\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_xlconcat (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:1f375150e9 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:c8c90f1c0c (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d2fdeae97f",
      "node_id": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_axi_periph confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:microblaze_0_xlconcat confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:1f375150e9 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:c8c90f1c0c confidence HIGH\nIN_EDGE_COUNT: 22\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:88537bbf81",
      "node_id": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:microblaze_0_axi_periph\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: microblaze_0_axi_periph\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_interconnect:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=612 section=None\nSOURCE_SNIPPET: design_1.tcl :: L611: # Create instance: microblaze_0_axi_periph, and set properties | L612: set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ] | L613: set_property -dict [ list \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:e4fe919ecc (confidence=HIGH)\nIN_EDGE_COUNT: 27\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3bbf430cf0",
      "node_id": "PROJECT-A:COMP:microblaze_0_local_memory",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:microblaze_0_local_memory\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: microblaze_0_local_memory\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=683 section=None\nSOURCE_SNIPPET: design_1.tcl :: L682: connect_bd_intf_net -intf_net mdm_1_MBDEBUG_0 [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG] | L683: connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB] | L684: connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]\nIN_EDGE_COUNT: 22\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 683
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:bd4e0f02ce",
      "node_id": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:microblaze_0_xlconcat\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: microblaze_0_xlconcat\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:xlconcat:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=621 section=None\nSOURCE_SNIPPET: design_1.tcl :: L620: # Create instance: microblaze_0_xlconcat, and set properties | L621: set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ] | L622: set_property -dict [ list \\\nOUT_EDGE_COUNT: 3\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:3b94cfef3c (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:78ab2c6668",
      "node_id": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: L622: set_property -dict list OUT_EDGE_COUNT: 3 OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-A:COMP:xlconcat_1 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:3b94cfef3c confidence HIGH\nIN_EDGE_COUNT: 19\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:674a7afe30",
      "node_id": "PROJECT-A:COMP:mig_7series_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:mig_7series_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: mig_7series_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:mig_7series:4.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=627 section=None\nSOURCE_SNIPPET: design_1.tcl :: L626: # Create instance: mig_7series_0, and set properties | L627: set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ] | L628: \nOUT_EDGE_COUNT: 6\nOUT_EDGE: DEPENDS_ON -> PROJECT-A:COMP:rst_mig_7series_0_81M (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:2d6ec25914 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:c0cc7555ff (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:ce6a7b7c92 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:dae48b2655 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:f285b5d2f9 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9e36ff1b88",
      "node_id": "PROJECT-A:COMP:mig_7series_0",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:c0cc7555ff confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:ce6a7b7c92 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:dae48b2655 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:f285b5d2f9 confidence MEDIUM\nIN_EDGE_COUNT: 24\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e61901ff66",
      "node_id": "PROJECT-A:COMP:play_wav",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:play_wav\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: play_wav\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=269 section=None\nSOURCE_SNIPPET: helloworld.c :: L268:  | L269: void play_wav(Demo *p_demo_inst, u32 file_size, u8 *file) { | L270: u8 str[5];\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 269
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:39703ee1e4",
      "node_id": "PROJECT-A:COMP:project_root",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:project_root\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: project_root\nCONFIDENCE: HIGH\nATTR::kind\n- project_anchor\nATTR::root\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio line=1 section=None\nOUT_EDGE_COUNT: 8\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: HAS_ISSUE -> PROJECT-A:ISSUE:65e298c1ea (confidence=MEDIUM)\nOUT_EDGE: HAS_ISSUE -> PROJECT-A:ISSUE:93cfc5c2b4 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:f779ac5315 (confidence=MEDIUM)\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:fa1e293ad3 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d89f262725",
      "node_id": "PROJECT-A:COMP:project_root",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: HAS_ISSUE - PROJECT-A:ISSUE:65e298c1ea confidence MEDIUM OUT_EDGE: HAS_ISSUE - PROJECT-A:ISSUE:93cfc5c2b4 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:f779ac5315 confidence MEDIUM OUT_EDGE: VERIFIED_BY - PROJECT-A:EVID:fa1e293ad3 confidence MEDIUM\nIN_EDGE_COUNT: 12\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8d71e3b317",
      "node_id": "PROJECT-A:COMP:recv_wav",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:recv_wav\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: recv_wav\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=298 section=None\nSOURCE_SNIPPET: helloworld.c :: L297:  | L298: void recv_wav (Demo *p_demo_inst) { | L299: const u32 max_file_size = 0x7FFFFF; // 16.777 MB\nIN_EDGE_COUNT: 13\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 298
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0bc0c78f69",
      "node_id": "PROJECT-A:COMP:reset",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:reset\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: reset\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=709 section=None\nSOURCE_SNIPPET: design_1.tcl :: L708: connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in] | L709: connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst] | L710: connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:5574075259",
      "node_id": "PROJECT-A:COMP:reset",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: get_bd_pins mig_7series_0/ui_clk_sync_rst get_bd_pins rst_mig_7series_0_81M/ext_reset_in L709: connect_bd_net -net reset_1 get_bd_ports reset get_bd_pins clk_wiz_0/resetn get_bd_pins mig_7series_0/sys_rst L710: connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn get_bd_pins axi_interconnect_0/ARESETN get_bd_pins microblaze_0_axi_periph/ARESETN get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn\nIN_EDGE_COUNT: 16\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:fd92881643",
      "node_id": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:rst_mig_7series_0_81M\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: rst_mig_7series_0_81M\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:proc_sys_reset:5.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=643 section=None\nSOURCE_SNIPPET: design_1.tcl :: L642: # Create instance: rst_mig_7series_0_81M, and set properties | L643: set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ] | L644: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:bc363c9368 (confidence=HIGH)\nIN_EDGE_COUNT: 24\nIN_EDGE: ANALOGOUS_TO <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:42900d1a5d",
      "node_id": "PROJECT-A:COMP:sys_clock",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:sys_clock\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: sys_clock\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=712 section=None\nSOURCE_SNIPPET: design_1.tcl :: L711: connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn] | L712: connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1] | L713: connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins xlconcat_0/dout]",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 712
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:eeea2c7a40",
      "node_id": "PROJECT-A:COMP:sys_clock",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: get_bd_pins microblaze_0_axi_periph/M04_ARESETN get_bd_pins microblaze_0_axi_periph/S00_ARESETN get_bd_pins mig_7series_0/aresetn get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn L712: connect_bd_net -net sys_clock_1 get_bd_ports sys_clock get_bd_pins clk_wiz_0/clk_in1 L713: connect_bd_net -net xlconcat_0_dout get_bd_pins microblaze_0_xlconcat/In0 get_bd_pins xlconcat_0/dout\nIN_EDGE_COUNT: 16\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 712
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:66a90f6eaf",
      "node_id": "PROJECT-A:COMP:tone_generator",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:tone_generator\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: tone_generator\nCONFIDENCE: HIGH\nATTR::kind\n- rtl_module\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v line=23 section=None\nSOURCE_SNIPPET: tone_generator.v :: L22:  | L23: module tone_generator #( | L24: parameter AXIS_DATA_WIDTH = 32,\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:611354d30d (confidence=HIGH)\nIN_EDGE_COUNT: 14\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:431f1090cd",
      "node_id": "PROJECT-A:COMP:tone_generator_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:tone_generator_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: tone_generator_0\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=694 section=None\nSOURCE_SNIPPET: design_1.tcl :: L693: connect_bd_intf_net -intf_net mig_7series_0_DDR2 [get_bd_intf_ports ddr2_sdram] [get_bd_intf_pins mig_7series_0/DDR2] | L694: connect_bd_intf_net -intf_net tone_generator_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins tone_generator_0/M_AXIS] | L695: \nIN_EDGE_COUNT: 20\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 694
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:3d58e61f9c",
      "node_id": "PROJECT-A:COMP:uart_recv",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:uart_recv\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: uart_recv\nCONFIDENCE: HIGH\nATTR::kind\n- sw_function\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=250 section=None\nSOURCE_SNIPPET: helloworld.c :: L249:  | L250: u32 uart_recv (Demo *p_demo_inst, u8 *buffer, int length) { | L251: u32 received_count = 0;\nIN_EDGE_COUNT: 14\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 250
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ca54d35383",
      "node_id": "PROJECT-A:COMP:xlconcat_0",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:xlconcat_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: xlconcat_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:xlconcat:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=660 section=None\nSOURCE_SNIPPET: design_1.tcl :: L659: # Create instance: xlconcat_0, and set properties | L660: set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ] | L661: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:a543daf5ae (confidence=HIGH)\nIN_EDGE_COUNT: 21\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_xlconcat (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:11cabfc010",
      "node_id": "PROJECT-A:COMP:xlconcat_1",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:COMP:xlconcat_1\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-A\nNAME: xlconcat_1\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:xlconcat:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=663 section=None\nSOURCE_SNIPPET: design_1.tcl :: L662: # Create instance: xlconcat_1, and set properties | L663: set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ] | L664: set_property -dict [ list \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-A:EVID:3b639eb7a7 (confidence=HIGH)\nIN_EDGE_COUNT: 22\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_xlconcat (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cc0d7b8af5",
      "node_id": "PROJECT-A:CONSTRAINT:377691dab3",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:CONSTRAINT:377691dab3\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-A\nNAME: set_property_part\nCONFIDENCE: HIGH\nATTR::spec\n- xc7a50ticsg324-1L\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl\nATTR::constraint_type\n- device\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl line=4 section=None\nSOURCE_SNIPPET: project_info.tcl :: L3: set project_obj [get_projects $proj_name] | L4: set_property \"part\" \"xc7a50ticsg324-1L\" $project_obj | L5: set_property \"board_part\" \"digilentinc.com:nexys-a7-50t:part0:1.0\" $project_obj\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-A:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c04b1b86f9",
      "node_id": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:CONSTRAINT:4bb5f3ba02\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-A\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc line=180 section=None\nSOURCE_SNIPPET: Nexys-A7-100T-Master.xdc :: L179: set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm | L180: set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd | L181: \nIN_EDGE_COUNT: 7\nIN_EDGE: CONSTRAINED_BY <- PROJECT-A:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 180
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:089c5ab653",
      "node_id": "PROJECT-A:CONSTRAINT:b0b65dac46",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:CONSTRAINT:b0b65dac46\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-A\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc line=179 section=None\nSOURCE_SNIPPET: Nexys-A7-100T-Master.xdc :: L178: #PWM Audio Amplifier | L179: set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm | L180: set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd\nIN_EDGE_COUNT: 7\nIN_EDGE: CONSTRAINED_BY <- PROJECT-A:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 179
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:99a190f442",
      "node_id": "PROJECT-A:CONSTRAINT:cb11126592",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:CONSTRAINT:cb11126592\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-A\nNAME: project_part\nCONFIDENCE: HIGH\nATTR::spec\n- xc7a50ticsg324-1L\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::constraint_type\n- device\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=53 section=None\nSOURCE_SNIPPET: design_1.tcl :: L52: if { $list_projs eq \"\" } { | L53: create_project project_1 myproj -part xc7a50ticsg324-1L | L54: set_property BOARD_PART digilentinc.com:nexys-a7-50t:part0:1.0 [current_project]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-A:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:26b2145166",
      "node_id": "PROJECT-A:EVID:058834e075",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:058834e075\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- axi_dma_0/S_AXI_LITE/Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=721 section=None\nSOURCE_SNIPPET: design_1.tcl :: L720: create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg | L721: create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg | L722: create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 721
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:cf0729ead8",
      "node_id": "PROJECT-A:EVID:058834e075",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: GPIO_OUT/S_AXI/Reg SEG_GPIO_OUT_Reg L721: create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg SEG_axi_dma_0_Reg L722: create_bd_addr_seg -range 0x00010000 -offset 0x40600000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs axi_uartlite_0/S_AXI/Reg SEG_axi_uartlite_0_Reg\nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axi_dma_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 721
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:3a2866e5f3",
      "node_id": "PROJECT-A:EVID:1f375150e9",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:1f375150e9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- microblaze_0_axi_intc/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=725 section=None\nSOURCE_SNIPPET: design_1.tcl :: L724: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem | L725: create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg | L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 725
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:b6e458f274",
      "node_id": "PROJECT-A:EVID:1f375150e9",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem SEG_ilmb_bram_if_cntlr_Mem L725: create_bd_addr_seg -range 0x00010000 -offset 0x41200000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg SEG_microblaze_0_axi_intc_Reg L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr\nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_axi_intc (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 725
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:5e78ebdda2",
      "node_id": "PROJECT-A:EVID:2d6ec25914",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:2d6ec25914\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- mig_7series_0/memmap/memaddr\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=726 section=None\nSOURCE_SNIPPET: design_1.tcl :: L725: create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg | L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L727: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 726
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:8c990425ab",
      "node_id": "PROJECT-A:EVID:2d6ec25914",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: microblaze_0_axi_intc/S_AXI/Reg SEG_microblaze_0_axi_intc_Reg L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L727: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces microblaze_0/Instruction get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr\nIN_EDGE_COUNT: 13\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 726
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:726ca5114b",
      "node_id": "PROJECT-A:EVID:33714c60e7",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:33714c60e7\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: module_decl_fifo2audpwm\nCONFIDENCE: HIGH\nATTR::detail\n- module fifo2audpwm #(\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\nATTR::evidence_type\n- code\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v line=2 section=None\nSOURCE_SNIPPET: fifo2audpwm.v :: L1: `timescale 1ns / 1ps | L2: module fifo2audpwm #( | L3: parameter DATA_WIDTH = 8,\nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:fifo2audpwm (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:dc12cd600f",
      "node_id": "PROJECT-A:EVID:3b639eb7a7",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:3b639eb7a7\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_xlconcat_1\nCONFIDENCE: HIGH\nATTR::detail\n- set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=663 section=None\nSOURCE_SNIPPET: design_1.tcl :: L662: # Create instance: xlconcat_1, and set properties | L663: set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ] | L664: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:xlconcat_1 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:87a98089f9",
      "node_id": "PROJECT-A:EVID:3b94cfef3c",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:3b94cfef3c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_microblaze_0_xlconcat\nCONFIDENCE: HIGH\nATTR::detail\n- set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=621 section=None\nSOURCE_SNIPPET: design_1.tcl :: L620: # Create instance: microblaze_0_xlconcat, and set properties | L621: set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ] | L622: set_property -dict [ list \\\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_xlconcat (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cc2c2a5bf0",
      "node_id": "PROJECT-A:EVID:43f6611bff",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:43f6611bff\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- GPIO_OUT/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=720 section=None\nSOURCE_SNIPPET: design_1.tcl :: L719: create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg | L720: create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg | L721: create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 720
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:05c9f8e4bc",
      "node_id": "PROJECT-A:EVID:43f6611bff",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: GPIO_IN/S_AXI/Reg SEG_GPIO_IN_Reg L720: create_bd_addr_seg -range 0x00010000 -offset 0x40010000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs GPIO_OUT/S_AXI/Reg SEG_GPIO_OUT_Reg L721: create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg SEG_axi_dma_0_Reg\nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:GPIO_OUT (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 720
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:f2dacb2a0e",
      "node_id": "PROJECT-A:EVID:56d259df07",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:56d259df07\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_dlmb_v10\nCONFIDENCE: HIGH\nATTR::detail\n- set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=398 section=None\nSOURCE_SNIPPET: design_1.tcl :: L397: # Create instance: dlmb_v10, and set properties | L398: set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ] | L399: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6abc5311e8",
      "node_id": "PROJECT-A:EVID:5ecb474272",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:5ecb474272\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- axi_uartlite_0/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=722 section=None\nSOURCE_SNIPPET: design_1.tcl :: L721: create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg | L722: create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg | L723: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 722
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:7a91aa20a8",
      "node_id": "PROJECT-A:EVID:5ecb474272",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: axi_dma_0/S_AXI_LITE/Reg SEG_axi_dma_0_Reg L722: create_bd_addr_seg -range 0x00010000 -offset 0x40600000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs axi_uartlite_0/S_AXI/Reg SEG_axi_uartlite_0_Reg L723: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem SEG_dlmb_bram_if_cntlr_Mem\nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axi_uartlite_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 722
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:46acf84e9a",
      "node_id": "PROJECT-A:EVID:611354d30d",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:611354d30d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: module_decl_tone_generator\nCONFIDENCE: HIGH\nATTR::detail\n- module tone_generator #(\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\nATTR::evidence_type\n- code\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v line=23 section=None\nSOURCE_SNIPPET: tone_generator.v :: L22:  | L23: module tone_generator #( | L24: parameter AXIS_DATA_WIDTH = 32,\nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:tone_generator (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:21df4aeb54",
      "node_id": "PROJECT-A:EVID:7038e45efd",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:7038e45efd\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: module_decl_axis2fifo\nCONFIDENCE: HIGH\nATTR::detail\n- module axis2fifo #(\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\nATTR::evidence_type\n- code\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v line=2 section=None\nSOURCE_SNIPPET: axis2fifo.v :: L1: `timescale 1ns / 1ps | L2: module axis2fifo #( | L3: parameter AXIS_DATA_WIDTH = 32,\nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bc4ebeb8ce",
      "node_id": "PROJECT-A:EVID:75d562fce2",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:75d562fce2\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_GPIO_IN\nCONFIDENCE: HIGH\nATTR::detail\n- set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=486 section=None\nSOURCE_SNIPPET: design_1.tcl :: L485: # Create instance: GPIO_IN, and set properties | L486: set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ] | L487: set_property -dict [ list \\\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-009 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d420b375f4",
      "node_id": "PROJECT-A:EVID:7acc4abb92",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:7acc4abb92\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_clk_wiz_0\nCONFIDENCE: HIGH\nATTR::detail\n- set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=541 section=None\nSOURCE_SNIPPET: design_1.tcl :: L540: # Create instance: clk_wiz_0, and set properties | L541: set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ] | L542: set_property -dict [ list \\\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2720a22f62",
      "node_id": "PROJECT-A:EVID:7ee8465907",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:7ee8465907\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_ilmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::detail\n- set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=401 section=None\nSOURCE_SNIPPET: design_1.tcl :: L400: # Create instance: ilmb_bram_if_cntlr, and set properties | L401: set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ] | L402: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a21c08b42d",
      "node_id": "PROJECT-A:EVID:92cbaf588d",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:92cbaf588d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_axi_interconnect_0\nCONFIDENCE: HIGH\nATTR::detail\n- set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=516 section=None\nSOURCE_SNIPPET: design_1.tcl :: L515: # Create instance: axi_interconnect_0, and set properties | L516: set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ] | L517: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-009 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ec86cc1bbf",
      "node_id": "PROJECT-A:EVID:976302f3b1",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:976302f3b1\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_dlmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::detail\n- set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=392 section=None\nSOURCE_SNIPPET: design_1.tcl :: L391: # Create instance: dlmb_bram_if_cntlr, and set properties | L392: set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ] | L393: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:790c9e1bfc",
      "node_id": "PROJECT-A:EVID:a543daf5ae",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:a543daf5ae\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_xlconcat_0\nCONFIDENCE: HIGH\nATTR::detail\n- set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=660 section=None\nSOURCE_SNIPPET: design_1.tcl :: L659: # Create instance: xlconcat_0, and set properties | L660: set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ] | L661: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:xlconcat_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eef8422a69",
      "node_id": "PROJECT-A:EVID:b1fb3b0c4f",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:b1fb3b0c4f\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_GPIO_OUT\nCONFIDENCE: HIGH\nATTR::detail\n- set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=495 section=None\nSOURCE_SNIPPET: design_1.tcl :: L494: # Create instance: GPIO_OUT, and set properties | L495: set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ] | L496: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0f63cb37d7",
      "node_id": "PROJECT-A:EVID:bc363c9368",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:bc363c9368\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_rst_mig_7series_0_81M\nCONFIDENCE: HIGH\nATTR::detail\n- set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=643 section=None\nSOURCE_SNIPPET: design_1.tcl :: L642: # Create instance: rst_mig_7series_0_81M, and set properties | L643: set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ] | L644: \nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:rst_mig_7series_0_81M (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:04fdd525d7",
      "node_id": "PROJECT-A:EVID:c0cc7555ff",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:c0cc7555ff\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- mig_7series_0/memmap/memaddr\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=727 section=None\nSOURCE_SNIPPET: design_1.tcl :: L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L727: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L728: ",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 727
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:2cf76edfc3",
      "node_id": "PROJECT-A:EVID:c0cc7555ff",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: :: L726: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L727: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces microblaze_0/Instruction get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L728:\nIN_EDGE_COUNT: 13\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 727
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:8b71ea0d17",
      "node_id": "PROJECT-A:EVID:c800c9f92d",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:c800c9f92d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_axi_uartlite_0\nCONFIDENCE: HIGH\nATTR::detail\n- set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=523 section=None\nSOURCE_SNIPPET: design_1.tcl :: L522: # Create instance: axi_uartlite_0, and set properties | L523: set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ] | L524: set_property -dict [ list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ec772f42be",
      "node_id": "PROJECT-A:EVID:c8c90f1c0c",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:c8c90f1c0c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_microblaze_0_axi_intc\nCONFIDENCE: HIGH\nATTR::detail\n- set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=606 section=None\nSOURCE_SNIPPET: design_1.tcl :: L605: # Create instance: microblaze_0_axi_intc, and set properties | L606: set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ] | L607: set_property -dict [ list \\\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5c4f24a1f6",
      "node_id": "PROJECT-A:EVID:ce6a7b7c92",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:ce6a7b7c92\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- mig_7series_0/memmap/memaddr\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=718 section=None\nSOURCE_SNIPPET: design_1.tcl :: L717: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L718: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L719: create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 718
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:ebcb254b33",
      "node_id": "PROJECT-A:EVID:ce6a7b7c92",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L718: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces axi_dma_0/Data_S2MM get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L719: create_bd_addr_seg -range 0x00010000 -offset 0x40000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs GPIO_IN/S_AXI/Reg SEG_GPIO_IN_Reg\nIN_EDGE_COUNT: 12\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 718
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:39017dbed5",
      "node_id": "PROJECT-A:EVID:d1b39e3ebd",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:d1b39e3ebd\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_ilmb_v10\nCONFIDENCE: HIGH\nATTR::detail\n- set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=407 section=None\nSOURCE_SNIPPET: design_1.tcl :: L406: # Create instance: ilmb_v10, and set properties | L407: set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ] | L408: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:ilmb_v10 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:69026eacba",
      "node_id": "PROJECT-A:EVID:d6281b0b21",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:d6281b0b21\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_mdm_1\nCONFIDENCE: HIGH\nATTR::detail\n- set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=591 section=None\nSOURCE_SNIPPET: design_1.tcl :: L590: # Create instance: mdm_1, and set properties | L591: set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ] | L592: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mdm_1 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6a74782c30",
      "node_id": "PROJECT-A:EVID:d847eb0725",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:d847eb0725\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_axi_dma_0\nCONFIDENCE: HIGH\nATTR::detail\n- set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=504 section=None\nSOURCE_SNIPPET: design_1.tcl :: L503: # Create instance: axi_dma_0, and set properties | L504: set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ] | L505: set_property -dict [ list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8b261d2458",
      "node_id": "PROJECT-A:EVID:d9775d85a5",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:d9775d85a5\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- GPIO_IN/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=719 section=None\nSOURCE_SNIPPET: design_1.tcl :: L718: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L719: create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg | L720: create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 719
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:f017bf4187",
      "node_id": "PROJECT-A:EVID:d9775d85a5",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L719: create_bd_addr_seg -range 0x00010000 -offset 0x40000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs GPIO_IN/S_AXI/Reg SEG_GPIO_IN_Reg L720: create_bd_addr_seg -range 0x00010000 -offset 0x40010000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs GPIO_OUT/S_AXI/Reg SEG_GPIO_OUT_Reg\nIN_EDGE_COUNT: 12\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:GPIO_IN (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 719
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:d99bd9e18b",
      "node_id": "PROJECT-A:EVID:dae48b2655",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:dae48b2655\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_mig_7series_0\nCONFIDENCE: HIGH\nATTR::detail\n- set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=627 section=None\nSOURCE_SNIPPET: design_1.tcl :: L626: # Create instance: mig_7series_0, and set properties | L627: set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ] | L628: \nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-008 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:805fa4b3df",
      "node_id": "PROJECT-A:EVID:e0d47ccf3a",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:e0d47ccf3a\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_lmb_bram\nCONFIDENCE: HIGH\nATTR::detail\n- set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=410 section=None\nSOURCE_SNIPPET: design_1.tcl :: L409: # Create instance: lmb_bram, and set properties | L410: set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ] | L411: set_property -dict [ list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:lmb_bram (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:496f70aaac",
      "node_id": "PROJECT-A:EVID:e4fe919ecc",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:e4fe919ecc\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_microblaze_0_axi_periph\nCONFIDENCE: HIGH\nATTR::detail\n- set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=612 section=None\nSOURCE_SNIPPET: design_1.tcl :: L611: # Create instance: microblaze_0_axi_periph, and set properties | L612: set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ] | L613: set_property -dict [ list \\\nIN_EDGE_COUNT: 11\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-009 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:895b27e673",
      "node_id": "PROJECT-A:EVID:f10ccd164e",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:f10ccd164e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_microblaze_0\nCONFIDENCE: HIGH\nATTR::detail\n- set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=594 section=None\nSOURCE_SNIPPET: design_1.tcl :: L593: # Create instance: microblaze_0, and set properties | L594: set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ] | L595: set_property -dict [ list \\\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-011 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:557996e4ee",
      "node_id": "PROJECT-A:EVID:f285b5d2f9",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:f285b5d2f9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- mig_7series_0/memmap/memaddr\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=717 section=None\nSOURCE_SNIPPET: design_1.tcl :: L716: # Create address segments | L717: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | L718: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 717
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:aeb199117e",
      "node_id": "PROJECT-A:EVID:f285b5d2f9",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: address segments L717: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces axi_dma_0/Data_MM2S get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr L718: create_bd_addr_seg -range 0x08000000 -offset 0x80000000 get_bd_addr_spaces axi_dma_0/Data_S2MM get_bd_addr_segs mig_7series_0/memmap/memaddr SEG_mig_7series_0_memaddr\nIN_EDGE_COUNT: 13\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0 (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 717
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:99aefb314e",
      "node_id": "PROJECT-A:EVID:f6b3c158e9",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:f6b3c158e9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: ip_instantiation_fifo_generator_0\nCONFIDENCE: HIGH\nATTR::detail\n- set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=573 section=None\nSOURCE_SNIPPET: design_1.tcl :: L572: # Create instance: fifo_generator_0, and set properties | L573: set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ] | L574: set_property -dict [ list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:fifo_generator_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:681956bdf3",
      "node_id": "PROJECT-A:EVID:f779ac5315",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:f779ac5315\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=723 section=None\nSOURCE_SNIPPET: design_1.tcl :: L722: create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg | L723: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem | L724: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 723
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:104e8d890c",
      "node_id": "PROJECT-A:EVID:f779ac5315",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: axi_uartlite_0/S_AXI/Reg SEG_axi_uartlite_0_Reg L723: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem SEG_dlmb_bram_if_cntlr_Mem L724: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 get_bd_addr_spaces microblaze_0/Instruction get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem SEG_ilmb_bram_if_cntlr_Mem\nIN_EDGE_COUNT: 12\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:project_root (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 723
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:d4e28b9221",
      "node_id": "PROJECT-A:EVID:fa1e293ad3",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:EVID:fa1e293ad3\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-A\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::address_segment\n- microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=724 section=None\nSOURCE_SNIPPET: design_1.tcl :: L723: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem | L724: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem | L725: create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 724
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:9e17cb9e25",
      "node_id": "PROJECT-A:EVID:fa1e293ad3",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem SEG_dlmb_bram_if_cntlr_Mem L724: create_bd_addr_seg -range 0x00010000 -offset 0x00000000 get_bd_addr_spaces microblaze_0/Instruction get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem SEG_ilmb_bram_if_cntlr_Mem L725: create_bd_addr_seg -range 0x00010000 -offset 0x41200000 get_bd_addr_spaces microblaze_0/Data get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg SEG_microblaze_0_axi_intc_Reg\nIN_EDGE_COUNT: 12\nIN_EDGE: VERIFIED_BY <- PROJECT-A:COMP:project_root (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:DMA-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 724
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:ad8200a5ca",
      "node_id": "PROJECT-A:ISSUE:65e298c1ea",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:ISSUE:65e298c1ea\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-A\nNAME: TODO in tone_generator.v:72\nCONFIDENCE: MEDIUM\nATTR::description\n- create AXI interface for configuration of INCREMENT and PACKET_SIZE params\nATTR::severity\n- medium\nATTR::tag\n- TODO\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v line=72 section=None\nSOURCE_SNIPPET: tone_generator.v :: L71:  | L72: // TODO: create AXI interface for configuration of INCREMENT and PACKET_SIZE params | L73: endmodule\nIN_EDGE_COUNT: 1\nIN_EDGE: HAS_ISSUE <- PROJECT-A:COMP:project_root (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 72
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:145783f5a0",
      "node_id": "PROJECT-A:ISSUE:93cfc5c2b4",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:ISSUE:93cfc5c2b4\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-A\nNAME: TODO in helloworld.c:173\nCONFIDENCE: MEDIUM\nATTR::description\n- modify tone_generator.v to support 8 bit audio...\nATTR::severity\n- medium\nATTR::tag\n- TODO\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=173 section=None\nSOURCE_SNIPPET: helloworld.c :: L172: void dma_forward(Demo *p_demo_inst) { | L173: // TODO: modify tone_generator.v to support 8 bit audio... | L174: static const u32 BUFFER_SIZE_WORDS = 256;\nIN_EDGE_COUNT: 1\nIN_EDGE: HAS_ISSUE <- PROJECT-A:COMP:project_root (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 173
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:65ab7e7407",
      "node_id": "PROJECT-A:ISSUE:fpga_part_inconsistency",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:ISSUE:fpga_part_inconsistency\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-A\nNAME: fpga_part_inconsistency\nCONFIDENCE: HIGH\nATTR::actual_part\n- xc7a50ticsg324-1L\nATTR::description\n- Project name/board says 100T but Tcl config targets 50T.\nATTR::expected_from_name\n- xc7a100tcsg324-1\nATTR::severity\n- critical\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl line=4 section=None\nSOURCE_SNIPPET: project_info.tcl :: L3: set project_obj [get_projects $proj_name] | L4: set_property \"part\" \"xc7a50ticsg324-1L\" $project_obj | L5: set_property \"board_part\" \"digilentinc.com:nexys-a7-50t:part0:1.0\" $project_obj\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=53 section=None\nSOURCE_SNIPPET: design_1.tcl :: L52: if { $list_projs eq \"\" } { | L53: create_project project_1 myproj -part xc7a50ticsg324-1L | L54: set_property BOARD_PART digilentinc.com:nexys-a7-50t:part0:1.0 [current_project]\nOUT_EDGE_COUNT: 1\nOUT_EDGE: CONTRADICTS -> STAGE3:DMA-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b20f46e1b2",
      "node_id": "PROJECT-A:ISSUE:hw_tone_not_working",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:ISSUE:hw_tone_not_working\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-A\nNAME: hardware_tone_not_working\nCONFIDENCE: HIGH\nATTR::description\n- Hardware tone generation is documented as not working.\nATTR::severity\n- high\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md line=None section=None\nSOURCE_SNIPPET: README.md :: L1: Nexys-A7-100T-DMA-Audio Demo | L2: ====================",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9512a14d7f",
      "node_id": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:ISSUE:interrupts_disabled_in_sw\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-A\nNAME: interrupts_disabled_in_software\nCONFIDENCE: HIGH\nATTR::description\n- Interrupt infrastructure exists in hardware but software disables/polls.\nATTR::severity\n- low\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=None section=None\nSOURCE_SNIPPET: helloworld.c :: L1: #include \"xil_printf.h\" | L2: #include \"xaxidma.h\"\nOUT_EDGE_COUNT: 1\nOUT_EDGE: CONTRADICTS -> STAGE3:DMA-DEC-005 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0201eaf5cc",
      "node_id": "PROJECT-A:PAT:block_automation",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:PAT:block_automation\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-A\nNAME: BLOCK_AUTOMATION\nCONFIDENCE: MEDIUM\nATTR::category\n- educational\nATTR::description\n- Inferred block automation analog from cross-reference table\nATTR::parse_uncertain\n- True\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=7.3\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: REUSES_PATTERN <- PROJECT-B:PAT:block_automation (confidence=MEDIUM)",
      "provenance": {
        "stage": 5,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "section": "7.3"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:9837d07a7c",
      "node_id": "PROJECT-A:PAT:dual_clock_fifo_cdc",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:PAT:dual_clock_fifo_cdc\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-A\nNAME: DUAL_CLOCK_FIFO_CDC\nCONFIDENCE: HIGH\nATTR::category\n- signal_path\nATTR::description\n- CDC handled by dual-clock FIFO\nATTR::indicator\n- CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=576 section=None\nSOURCE_SNIPPET: design_1.tcl :: L575: CONFIG.Data_Count_Width {12} \\ | L576: CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\ | L577: CONFIG.Full_Threshold_Assert_Value {4093} \\",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 576
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7041330d8e",
      "node_id": "PROJECT-A:PAT:interrupt_fanin",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:PAT:interrupt_fanin\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-A\nNAME: INTERRUPT_FANIN\nCONFIDENCE: HIGH\nATTR::category\n- signal_path\nATTR::description\n- Multiple IRQ sources merged via xlconcat/axi_intc\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl line=None section=None\nSOURCE_SNIPPET: design_1.tcl :: L1:  | L2: ################################################################",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cdf411441a",
      "node_id": "PROJECT-A:PAT:polling_control_loop",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: PROJECT-A:PAT:polling_control_loop\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-A\nNAME: POLLING_CONTROL_LOOP\nCONFIDENCE: HIGH\nATTR::category\n- software_control\nATTR::description\n- Polling loop for control instead of ISR\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c line=None section=None\nSOURCE_SNIPPET: helloworld.c :: L1: #include \"xil_printf.h\" | L2: #include \"xaxidma.h\"",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:13a16b3818",
      "node_id": "PROJECT-B:COMP:axi_bram",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:axi_bram\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: axi_bram\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:blk_mem_gen:8.4\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=96 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L95: puts \"   AXI BRAM ekleniyor (32KB)...\" | L96: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram | L97: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:a890bf3adf (confidence=HIGH)\nIN_EDGE_COUNT: 13\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:73c16efb33",
      "node_id": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:axi_bram_ctrl_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: axi_bram_ctrl_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_bram_ctrl:4.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=41 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L40: puts \"   AXI BRAM Controller ekleniyor...\" | L41: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L42: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=33 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L32: puts \"   AXI BRAM Controller ekleniyor...\" | L33: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L34: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=88 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L87: puts \"   AXI BRAM Controller ekleniyor...\" | L88: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L89: set_property -dict [list \\",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7cffecf442",
      "node_id": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: line 88 section None SOURCE_SNIPPET: create_axi_with_xdc.tcl :: L87: puts AXI BRAM Controller ekleniyor... L88: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 L89: set_property -dict list\nOUT_EDGE_COUNT: 5\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:f45d957692 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:17887fc99d (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:b8a0517427 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:f635c90d73 (confidence=HIGH)\nIN_EDGE_COUNT: 15\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:659b0d7519",
      "node_id": "PROJECT-B:COMP:axi_gpio_0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:axi_gpio_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: axi_gpio_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_gpio:2.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f28bedc529",
      "node_id": "PROJECT-B:COMP:axi_gpio_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: NODE_ID: PROJECT-B:COMP:axi_gpio_0 NODE_TYPE: COMPONENT PROJECT_ID: PROJECT-B NAME: axi_gpio_0 CONFIDENCE: HIGH ATTR::kind - ip_core ATTR::vlnv - xilinx.com:ip:axi_gpio:2.0 ATTR::source_file - /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=38 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L37: puts \"\\n ADIM 4: AXI GPIO IP ekleniyor...\" | L38: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L39: set_property -dict [list \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=45 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L44: puts \"   AXI GPIO ekleniyor...\" | L45: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L46: set_property -dict [list \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=37 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L36: puts \"   AXI GPIO ekleniyor...\" | L37: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L38: set_property -dict [list \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=100 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L99: puts \"   AXI GPIO ekleniyor (LEDs + Switches)...\" | L100: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L101: set_property -dict [list \\",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f3182fddca",
      "node_id": "PROJECT-B:COMP:axi_gpio_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: section None SOURCE_SNIPPET: create_axi_with_xdc.tcl :: L99: puts AXI GPIO ekleniyor LEDs Switches ... L100: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 L101: set_property -dict list\nOUT_EDGE_COUNT: 10\nOUT_EDGE: ANALOGOUS_TO -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aa13fe6258 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:leds (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:leds_8bits (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:switches_8bits (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:41f7be9fb9 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:4ae5ac3470 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:60c618e1a3 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:fd97c5bf52 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6359117a18",
      "node_id": "PROJECT-B:COMP:axi_gpio_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:41f7be9fb9 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:4ae5ac3470 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:60c618e1a3 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:fd97c5bf52 confidence HIGH\nIN_EDGE_COUNT: 17\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d30001f697",
      "node_id": "PROJECT-B:COMP:axi_gpio_wrapper",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:axi_gpio_wrapper\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: axi_gpio_wrapper\nCONFIDENCE: HIGH\nATTR::kind\n- rtl_module\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v line=1 section=None\nSOURCE_SNIPPET: axi_gpio_wrapper.v :: L1: module axi_gpio_wrapper ( | L2: input wire clk,\nOUT_EDGE_COUNT: 4\nOUT_EDGE: REUSES_PATTERN -> PROJECT-B:PAT:axi_tie_off (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:0a639afcab (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:6b86d8a23f (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:9aef9a1d1c (confidence=HIGH)\nIN_EDGE_COUNT: 8\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5d8283dc94",
      "node_id": "PROJECT-B:COMP:clk_wiz_0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:clk_wiz_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: clk_wiz_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:clk_wiz:6.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=43 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L42: puts \"   Clock Wizard ekleniyor (100 MHz)...\" | L43: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 | L44: set_property -dict [list \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=51 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L50: puts \"    Clock Wizard ekleniyor (100 MHz)...\" | L51: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 | L52: set_property -dict [list \\",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b0f5bdcd63",
      "node_id": "PROJECT-B:COMP:clk_wiz_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: section None SOURCE_SNIPPET: create_minimal_microblaze.tcl :: L50: puts Clock Wizard ekleniyor 100 MHz ... L51: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 L52: set_property -dict list\nOUT_EDGE_COUNT: 27\nOUT_EDGE: ANALOGOUS_TO -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:mdm_1 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:mdm_1 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:540e2ea304",
      "node_id": "PROJECT-B:COMP:clk_wiz_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:ilmb_bram_if_cntlr confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:ilmb_v10 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:mdm_1 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:mdm_1 confidence HIGH\nIN_EDGE_COUNT: 11\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e5e377ace6",
      "node_id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:dlmb_bram_if_cntlr\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: dlmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_bram_if_cntlr:4.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=66 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L65: puts \"   LMB BRAM controllers ekleniyor...\" | L66: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr | L67: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr\nOUT_EDGE_COUNT: 2\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:lmb_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:f318cf9669 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:31beeaf055",
      "node_id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr L67: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr OUT_EDGE_COUNT: 2 OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:lmb_bram confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:f318cf9669 confidence HIGH\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2914630a98",
      "node_id": "PROJECT-B:COMP:dlmb_v10",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:dlmb_v10\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: dlmb_v10\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_v10:3.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=61 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L60: puts \"   Local Memory Bus ekleniyor...\" | L61: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10\nOUT_EDGE_COUNT: 2\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:434b09760e (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7a84e909f2",
      "node_id": "PROJECT-B:COMP:dlmb_v10",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 L62: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 OUT_EDGE_COUNT: 2 OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:dlmb_bram_if_cntlr confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:434b09760e confidence HIGH\nIN_EDGE_COUNT: 15\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0b7a2a36d2",
      "node_id": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:ilmb_bram_if_cntlr\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: ilmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_bram_if_cntlr:4.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=67 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L66: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr | L67: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr | L68: \nOUT_EDGE_COUNT: 2\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:lmb_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:e59cbe9183 (confidence=HIGH)\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3e8869feb5",
      "node_id": "PROJECT-B:COMP:ilmb_v10",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:ilmb_v10\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: ilmb_v10\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:lmb_v10:3.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=62 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L61: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 | L63: \nOUT_EDGE_COUNT: 2\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:dccc0246e2 (confidence=HIGH)\nIN_EDGE_COUNT: 15\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:adec09fd13",
      "node_id": "PROJECT-B:COMP:leds",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:leds\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: leds\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=74 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L73: create_bd_port -dir O -from 7 -to 0 leds | L74: connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds] | L75: puts \"    LED portu oluturuldu (8-bit)\"\nIN_EDGE_COUNT: 12\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 74
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:a78cf414c5",
      "node_id": "PROJECT-B:COMP:leds_8bits",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:leds_8bits\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: leds_8bits\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=181 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L180: # GPIO external connections | L181: connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds_8bits] | L182: connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_ports switches_8bits]\nIN_EDGE_COUNT: 12\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 181
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:045fca265f",
      "node_id": "PROJECT-B:COMP:lmb_bram",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:lmb_bram\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: lmb_bram\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:blk_mem_gen:8.4\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=75 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L74: puts \"   Block Memory ekleniyor (32KB)...\" | L75: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram | L76: set_property -dict [list \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:6269a6f3a9 (confidence=HIGH)\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3b900e37f3",
      "node_id": "PROJECT-B:COMP:mdm_1",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:mdm_1\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: mdm_1\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:mdm:3.2\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=57 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L56: puts \"   Debug modl ekleniyor...\" | L57: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 | L58: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=45 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L44: puts \"    MDM (Debug Module) ekleniyor...\" | L45: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 | L46: set_property -dict [list CONFIG.C_USE_UART {1}] [get_bd_cells mdm_1]\nOUT_EDGE_COUNT: 3\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:358a2d4b4d (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:ccd618275f (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5ad99aaf49",
      "node_id": "PROJECT-B:COMP:mdm_1",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: CONFIG.C_USE_UART 1 get_bd_cells mdm_1 OUT_EDGE_COUNT: 3 OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:microblaze_0 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:358a2d4b4d confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:ccd618275f confidence HIGH\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8403d07ece",
      "node_id": "PROJECT-B:COMP:microblaze_0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:microblaze_0\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: microblaze_0\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:microblaze:11.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=23 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L22: puts \"   MicroBlaze ekleniyor...\" | L23: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L24: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=23 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L22: puts \"   MicroBlaze ekleniyor...\" | L23: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L24: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=31 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L30: puts \"   MicroBlaze ilemci ekleniyor...\" | L31: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L32: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=31 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L30: puts \"    MicroBlaze ekleniyor...\" | L31: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L32: ",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:086e045050",
      "node_id": "PROJECT-B:COMP:microblaze_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: microblaze_0 L32: SOURCE_REF: file /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line 31 section None SOURCE_SNIPPET: create_minimal_microblaze.tcl :: L30: puts MicroBlaze ekleniyor... L31: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 L32:\nOUT_EDGE_COUNT: 10\nOUT_EDGE: ANALOGOUS_TO -> PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: CONTRADICTS -> PROJECT-A:COMP:microblaze_0 (confidence=MEDIUM)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:354c5350a8 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:add9517fe1 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:e9aa35d3e8 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:ee01cc7320 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1a59af6339",
      "node_id": "PROJECT-B:COMP:microblaze_0",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:354c5350a8 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:add9517fe1 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:e9aa35d3e8 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:ee01cc7320 confidence HIGH\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:mdm_1 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b95e11b7cf",
      "node_id": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:microblaze_0_axi_periph\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: microblaze_0_axi_periph\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:axi_interconnect:2.1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=47 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L46: puts \"\\n ADIM 5: AXI Interconnect ekleniyor...\" | L47: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph | L48: set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=83 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L82: puts \"   AXI Interconnect ekleniyor...\" | L83: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph | L84: set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]\nOUT_EDGE_COUNT: 5\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:c2c4bcdbb1 (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:f167615d0f (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:88bd6b524f",
      "node_id": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:axi_gpio_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:axi_gpio_0 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:c2c4bcdbb1 confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:f167615d0f confidence HIGH\nIN_EDGE_COUNT: 27\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8a21cd0437",
      "node_id": "PROJECT-B:COMP:project_root",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:project_root\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: project_root\nCONFIDENCE: HIGH\nATTR::kind\n- project_anchor\nATTR::root\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example line=1 section=None\nOUT_EDGE_COUNT: 29\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:07cf89a2cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:45ad944594 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:4e8dade1f5 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470 (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4bb7f1362a",
      "node_id": "PROJECT-B:COMP:reset_n",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:reset_n\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: reset_n\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=85 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L84: set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_n] | L85: connect_bd_net [get_bd_ports reset_n] [get_bd_pins clk_wiz_0/resetn] | L86: \nIN_EDGE_COUNT: 12\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 85
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:d40e0623ff",
      "node_id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:rst_clk_wiz_0_100M\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: rst_clk_wiz_0_100M\nCONFIDENCE: HIGH\nATTR::kind\n- ip_core\nATTR::vlnv\n- xilinx.com:ip:proc_sys_reset:5.0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=53 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L52: puts \"   Reset controller ekleniyor...\" | L53: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M | L54: \nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=62 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L61: puts \"    Processor System Reset ekleniyor...\" | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M | L63: puts \"       Reset modl eklendi\"",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3e5e5232ff",
      "node_id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: 62 section None SOURCE_SNIPPET: create_minimal_microblaze.tcl :: L61: puts Processor System Reset ekleniyor... L62: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M L63: puts Reset modl eklendi\nOUT_EDGE_COUNT: 18\nOUT_EDGE: ANALOGOUS_TO -> PROJECT-A:COMP:rst_mig_7series_0_81M (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:mdm_1 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nOUT_EDGE: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:08e47c72c0",
      "node_id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:mdm_1 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:microblaze_0 confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:microblaze_0_axi_periph confidence HIGH OUT_EDGE: DEPENDS_ON - PROJECT-B:COMP:microblaze_0_axi_periph confidence HIGH\nIN_EDGE_COUNT: 14\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bbb726ac02",
      "node_id": "PROJECT-B:COMP:switches_8bits",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:switches_8bits\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: switches_8bits\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=182 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L181: connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds_8bits] | L182: connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_ports switches_8bits] | L183: \nIN_EDGE_COUNT: 12\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 182
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:d2d1d733e8",
      "node_id": "PROJECT-B:COMP:sys_clock",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:sys_clock\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: sys_clock\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=126 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L125: # Clock and Reset connections | L126: connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1] | L127: connect_bd_net [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn]\nIN_EDGE_COUNT: 13\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 126
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:59ac0098fb",
      "node_id": "PROJECT-B:COMP:sys_reset",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:COMP:sys_reset\nNODE_TYPE: COMPONENT\nPROJECT_ID: PROJECT-B\nNAME: sys_reset\nCONFIDENCE: MEDIUM\nATTR::kind\n- inferred_from_connection\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=127 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L126: connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1] | L127: connect_bd_net [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn] | L128: \nIN_EDGE_COUNT: 13\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001 (confidence=MEDIUM)\nIN_EDGE: IMPLEMENTS <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 127
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:7bfc33a8d9",
      "node_id": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:01e7e4f6d6\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=4 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L3: # Clock (100 MHz) | L4: set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk] | L5: create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3527452669",
      "node_id": "PROJECT-B:CONSTRAINT:025752c5ae",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:025752c5ae\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: axi_address_segment\nCONFIDENCE: HIGH\nATTR::spec\n- addr_seg=axi_gpio_0/S_AXI/Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::constraint_type\n- axi_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=79 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L78: puts \"\\n  ADIM 8: Address atamas yaplyor...\" | L79: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }] | L80: puts \"    AXI GPIO adresi atand\"\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:025752c5ae (confidence=HIGH)\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:70d8b0fdfb",
      "node_id": "PROJECT-B:CONSTRAINT:07cf89a2cd",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:07cf89a2cd\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: config_polarity\nCONFIDENCE: HIGH\nATTR::spec\n- POLARITY=ACTIVE_HIGH\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::constraint_type\n- ip_config\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=115 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L114: create_bd_port -dir I -type rst sys_reset | L115: set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_reset] | L116: \nIN_EDGE_COUNT: 2\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 115
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3ba780ec44",
      "node_id": "PROJECT-B:CONSTRAINT:0c1245e00f",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:0c1245e00f\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: create_clock\nCONFIDENCE: HIGH\nATTR::spec\n- create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- timing\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=5 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L4: set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk] | L5: create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk] | L6: \nIN_EDGE_COUNT: 4\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ef783fe436",
      "node_id": "PROJECT-B:CONSTRAINT:1ab652be00",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:1ab652be00\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=15 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L14: set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}] | L15: set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}] | L16: set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d5c453de5f",
      "node_id": "PROJECT-B:CONSTRAINT:1ff3188672",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:1ff3188672\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=13 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L12: set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}] | L13: set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}] | L14: set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:021bd5621e",
      "node_id": "PROJECT-B:CONSTRAINT:2eba930441",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:2eba930441\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: config_polarity\nCONFIDENCE: HIGH\nATTR::spec\n- POLARITY=ACTIVE_LOW\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::constraint_type\n- ip_config\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=84 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L83: create_bd_port -dir I -type rst reset_n | L84: set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports reset_n] | L85: connect_bd_net [get_bd_ports reset_n] [get_bd_pins clk_wiz_0/resetn]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 84
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ce11fccec",
      "node_id": "PROJECT-B:CONSTRAINT:449c7ecb54",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:449c7ecb54\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: bd_clock_port\nCONFIDENCE: HIGH\nATTR::spec\n- freq_hz=100000000\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::constraint_type\n- clock\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=79 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L78: # Sistem clock (100 MHz input) | L79: create_bd_port -dir I -type clk -freq_hz 100000000 sys_clock | L80: connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]\nIN_EDGE_COUNT: 4\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b3ec5b112b",
      "node_id": "PROJECT-B:CONSTRAINT:45ad944594",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:45ad944594\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=26 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L25: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}] | L26: set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}] | L27: set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 26
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3a628a9f48",
      "node_id": "PROJECT-B:CONSTRAINT:4e8dade1f5",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:4e8dade1f5\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=22 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L21: set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}] | L22: set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}] | L23: set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:618b2a172f",
      "node_id": "PROJECT-B:CONSTRAINT:56555be470",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:56555be470\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=8 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L7: # Reset | L8: set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn] | L9: \nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d8baf6bc10",
      "node_id": "PROJECT-B:CONSTRAINT:578c22f8cd",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:578c22f8cd\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: axi_addr_map_axi_gpio\nCONFIDENCE: HIGH\nATTR::spec\n- AXI GPIO base=0x40000000 range=64 KB access=R/W\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::access_or_status\n- R/W\nATTR::base_address\n- 0x40000000\nATTR::constraint_type\n- axi_address_map\nATTR::peripheral\n- AXI GPIO\nATTR::range\n- 64 KB\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=169 section=None\nSOURCE_SNIPPET: README.md :: L168: |------------|--------------|-------|--------| | L169: | AXI GPIO   | 0x40000000   | 64 KB | R/W    | | L170: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:a152bfe192 (confidence=HIGH)\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0cb7d44339",
      "node_id": "PROJECT-B:CONSTRAINT:5929c59769",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:5929c59769\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=16 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L15: set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}] | L16: set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}] | L17: set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:96ef3b2d30",
      "node_id": "PROJECT-B:CONSTRAINT:59334f5789",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:59334f5789\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=23 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L22: set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}] | L23: set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}] | L24: set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:af032e28ce",
      "node_id": "PROJECT-B:CONSTRAINT:626c36ead9",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:626c36ead9\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=17 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L16: set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}] | L17: set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}] | L18: set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5784b8a9a4",
      "node_id": "PROJECT-B:CONSTRAINT:6bf6a48253",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:6bf6a48253\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=12 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L11: set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}] | L12: set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}] | L13: set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c2bd713769",
      "node_id": "PROJECT-B:CONSTRAINT:6e569b09e5",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:6e569b09e5\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=11 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L10: # LEDs | L11: set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}] | L12: set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2b746aed77",
      "node_id": "PROJECT-B:CONSTRAINT:73b7fa8572",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:73b7fa8572\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: config_freq_hz\nCONFIDENCE: HIGH\nATTR::spec\n- FREQ_HZ=100000000\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::constraint_type\n- ip_config\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=112 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L111: create_bd_port -dir I -type clk sys_clock | L112: set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports sys_clock] | L113: \nIN_EDGE_COUNT: 2\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 112
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:88a298da0e",
      "node_id": "PROJECT-B:CONSTRAINT:7f3c80b924",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:7f3c80b924\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=28 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L27: set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}] | L28: set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}] | L29: \nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:15548f91bb",
      "node_id": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:7f4b9aeb02\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=24 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L23: set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}] | L24: set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}] | L25: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:211457ab87",
      "node_id": "PROJECT-B:CONSTRAINT:8ad791deaa",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:8ad791deaa\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=25 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L24: set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}] | L25: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}] | L26: set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ddd2ca0d68",
      "node_id": "PROJECT-B:CONSTRAINT:aa13fe6258",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:aa13fe6258\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: axi_address_segment\nCONFIDENCE: HIGH\nATTR::spec\n- addr_seg=axi_gpio_0/S_AXI/Reg\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::constraint_type\n- axi_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=192 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L191: assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }] | L192: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }] | L193: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:aa13fe6258 (confidence=HIGH)\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5434c2e3a3",
      "node_id": "PROJECT-B:CONSTRAINT:aef11cc9c1",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:aef11cc9c1\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: project_part\nCONFIDENCE: HIGH\nATTR::spec\n- xc7a200tsbg484-1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::constraint_type\n- device\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=22 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L21:  | L22: create_project $project_name $project_dir -part xc7a200tsbg484-1 -force | L23: \nIN_EDGE_COUNT: 4\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4bfb5d0b48",
      "node_id": "PROJECT-B:CONSTRAINT:be39a1ff0b",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:be39a1ff0b\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=21 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L20: # Switches | L21: set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}] | L22: set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b4e761e6be",
      "node_id": "PROJECT-B:CONSTRAINT:cf3500401e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:cf3500401e\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=18 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L17: set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}] | L18: set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}] | L19: \nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ebd2014698",
      "node_id": "PROJECT-B:CONSTRAINT:d11faafeb6",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:d11faafeb6\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=27 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L26: set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}] | L27: set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}] | L28: set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:04179070c3",
      "node_id": "PROJECT-B:CONSTRAINT:dbdda74aa0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:dbdda74aa0\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: axi_addr_map_axi_gpio\nCONFIDENCE: HIGH\nATTR::spec\n- AXI GPIO base=0x40000000 range=64 KB access= Assigned\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::access_or_status\n-  Assigned\nATTR::base_address\n- 0x40000000\nATTR::constraint_type\n- axi_address_map\nATTR::peripheral\n- AXI GPIO\nATTR::range\n- 64 KB\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=64 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L63: |------------|--------------|-------|--------| | L64: | AXI GPIO   | 0x40000000   | 64 KB |  Assigned | | L65: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:0842fe5472 (confidence=HIGH)\nIN_EDGE_COUNT: 5\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a956ec4d5a",
      "node_id": "PROJECT-B:CONSTRAINT:f45d957692",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:f45d957692\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: axi_address_segment\nCONFIDENCE: HIGH\nATTR::spec\n- addr_seg=axi_bram_ctrl_0/S_AXI/Mem0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::constraint_type\n- axi_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=191 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L190: puts \"   Adres atamalar yaplyor...\" | L191: assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }] | L192: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]\nOUT_EDGE_COUNT: 1\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:f45d957692 (confidence=HIGH)\nIN_EDGE_COUNT: 3\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3196bc6465",
      "node_id": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:CONSTRAINT:fcfb2d5e17\nNODE_TYPE: CONSTRAINT\nPROJECT_ID: PROJECT-B\nNAME: pin_assignment\nCONFIDENCE: HIGH\nATTR::spec\n- set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::constraint_type\n- pin\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc line=14 section=None\nSOURCE_SNIPPET: nexys_video.xdc :: L13: set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}] | L14: set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}] | L15: set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]\nIN_EDGE_COUNT: 6\nIN_EDGE: CONSTRAINED_BY <- PROJECT-B:COMP:project_root (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nIN_EDGE: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:75b7c13a5b",
      "node_id": "PROJECT-B:EVID:012669b142",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:012669b142\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- |   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=36 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L35: |   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 | | L36: |   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 | | L37: |     LUT as Distributed RAM |   64 |     0 |            |           |       |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 36
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:25a43c0f9c",
      "node_id": "PROJECT-B:EVID:025752c5ae",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:025752c5ae\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_assignment\nCONFIDENCE: HIGH\nATTR::detail\n- assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::address_segment\n- axi_gpio_0/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=79 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L78: puts \"\\n  ADIM 8: Address atamas yaplyor...\" | L79: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }] | L80: puts \"    AXI GPIO adresi atand\"\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7b43d6ed1d",
      "node_id": "PROJECT-B:EVID:0842fe5472",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:0842fe5472\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_map_row\nCONFIDENCE: HIGH\nATTR::detail\n- | AXI GPIO   | 0x40000000   | 64 KB |  Assigned |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- address_map_table\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=64 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L63: |------------|--------------|-------|--------| | L64: | AXI GPIO   | 0x40000000   | 64 KB |  Assigned | | L65: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:CONSTRAINT:dbdda74aa0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2c25a7d27b",
      "node_id": "PROJECT-B:EVID:0a639afcab",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:0a639afcab\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: module_decl_axi_gpio_wrapper\nCONFIDENCE: HIGH\nATTR::detail\n- module axi_gpio_wrapper (\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\nATTR::evidence_type\n- code\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v line=1 section=None\nSOURCE_SNIPPET: axi_gpio_wrapper.v :: L1: module axi_gpio_wrapper ( | L2: input wire clk,\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c44b752a71",
      "node_id": "PROJECT-B:EVID:17887fc99d",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:17887fc99d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_bram_ctrl_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=88 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L87: puts \"   AXI BRAM Controller ekleniyor...\" | L88: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L89: set_property -dict [list \\\nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4479729cfb",
      "node_id": "PROJECT-B:EVID:1e1dad85d4",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:1e1dad85d4\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n-  BAARILI - Resource Utilization (Artix-7 xc7a200t):\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=174 section=None\nSOURCE_SNIPPET: README.md :: L173: ``` | L174:  BAARILI - Resource Utilization (Artix-7 xc7a200t): | L175:  Slice LUTs:      1,412 / 134,600 (1.05%)\nIN_EDGE_COUNT: 5\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 174
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:670ecc6c3f",
      "node_id": "PROJECT-B:EVID:24f04af39e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:24f04af39e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- Warning! LUT value is adjusted to account for LUT combining.\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=47 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L46: * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. | L47: Warning! LUT value is adjusted to account for LUT combining. | L48: Warning! For any ECO changes, please run place_design if there are unplaced instances\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 47
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7a180154cf",
      "node_id": "PROJECT-B:EVID:31bd9e433a",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:31bd9e433a\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- ### Utilization Summary\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=24 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L23:  | L24: ### Utilization Summary | L25: \nIN_EDGE_COUNT: 3\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:855b624c0b",
      "node_id": "PROJECT-B:EVID:354c5350a8",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:354c5350a8\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=23 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L22: puts \"   MicroBlaze ekleniyor...\" | L23: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L24: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f370cf36c5",
      "node_id": "PROJECT-B:EVID:358a2d4b4d",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:358a2d4b4d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_mdm_1\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=45 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L44: puts \"    MDM (Debug Module) ekleniyor...\" | L45: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 | L46: set_property -dict [list CONFIG.C_USE_UART {1}] [get_bd_cells mdm_1]\nIN_EDGE_COUNT: 10\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:mdm_1 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:599ebc0229",
      "node_id": "PROJECT-B:EVID:38a3beb28e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:38a3beb28e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | **LMB BRAM (8 KB)** |  | 2 BRAM |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=53 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L52: | **AXI GPIO (8-bit)** |  | ~100 LUTs | | L53: | **LMB BRAM (8 KB)** |  | 2 BRAM | | L54: | **MDM Debug Module** |  | ~100 LUTs |\nIN_EDGE_COUNT: 5\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ffe5f275ce",
      "node_id": "PROJECT-B:EVID:41f7be9fb9",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:41f7be9fb9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_gpio_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=45 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L44: puts \"   AXI GPIO ekleniyor...\" | L45: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L46: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4ba02e17fe",
      "node_id": "PROJECT-B:EVID:42b220bb90",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:42b220bb90\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=46 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L45: +----------------------------+------+-------+------------+-----------+-------+ | L46: * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count. | L47: Warning! LUT value is adjusted to account for LUT combining.",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 46
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9d521020ce",
      "node_id": "PROJECT-B:EVID:42b220bb90",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: Run opt_design after synthesis if not already completed for a more realistic count. L47: Warning LUT value is adjusted to account for LUT combining.\nIN_EDGE_COUNT: 3\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 46
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:701b31ea6a",
      "node_id": "PROJECT-B:EVID:434b09760e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:434b09760e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_dlmb_v10\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=61 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L60: puts \"   Local Memory Bus ekleniyor...\" | L61: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10\nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:806d7f58d9",
      "node_id": "PROJECT-B:EVID:466d8f2734",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:466d8f2734\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT1       |   35 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=173 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L172: | FDCE       |   39 |        Flop & Latch | | L173: | LUT1       |   35 |                 LUT | | L174: | RAMS32     |   32 |  Distributed Memory |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 173
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bb6b2cfae2",
      "node_id": "PROJECT-B:EVID:4ae5ac3470",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:4ae5ac3470\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_gpio_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=100 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L99: puts \"   AXI GPIO ekleniyor (LEDs + Switches)...\" | L100: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L101: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e4f3d43a96",
      "node_id": "PROJECT-B:EVID:519900aa2d",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:519900aa2d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- |   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=35 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L34: | Slice LUTs*                | 1412 |     0 |          0 |    134600 |  1.05 | | L35: |   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 | | L36: |   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 35
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:39774e4c5d",
      "node_id": "PROJECT-B:EVID:56618b649c",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:56618b649c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- - AXI BRAM (32 KB) - AXI-attached memory\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=257 section=None\nSOURCE_SNIPPET: README.md :: L256: - LMB BRAM (32 KB) - Local memory | L257: - AXI BRAM (32 KB) - AXI-attached memory | L258: - **GPIO:** 8 LEDs + 8 Switches\nIN_EDGE_COUNT: 4\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 257
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2969347cc5",
      "node_id": "PROJECT-B:EVID:5682780d0e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:5682780d0e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- - LMB BRAM (32 KB) - Local memory\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=256 section=None\nSOURCE_SNIPPET: README.md :: L255: - **Memory:** | L256: - LMB BRAM (32 KB) - Local memory | L257: - AXI BRAM (32 KB) - AXI-attached memory\nIN_EDGE_COUNT: 4\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 256
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eeb735d618",
      "node_id": "PROJECT-B:EVID:5b8b5721c2",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:5b8b5721c2\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- Resource                  Used    Available    Utilization %\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=27 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L26: ``` | L27: Resource                  Used    Available    Utilization % | L28: \nIN_EDGE_COUNT: 3\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:92832e9a69",
      "node_id": "PROJECT-B:EVID:5ce3de5e20",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:5ce3de5e20\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT2       |  124 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=166 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L165: | LUT4       |  191 |                 LUT | | L166: | LUT2       |  124 |                 LUT | | L167: | SRL16E     |  115 |  Distributed Memory |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 166
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e4cdccb4b6",
      "node_id": "PROJECT-B:EVID:60c618e1a3",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:60c618e1a3\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_gpio_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=38 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L37: puts \"\\n ADIM 4: AXI GPIO IP ekleniyor...\" | L38: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L39: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f567ab7de2",
      "node_id": "PROJECT-B:EVID:60c8ead14c",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:60c8ead14c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT6       |  495 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=162 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L161: | FDRE       | 1194 |        Flop & Latch | | L162: | LUT6       |  495 |                 LUT | | L163: | LUT5       |  312 |                 LUT |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 162
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:06e8e90b22",
      "node_id": "PROJECT-B:EVID:6269a6f3a9",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:6269a6f3a9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_lmb_bram\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=75 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L74: puts \"   Block Memory ekleniyor (32KB)...\" | L75: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram | L76: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:lmb_bram (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2cb7daf8bb",
      "node_id": "PROJECT-B:EVID:6818f49971",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:6818f49971\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT3       |  283 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=164 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L163: | LUT5       |  312 |                 LUT | | L164: | LUT3       |  283 |                 LUT | | L165: | LUT4       |  191 |                 LUT |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 164
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d83341da28",
      "node_id": "PROJECT-B:EVID:6b86d8a23f",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:6b86d8a23f\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi4lite_s_axi_awaddr\nCONFIDENCE: HIGH\nATTR::detail\n- .s_axi_awaddr(32'h0),\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\nATTR::binding\n- 32'h0\nATTR::evidence_type\n- axi4lite_signal_binding\nATTR::signal\n- s_axi_awaddr\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v line=13 section=None\nSOURCE_SNIPPET: axi_gpio_wrapper.v :: L12: // Minimal AXI interface (tied off for standalone) | L13: .s_axi_awaddr(32'h0), | L14: .s_axi_awvalid(1'b0),\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e20c7d998e",
      "node_id": "PROJECT-B:EVID:6dc4a227e8",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:6dc4a227e8\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- |     LUT as Distributed RAM |   64 |     0 |            |           |       |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=37 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L36: |   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 | | L37: |     LUT as Distributed RAM |   64 |     0 |            |           |       | | L38: |     LUT as Shift Register  |  123 |     0 |            |           |       |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:313deca910",
      "node_id": "PROJECT-B:EVID:73f29112da",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:73f29112da\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- - **Memory:** LMB BRAM (8 KB)\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=110 section=None\nSOURCE_SNIPPET: README.md :: L109: - **Processor:** MicroBlaze (100 MHz, AXI Master enabled) | L110: - **Memory:** LMB BRAM (8 KB) | L111: - **Debug:** MDM (JTAG only)\nIN_EDGE_COUNT: 4\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 110
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:39c0ca3003",
      "node_id": "PROJECT-B:EVID:74ee4fc754",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:74ee4fc754\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_property_query\nCONFIDENCE: MEDIUM\nATTR::detail\n- puts \"   Range: [get_property RANGE $addr_seg]\\n\"\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=153 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L152: puts \"   Base Address: $base_addr\" | L153: puts \"   Range: [get_property RANGE $addr_seg]\\n\" | L154: }\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:project_root (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 153
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:5dadbbc495",
      "node_id": "PROJECT-B:EVID:7635e88b70",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:7635e88b70\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_segment_reference\nCONFIDENCE: MEDIUM\nATTR::detail\n- set addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_axi_gpio_0_Reg]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::address_segment\n- microblaze_0/Data/SEG_axi_gpio_0_Reg\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=149 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L148: puts \" AXI GPIO ADRES:\" | L149: set addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_axi_gpio_0_Reg] | L150: if {[llength $addr_seg] > 0} {\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:project_root (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:3b954c1207",
      "node_id": "PROJECT-B:EVID:778c9adb0e",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:778c9adb0e\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n-      BRAM                                             \nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=149 section=None\nSOURCE_SNIPPET: README.md :: L148:      LMB                                               | L149:      BRAM                                              | L150:      (8 KB)                                           \nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cd800aefc7",
      "node_id": "PROJECT-B:EVID:77eb5a84b8",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:77eb5a84b8\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: timing_metric\nCONFIDENCE: HIGH\nATTR::detail\n- - **Timing:** WNS > 0 ns\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- timing_report\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=93 section=None\nSOURCE_SNIPPET: README.md :: L92: - **Registers:** ~50-100 | L93: - **Timing:** WNS > 0 ns | L94: \nIN_EDGE_COUNT: 3\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 93
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:253281f074",
      "node_id": "PROJECT-B:EVID:78cbe9f69b",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:78cbe9f69b\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- Utilization Design Information\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=13 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L12:  | L13: Utilization Design Information | L14: \nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4897109c67",
      "node_id": "PROJECT-B:EVID:80deb1d957",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:80deb1d957\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=11 section=None\nSOURCE_SNIPPET: README.md :: L10: | **MicroBlaze + GPIO** |  ALIIYOR | ~20 saniye | Minimal MicroBlaze + AXI GPIO (8-bit LEDs) | | L11: | **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO | | L12: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8f561734ae",
      "node_id": "PROJECT-B:EVID:9546eedf25",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:9546eedf25\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_rst_clk_wiz_0_100M\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=62 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L61: puts \"    Processor System Reset ekleniyor...\" | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M | L63: puts \"       Reset modl eklendi\"\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4ca0f56583",
      "node_id": "PROJECT-B:EVID:97c39b83fe",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:97c39b83fe\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: timing_metric\nCONFIDENCE: HIGH\nATTR::detail\n-  Timing: WNS > 0 ns (Clock constraints met)\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- timing_report\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=181 section=None\nSOURCE_SNIPPET: README.md :: L180:  Sre: ~4 dakika | L181:  Timing: WNS > 0 ns (Clock constraints met) | L182: ```\nIN_EDGE_COUNT: 5\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 181
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:483eeeb713",
      "node_id": "PROJECT-B:EVID:9aef9a1d1c",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:9aef9a1d1c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi4lite_s_axi_araddr\nCONFIDENCE: HIGH\nATTR::detail\n- .s_axi_araddr(32'h0),\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\nATTR::binding\n- 32'h0\nATTR::evidence_type\n- axi4lite_signal_binding\nATTR::signal\n- s_axi_araddr\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v line=23 section=None\nSOURCE_SNIPPET: axi_gpio_wrapper.v :: L22: .s_axi_bready(1'b1), | L23: .s_axi_araddr(32'h0), | L24: .s_axi_arvalid(1'b0),\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:99ef57c615",
      "node_id": "PROJECT-B:EVID:9f085e3f29",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:9f085e3f29\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n-  **DSP Yok:** Logic-only implementation\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=39 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L38:  **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin) | L39:  **DSP Yok:** Logic-only implementation | L40:  **Geniletilebilir:** %98 kaynak bota\nIN_EDGE_COUNT: 3\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c606ccccf5",
      "node_id": "PROJECT-B:EVID:a152bfe192",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:a152bfe192\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_map_row\nCONFIDENCE: HIGH\nATTR::detail\n- | AXI GPIO   | 0x40000000   | 64 KB | R/W    |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- address_map_table\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=169 section=None\nSOURCE_SNIPPET: README.md :: L168: |------------|--------------|-------|--------| | L169: | AXI GPIO   | 0x40000000   | 64 KB | R/W    | | L170: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:CONSTRAINT:578c22f8cd (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a08f802b2b",
      "node_id": "PROJECT-B:EVID:a48d5a974d",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:a48d5a974d\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT4       |  191 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=165 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L164: | LUT3       |  283 |                 LUT | | L165: | LUT4       |  191 |                 LUT | | L166: | LUT2       |  124 |                 LUT |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 165
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:73fa9380f1",
      "node_id": "PROJECT-B:EVID:a890bf3adf",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:a890bf3adf\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_bram\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=96 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L95: puts \"   AXI BRAM ekleniyor (32KB)...\" | L96: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram | L97: \nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_bram (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:00187dd57f",
      "node_id": "PROJECT-B:EVID:a9a7a26c52",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:a9a7a26c52\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi.\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md line=250 section=None\nSOURCE_SNIPPET: README.md :: L249:  | L250: MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi. | L251: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 250
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:656f9a1fc4",
      "node_id": "PROJECT-B:EVID:aa13fe6258",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:aa13fe6258\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_assignment\nCONFIDENCE: HIGH\nATTR::detail\n- assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::address_segment\n- axi_gpio_0/S_AXI/Reg\nATTR::evidence_type\n- tcl_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=192 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L191: assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }] | L192: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }] | L193: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:CONSTRAINT:aa13fe6258 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2c90729683",
      "node_id": "PROJECT-B:EVID:abe3646562",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:abe3646562\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_clk_wiz_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=43 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L42: puts \"   Clock Wizard ekleniyor (100 MHz)...\" | L43: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 | L44: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:863799f8a4",
      "node_id": "PROJECT-B:EVID:add9517fe1",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:add9517fe1\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=23 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L22: puts \"   MicroBlaze ekleniyor...\" | L23: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L24: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:125c03663b",
      "node_id": "PROJECT-B:EVID:b5d139a9a0",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:b5d139a9a0\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n-  **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin)\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=38 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L37:  **ok Dk Kullanm:** %1-2 arasnda kaynak kullanm | L38:  **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin) | L39:  **DSP Yok:** Logic-only implementation\nIN_EDGE_COUNT: 5\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:caefab746e",
      "node_id": "PROJECT-B:EVID:b8a0517427",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:b8a0517427\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_bram_ctrl_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=41 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L40: puts \"   AXI BRAM Controller ekleniyor...\" | L41: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L42: \nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ad4859d24",
      "node_id": "PROJECT-B:EVID:c25fa0e7bf",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:c25fa0e7bf\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_rst_clk_wiz_0_100M\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=53 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L52: puts \"   Reset controller ekleniyor...\" | L53: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M | L54: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:rst_clk_wiz_0_100M (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9554451517",
      "node_id": "PROJECT-B:EVID:c2c4bcdbb1",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:c2c4bcdbb1\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0_axi_periph\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=83 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L82: puts \"   AXI Interconnect ekleniyor...\" | L83: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph | L84: set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:924b5ba56c",
      "node_id": "PROJECT-B:EVID:ccd618275f",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:ccd618275f\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_mdm_1\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=57 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L56: puts \"   Debug modl ekleniyor...\" | L57: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 | L58: \nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:mdm_1 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:53fe8e5869",
      "node_id": "PROJECT-B:EVID:cfd967f48c",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:cfd967f48c\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_property_query\nCONFIDENCE: MEDIUM\nATTR::detail\n- set base_addr [get_property OFFSET $addr_seg]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::evidence_type\n- tcl_address_query\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=151 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L150: if {[llength $addr_seg] > 0} { | L151: set base_addr [get_property OFFSET $addr_seg] | L152: puts \"   Base Address: $base_addr\"\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:project_root (confidence=MEDIUM)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 151
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:400116e276",
      "node_id": "PROJECT-B:EVID:dccc0246e2",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:dccc0246e2\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_ilmb_v10\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=62 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L61: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 | L62: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 | L63: \nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7e6a7ff6f9",
      "node_id": "PROJECT-B:EVID:e0ad3ab0f9",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e0ad3ab0f9\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- 3. DSP\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=20 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L19: 2. Memory | L20: 3. DSP | L21: 4. IO and GT Specific\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 20
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a0254cfbc5",
      "node_id": "PROJECT-B:EVID:e3357cfd2b",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e3357cfd2b\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_clk_wiz_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=51 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L50: puts \"    Clock Wizard ekleniyor (100 MHz)...\" | L51: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 | L52: set_property -dict [list \\\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e60640b02f",
      "node_id": "PROJECT-B:EVID:e4fee5a372",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e4fee5a372\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- | LUT5       |  312 |                 LUT |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=163 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L162: | LUT6       |  495 |                 LUT | | L163: | LUT5       |  312 |                 LUT | | L164: | LUT3       |  283 |                 LUT |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 163
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:11b7ef12c9",
      "node_id": "PROJECT-B:EVID:e595324ef5",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e595324ef5\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- |     LUT as Shift Register  |  123 |     0 |            |           |       |\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=38 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L37: |     LUT as Distributed RAM |   64 |     0 |            |           |       | | L38: |     LUT as Shift Register  |  123 |     0 |            |           |       | | L39: | Slice Registers            | 1285 |     0 |          0 |    269200 |  0.48 |\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eb4e7b6658",
      "node_id": "PROJECT-B:EVID:e59cbe9183",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e59cbe9183\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_ilmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=67 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L66: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr | L67: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr | L68: \nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f3321fe781",
      "node_id": "PROJECT-B:EVID:e9aa35d3e8",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:e9aa35d3e8\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=31 section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L30: puts \"    MicroBlaze ekleniyor...\" | L31: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L32: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:24c67a6832",
      "node_id": "PROJECT-B:EVID:ee01cc7320",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:ee01cc7320\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=31 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L30: puts \"   MicroBlaze ilemci ekleniyor...\" | L31: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 | L32: \nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7348ed67f5",
      "node_id": "PROJECT-B:EVID:f167615d0f",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:f167615d0f\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_microblaze_0_axi_periph\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl line=47 section=None\nSOURCE_SNIPPET: add_axi_gpio.tcl :: L46: puts \"\\n ADIM 5: AXI Interconnect ekleniyor...\" | L47: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph | L48: set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]\nIN_EDGE_COUNT: 9\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0_axi_periph (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5a4d0dbd5f",
      "node_id": "PROJECT-B:EVID:f318cf9669",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:f318cf9669\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_dlmb_bram_if_cntlr\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=66 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L65: puts \"   LMB BRAM controllers ekleniyor...\" | L66: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr | L67: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5459d3686f",
      "node_id": "PROJECT-B:EVID:f45d957692",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:f45d957692\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: axi_address_assignment\nCONFIDENCE: HIGH\nATTR::detail\n- assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\nATTR::address_segment\n- axi_bram_ctrl_0/S_AXI/Mem0\nATTR::evidence_type\n- tcl_address_assignment\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=191 section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L190: puts \"   Adres atamalar yaplyor...\" | L191: assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }] | L192: assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]\nIN_EDGE_COUNT: 6\nIN_EDGE: VERIFIED_BY <- PROJECT-B:CONSTRAINT:f45d957692 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5d0f0dcf8a",
      "node_id": "PROJECT-B:EVID:f635c90d73",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:f635c90d73\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_bram_ctrl_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=33 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L32: puts \"   AXI BRAM Controller ekleniyor...\" | L33: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 | L34: \nIN_EDGE_COUNT: 7\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7384e321f3",
      "node_id": "PROJECT-B:EVID:f686ae77ab",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:f686ae77ab\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: implementation_metric\nCONFIDENCE: HIGH\nATTR::detail\n- 3. DSP\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::evidence_type\n- report_metric\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt line=84 section=None\nSOURCE_SNIPPET: utilization_summary.txt :: L83:  | L84: 3. DSP | L85: ------\nIN_EDGE_COUNT: 2\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 84
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:69fb112e8d",
      "node_id": "PROJECT-B:EVID:fd97c5bf52",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:EVID:fd97c5bf52\nNODE_TYPE: EVIDENCE\nPROJECT_ID: PROJECT-B\nNAME: ip_instantiation_axi_gpio_0\nCONFIDENCE: HIGH\nATTR::detail\n- create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nATTR::source_file\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\nATTR::evidence_type\n- tcl_instantiation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=37 section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L36: puts \"   AXI GPIO ekleniyor...\" | L37: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 | L38: set_property -dict [list \\\nIN_EDGE_COUNT: 8\nIN_EDGE: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001 (confidence=HIGH)\nIN_EDGE: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005 (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1db902974b",
      "node_id": "PROJECT-B:ISSUE:667f647a62",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:ISSUE:667f647a62\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-B\nNAME: critical_warning\nCONFIDENCE: HIGH\nATTR::description\n- CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one\nATTR::severity\n- medium\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=83 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L82: ``` | L83: CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one | L84: object for ports 'usb_uart_rxd' and 'usb_uart_txd'.",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f2e02dd422",
      "node_id": "PROJECT-B:ISSUE:b03b6a20ca",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:ISSUE:b03b6a20ca\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-B\nNAME: critical_warning\nCONFIDENCE: HIGH\nATTR::description\n- CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely\nATTR::severity\n- medium\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=74 section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L73: ``` | L74: CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely | L75: overrides clock 'sys_clock'.",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 74
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a000030be5",
      "node_id": "PROJECT-B:ISSUE:duplicate_clock_constraints",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:ISSUE:duplicate_clock_constraints\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-B\nNAME: duplicate_clock_constraints\nCONFIDENCE: HIGH\nATTR::description\n- Clock override warning indicates duplicate clock constraints.\nATTR::severity\n- medium\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md line=None section=None\nSOURCE_SNIPPET: SYNTHESIS_RESULTS.md :: L1: # MicroBlaze + AXI GPIO - Synthesis Validation Results | L2: \nOUT_EDGE_COUNT: 1\nOUT_EDGE: CONTRADICTS -> STAGE3:AXI-REQ-L1-003 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b9b074185b",
      "node_id": "PROJECT-B:ISSUE:reset_polarity_conflict",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:ISSUE:reset_polarity_conflict\nNODE_TYPE: ISSUE\nPROJECT_ID: PROJECT-B\nNAME: reset_polarity_conflict\nCONFIDENCE: HIGH\nATTR::description\n- sys_reset is declared ACTIVE_HIGH but connected to resetn pin.\nATTR::severity\n- medium\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=None section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L1: # ============================================================================= | L2: # AXI BRAM + GPIO BLOCK DESIGN - COMPLETE AUTOMATION\nOUT_EDGE_COUNT: 1\nOUT_EDGE: CONTRADICTS -> STAGE3:AXI-REQ-L1-005 (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cdc05ef957",
      "node_id": "PROJECT-B:PAT:axi_tie_off",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:PAT:axi_tie_off\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-B\nNAME: AXI_TIE_OFF\nCONFIDENCE: HIGH\nATTR::category\n- educational\nATTR::description\n- Standalone AXI slave signal tie-off pattern\nATTR::indicators\n- awvalid=0\n- arvalid=0\n- wvalid=0\n- bready=1\n- rready=1\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v line=None section=None\nSOURCE_SNIPPET: axi_gpio_wrapper.v :: L1: module axi_gpio_wrapper ( | L2: input wire clk,\nOUT_EDGE_COUNT: 1\nOUT_EDGE: REUSES_PATTERN -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nIN_EDGE_COUNT: 1\nIN_EDGE: REUSES_PATTERN <- PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cb6cd20944",
      "node_id": "PROJECT-B:PAT:block_automation",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:PAT:block_automation\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-B\nNAME: BLOCK_AUTOMATION\nCONFIDENCE: HIGH\nATTR::category\n- educational\nATTR::description\n- Vivado block automation flow\nATTR::indicator\n- apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=27 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L26: puts \"   Block Automation altrlyor...\" | L27: apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\ | L28: -config { \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=59 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L58: puts \"   Tm AXI balantlar yaplyor...\" | L59: apply_bd_automation -rule xilinx.com:bd_rule:axi4 \\ | L60: -config { \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=70 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L69:  | L70: apply_bd_automation -rule xilinx.com:bd_rule:axi4 \\ | L71: -config { \\\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl line=83 section=None\nSOURCE_SNIPPET: create_axi_auto.tcl :: L82: puts \"   BRAM balants yaplyor...\" | L83: apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr \\ | L84: -config {BRAM \"Auto\"} \\\nOUT_EDGE_COUNT: 1\nOUT_EDGE: REUSES_PATTERN -> PROJECT-A:PAT:block_automation (confidence=MEDIUM)",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 59
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 70
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 83
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 48
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 52
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 56
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 69
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a7ba605428",
      "node_id": "PROJECT-B:PAT:signal_path_reset_clock",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: PROJECT-B:PAT:signal_path_reset_clock\nNODE_TYPE: PATTERN\nPROJECT_ID: PROJECT-B\nNAME: SIGNAL_PATH_RESET_CLOCK\nCONFIDENCE: HIGH\nATTR::category\n- educational\nATTR::description\n- Clock+reset signal-path propagation marker\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl line=None section=None\nSOURCE_SNIPPET: create_axi_simple.tcl :: L1: # ================================================================= | L2: # AXI BRAM + GPIO Block Design with Automation\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl line=None section=None\nSOURCE_SNIPPET: create_axi_with_xdc.tcl :: L1: # ============================================================================= | L2: # AXI BRAM + GPIO BLOCK DESIGN - COMPLETE AUTOMATION\nSOURCE_REF: file=/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl line=None section=None\nSOURCE_SNIPPET: create_minimal_microblaze.tcl :: L1: ######################################################################## | L2: # EN BAST MCROBLAZE BLOCK DESIGN",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2421b42cf5",
      "node_id": "STAGE3:AXI-DEC-001",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-DEC-001\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-B\nNAME: Proje oluturma ve ynetimi iin CLI-first yaklam\nCONFIDENCE: HIGH\nATTR::decision_id\n- AXI-DEC-001\nATTR::title\n- Proje oluturma ve ynetimi iin CLI-first yaklam\nATTR::alternatives\n- {\"option\": \"Vivado GUI ile interaktif tasarm\", \"rejected_because\": \"GUI admlar tekrarlanamaz  \\\"hangi butona basld?\\\" kaybolur. Eitim projesinde her admn ak olmas gerekir. CI/CD entegrasyonu imkansz.\\n\"}\n- {\"option\": \"Makefile + partial TCL\", \"rejected_because\": \"Vivado'nun kendi batch mode'u dorudan Tcl source komutuyla alr. Make katman gereksiz karmaklk ekler.\\n\"}\n- {\"option\": \"Python (pyvivado / fusesoc)\", \"rejected_because\": \"Ek bamllk. Vivado native olarak TCL destekliyor.\\n\"}\nATTR::chosen_option\n- TCL batch mode (vivado -mode batch -source script.tcl)\nATTR::confidence\n- HIGH",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 40
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6b9a972d9e",
      "node_id": "STAGE3:AXI-DEC-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: fusesoc rejected_because : Ek bamllk. Vivado native olarak TCL destekliyor. n ATTR::chosen_option - TCL batch mode vivado -mode batch -source script.tcl ATTR::confidence - HIGH\nATTR::consequences\n- Her adm script olarak kaydedilir  versiyon kontrol mmkn\n- ~8-20 saniyede proje oluturma (GUI'de 5-10 dakika)\n- Hata durumunda script dzenlenir ve tekrar altrlr\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- AXI-REQ-L1-004\n- AXI-REQ-L0-001\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:c62dca4e88 (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:AXI-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 40
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:29c1dde533",
      "node_id": "STAGE3:AXI-DEC-002",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-DEC-002\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-B\nNAME: Eitim rneklerinin kademeli yaplandrlmas\nCONFIDENCE: HIGH\nATTR::decision_id\n- AXI-DEC-002\nATTR::title\n- Eitim rneklerinin kademeli yaplandrlmas\nATTR::alternatives\n- {\"option\": \"Tek monolitik rnek (tam MicroBlaze + GPIO + UART + DDR)\", \"rejected_because\": \"Karmaklk ok yksek. DMA-Audio projesinin BD'si 745 satrlk TCL  yeni balayan biri bunu anlayamaz.\\n\"}\n- {\"option\": \"AXI waveform seviyesinde balama\", \"rejected_because\": \"ok dk seviye. Pratik deeri dk.\\n\"}\n- {\"option\": \"Zynq PS tabanl retim\", \"rejected_because\": \"Nexys Video'da Zynq yok. Ayrca Zynq AXI'y \\\"bedava\\\" verir.\\n\"}\nATTR::chosen_option\n- Seviye 1: Standalone GPIO  Seviye 2: Minimal MicroBlaze  Seviye 3: MicroBlaze + AXI GPIO\nATTR::confidence\n- HIGH",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 41
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f688eb39f5",
      "node_id": "STAGE3:AXI-DEC-002",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: Zynq AXI y bedava verir. n ATTR::chosen_option - Seviye 1: Standalone GPIO Seviye 2: Minimal MicroBlaze Seviye 3: MicroBlaze AXI GPIO ATTR::confidence - HIGH\nATTR::consequences\n- Her seviyenin bamsz TCL scripti var\n- Seviye 2 kts, Seviye 3'n girdisi olabilir\n- renci her seviyede durup sentez yapp dorulayabilir\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- AXI-REQ-L0-001\n- AXI-REQ-L1-001\n- AXI-REQ-L1-002\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:fb6e458cfc (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:AXI-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 41
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ba84179152",
      "node_id": "STAGE3:AXI-DEC-003",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-DEC-003\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-B\nNAME: Soft ilemci olarak MicroBlaze v11.0 seimi\nCONFIDENCE: HIGH\nATTR::decision_id\n- AXI-DEC-003\nATTR::title\n- Soft ilemci olarak MicroBlaze v11.0 seimi\nATTR::alternatives\n- {\"option\": \"RISC-V soft core (VexRiscv, PicoRV32, NEORV32)\", \"rejected_because\": \"Vivado Block Automation RISC-V desteklemiyor. LMB, AXI Interconnect, Reset Controller, MDM otomatik oluturulamaz.\\n\"}\n- {\"option\": \"Zynq PS (ARM Cortex-A9)\", \"rejected_because\": \"Nexys Video'da Zynq yok.\\n\"}\n- {\"option\": \"MicroBlaze v10.0 (eski versiyon)\", \"rejected_because\": \"Vivado 2025.1'de v10.0 deprecated olabilir.\\n\"}\nATTR::chosen_option\n- MicroBlaze v11.0 (Vivado 2025.1 default)\nATTR::confidence\n- HIGH\nATTR::consequences\n- Block Automation tam destek\n- ~1000 LUT kullanm (xc7a200t'nin %0.7'si)\n- Vitis/SDK ile C programlama mmkn\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- AXI-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 42
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3b3a8588ac",
      "node_id": "STAGE3:AXI-DEC-003",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: Block Automation tam destek - 1000 LUT kullanm xc7a200t nin 0.7 si - Vitis/SDK ile C programlama mmkn ATTR::last_updated - 2026-02-23 ATTR::related_requirements - AXI-REQ-L1-002\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:cc8efd61fc (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:AXI-REQ-L1-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 42
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3c1412f9d0",
      "node_id": "STAGE3:AXI-DEC-004",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-DEC-004\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-B\nNAME: MicroBlaze local memory boyutu 8 KB olarak belirlenmesi\nCONFIDENCE: HIGH\nATTR::decision_id\n- AXI-DEC-004\nATTR::title\n- MicroBlaze local memory boyutu 8 KB olarak belirlenmesi\nATTR::alternatives\n- {\"option\": \"32 KB veya 64 KB LMB BRAM\", \"rejected_because\": \"Eitim projesi iin gereksiz BRAM tketimi.\\n\"}\n- {\"option\": \"4 KB\", \"rejected_because\": \"Xilinx Block Automation minimum 8 KB destekliyor.\\n\"}\n- {\"option\": \"DDR bellek (MIG)\", \"rejected_because\": \"MIG IP ok karmak. Eitim odan kaydrr.\\n\"}\nATTR::chosen_option\n- 8 KB shared BRAM (instruction + data)\nATTR::confidence\n- HIGH\nATTR::consequences\n- Sadece 2 BRAM blou (%0.55)\n- DDR gerekmeyen basit test programlar iin yeterli\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- AXI-REQ-L2-004\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 43
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5b94a5fe0c",
      "node_id": "STAGE3:AXI-DEC-004",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: ATTR::consequences - Sadece 2 BRAM blou 0.55 - DDR gerekmeyen basit test programlar iin yeterli ATTR::last_updated - 2026-02-23 ATTR::related_requirements - AXI-REQ-L2-004 ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: MOTIVATED_BY -> STAGE3:AXI-REQ-L2-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 43
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a319431258",
      "node_id": "STAGE3:AXI-DEC-005",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-DEC-005\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-B\nNAME: Hedef board olarak Nexys Video (Artix-7 200T) seimi\nCONFIDENCE: HIGH\nATTR::decision_id\n- AXI-DEC-005\nATTR::title\n- Hedef board olarak Nexys Video (Artix-7 200T) seimi\nATTR::alternatives\n- {\"option\": \"Nexys A7-100T\", \"rejected_because\": \"Daha kk FPGA. Nexys Video'nun HDMI, Ethernet, DDR3 gibi zengin I/O'lar gelecekte daha karmak rnekler eklemeye olanak tanr.\\n\"}\n- {\"option\": \"Basys 3 (Artix-7 35T)\", \"rejected_because\": \"ok kk  genileme alan snrl.\\n\"}\n- {\"option\": \"ZedBoard / PYNQ (Zynq tabanl)\", \"rejected_because\": \"Zynq PS, AXI altyapsn \\\"bedava\\\" verir  renci AXI'y explicit olarak kurmay renemez.\\n\"}\nATTR::chosen_option\n- Digilent Nexys Video (xc7a200tsbg484-1)\nATTR::confidence\n- HIGH",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 44
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e43e4b538c",
      "node_id": "STAGE3:AXI-DEC-005",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: : Zynq PS AXI altyapsn bedava verir renci AXI y explicit olarak kurmay renemez. n ATTR::chosen_option - Digilent Nexys Video xc7a200tsbg484-1 ATTR::confidence - HIGH\nATTR::consequences\n- 134,600 LUT, 365 BRAM  geni genileme alan\n- Differential clock (LVDS R4/T4) kullanlabilir\n- ~%1 kaynak kullanm  ok fazla headroom\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- AXI-REQ-L0-001\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:46d54a0290 (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:AXI-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 44
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b1615b34ac",
      "node_id": "STAGE3:AXI-REQ-L0-001",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L0-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L0-001\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L0-001\nATTR::level\n- L0\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- Nexys Video board zerinde AXI bus mimarisi rnekleri altrlr\n- Basit GPIO'dan MicroBlaze+AXI sistemine kademeli ilerleme salanr\n- TCL otomasyon ile tm rnekler yeniden retilebilir\n- Sentez baaryla tamamlanr ve timing karlanr (WNS  0 ns)\n- Kaynak kullanm < %5 (eitim projesi)\nATTR::constraints\n- {\"type\": \"board\", \"spec\": \"Digilent Nexys Video (xc7a200tsbg484-1)\"}\n- {\"type\": \"tool\", \"spec\": \"Vivado 2025.1\"}\n- {\"type\": \"methodology\", \"spec\": \"CLI-first  tm admlar TCL script ile yaplabilmeli\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::type\n- educational\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fdb528105d",
      "node_id": "STAGE3:AXI-REQ-L0-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: type : methodology spec : CLI-first tm admlar TCL script ile yaplabilmeli ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::type - educational ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 91\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:45ad944594 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:4e8dade1f5 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:5929c59769 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:59334f5789 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:626c36ead9 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b3267b2a78",
      "node_id": "STAGE3:AXI-REQ-L0-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:56555be470 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:5929c59769 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:59334f5789 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:626c36ead9 confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: MOTIVATED_BY <- STAGE3:AXI-DEC-002 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:AXI-DEC-005 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b5223e07f7",
      "node_id": "STAGE3:AXI-REQ-L1-001",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L1-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L1-001\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L1-001\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- AXI GPIO IP v2.0 ile 8-bit LED k kontrol edilir\n- Standalone modda GPIO IP'nin AXI arayz tie-off edilir\n- MicroBlaze modunda GPIO IP, AXI Interconnect zerinden eriilir\n- 0x40000000 adresine yazlan deer LED'lerde grnr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx AXI GPIO v2.0, C_GPIO_WIDTH=8, C_ALL_OUTPUTS=1\"}\n- {\"type\": \"pin\", \"spec\": \"LED[0:7]  T14, T15, T16, U16, V15, W16, W15, Y13 (LVCMOS25)\"}\n- {\"type\": \"address\", \"spec\": \"0x40000000 - 0x4000FFFF (64 KB)\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1384cb6ea7",
      "node_id": "STAGE3:AXI-REQ-L1-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: : address spec : 0x40000000 - 0x4000FFFF 64 KB ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L0-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 73\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:578c22f8cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:5929c59769 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:626c36ead9 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6e569b09e5 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aa13fe6258 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:cf3500401e (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:05d8d260e5",
      "node_id": "STAGE3:AXI-REQ-L1-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:6bf6a48253 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:6e569b09e5 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:aa13fe6258 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:cf3500401e confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9fa69eba9e",
      "node_id": "STAGE3:AXI-REQ-L1-002",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L1-002\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L1-002\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L1-002\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- MicroBlaze v11.0 soft ilemci alr\n- AXI Master portu ile periferiklere eriim salanr\n- 8 KB LMB BRAM ile instruction/data depolanr\n- JTAG zerinden program yklenebilir\nATTR::constraints\n- {\"type\": \"processor\", \"spec\": \"MicroBlaze v11.0, 32-bit RISC, debug enabled, D_AXI=1\"}\n- {\"type\": \"memory\", \"spec\": \"8 KB LMB BRAM (shared I+D)\"}\n- {\"type\": \"bus\", \"spec\": \"AXI4-Lite via AXI Interconnect v2.1 (1M  1S)\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 29
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:26187eeb1e",
      "node_id": "STAGE3:AXI-REQ-L1-002",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: spec : AXI4-Lite via AXI Interconnect v2.1 1M 1S ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L0-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 94\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:578c22f8cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aef11cc9c1 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:dbdda74aa0 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:f45d957692 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-005 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 29
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:710376a195",
      "node_id": "STAGE3:AXI-REQ-L1-002",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-005 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-005 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_bram confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_bram_ctrl_0 confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:AXI-DEC-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 29
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5b19aba74d",
      "node_id": "STAGE3:AXI-REQ-L1-003",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L1-003\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L1-003\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L1-003\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 100 MHz PLL/MMCM ile stabil clock retilir\n- Clock lock sinyali ile senkronize reset datlr\n- 8 KB dual-port BRAM instruction ve data iin paylalr\n- JTAG debug modl (MDM) eriim salar\nATTR::constraints\n- {\"type\": \"clock\", \"spec\": \"Clock Wizard v6.0, 100 MHz input (R4, LVCMOS33 veya LVDS), 100 MHz output\"}\n- {\"type\": \"reset\", \"spec\": \"Processor System Reset v5.0, ext_reset  G4 (active-low)\"}\n- {\"type\": \"memory\", \"spec\": \"Block Memory Generator v8.4, 8 KB true dual-port\"}\n- {\"type\": \"debug\", \"spec\": \"MDM v3.2, JTAG + UART\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 30
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:514f139782",
      "node_id": "STAGE3:AXI-REQ-L1-003",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: Block Memory Generator v8.4 8 KB true dual-port - type : debug spec : MDM v3.2 JTAG UART ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23\nATTR::parent\n- AXI-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 35\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-003 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-004 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-006 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-006 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-007 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 30
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:28893630f2",
      "node_id": "STAGE3:AXI-REQ-L1-003",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-004 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-006 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-006 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:AXI-REQ-L2-007 confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: CONTRADICTS <- PROJECT-B:ISSUE:duplicate_clock_constraints (confidence=MEDIUM)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 30
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5e81c222ec",
      "node_id": "STAGE3:AXI-REQ-L1-004",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L1-004\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L1-004\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L1-004\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- create_axi_simple_gpio.tcl  standalone GPIO projesi oluturur (~8 saniye)\n- create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)\n- add_axi_gpio.tcl  mevcut projeye GPIO ekler (~10 saniye)\n- run_synthesis.tcl  sentez balatr ve rapor retir (~4 dakika)\n- Tm script'ler vivado -mode batch ile alr\nATTR::constraints\n- {\"type\": \"tool\", \"spec\": \"Vivado 2025.1, TCL batch mode\"}\n- {\"type\": \"script_count\", \"spec\": \"4 alan script (create_simple + create_mb + add_gpio + synth)\"}\n- {\"type\": \"reproducibility\", \"spec\": \"Ayn Vivado versiyonunda deterministik sonu\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L0-001\nATTR::type\n- non-functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5c73b5be7d",
      "node_id": "STAGE3:AXI-REQ-L1-004",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: : reproducibility spec : Ayn Vivado versiyonunda deterministik sonu ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L0-001 ATTR::type - non-functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 92\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:07cf89a2cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:45ad944594 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:4e8dade1f5 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:561fc5cf89",
      "node_id": "STAGE3:AXI-REQ-L1-004",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:2eba930441 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:449c7ecb54 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:45ad944594 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:4e8dade1f5 confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:AXI-DEC-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c1c1c2e9dc",
      "node_id": "STAGE3:AXI-REQ-L1-005",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L1-005\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L1-005\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L1-005\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- Clock datm: clk_wiz  BUFG  MicroBlaze + AXI fabric + peripherals\n- Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset\n- PLL lock kontrol: clk_wiz.locked  proc_sys_reset.dcm_locked\n- AXI-Lite handshake: MicroBlaze M_AXI_DP  AXI Interconnect  GPIO s_axi\n- Standalone modda AXI tie-off: awvalid=0, arvalid=0, wvalid=0, bready=1, rready=1\nATTR::constraints\n- {\"type\": \"protocol\", \"spec\": \"AXI4-Lite: awvalid/awready, wvalid/wready, bvalid/bready, arvalid/arready, rvalid/rready\"}\n- {\"type\": \"reset\", \"spec\": \"Active-low reset (aresetn), board reset G4 (LVCMOS15, active-low)\"}\n- {\"type\": \"clock\", \"spec\": \"Tek clock domain: 100 MHz (PLL stabilized)\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 32
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:47e12c00b4",
      "node_id": "STAGE3:AXI-REQ-L1-005",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: LVCMOS15 active-low - type : clock spec : Tek clock domain: 100 MHz PLL stabilized ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 51\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_v10 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 32
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a230ff44f8",
      "node_id": "STAGE3:AXI-REQ-L1-005",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:clk_wiz_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:dlmb_bram_if_cntlr confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:dlmb_v10 confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:ilmb_bram_if_cntlr confidence MEDIUM\nIN_EDGE_COUNT: 3\nIN_EDGE: CONTRADICTS <- PROJECT-B:ISSUE:reset_polarity_conflict (confidence=MEDIUM)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 32
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b9aa3adf5f",
      "node_id": "STAGE3:AXI-REQ-L2-001",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-001\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-001\nATTR::level\n- L2\nATTR::priority\n- should\nATTR::status\n- active\nATTR::acceptance_criteria\n- AXI GPIO IP sarmalanr, GPIO I/O portlar st seviyeye karlr\n- AXI handshake sinyalleri deassert edilir (awvalid=0, arvalid=0, wvalid=0)\n- Bready=1 ve rready=1 ile slave response'lar kabul edilir\n- gpio_io_i  switches[7:0], gpio_io_o  leds[7:0]\nATTR::constraints\n- {\"type\": \"interface\", \"spec\": \"AXI-Lite slave (tm portlar tie-off)\"}\n- {\"type\": \"data_width\", \"spec\": \"8-bit GPIO giri/k\"}\nATTR::source_file\n- vivado_axi_simple/axi_gpio_wrapper.v\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- axi_gpio_wrapper\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-001\nATTR::source_doc\n- SDOC-B-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ab946da396",
      "node_id": "STAGE3:AXI-REQ-L2-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: ATTR::source_file - vivado_axi_simple/axi_gpio_wrapper.v ATTR::confidence - HIGH ATTR::implementing_component - axi_gpio_wrapper ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L1-001 ATTR::source_doc - SDOC-B-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 61\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:578c22f8cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aa13fe6258 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:dbdda74aa0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:30eb1d775c",
      "node_id": "STAGE3:AXI-REQ-L2-001",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_gpio_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_gpio_wrapper confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:clk_wiz_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:dlmb_bram_if_cntlr confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4d1089cdea",
      "node_id": "STAGE3:AXI-REQ-L2-002",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-002\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-002\nCONFIDENCE: MEDIUM\nATTR::req_id\n- AXI-REQ-L2-002\nATTR::level\n- L2\nATTR::priority\n- could\nATTR::status\n- planned\nATTR::acceptance_criteria\n- 4-bit counter her clock cycle'da 1 artar\n- Senkron reset ile saya sfrlanr\n- Vivado sentez dorulamas geer\nATTR::constraints\n- {\"type\": \"data_width\", \"spec\": \"4-bit LED k\"}\n- {\"type\": \"timing\", \"spec\": \"100 MHz clock\"}\nATTR::source_file\n- [MISSING_IN_WORKSPACE] simple_working/simple_project.srcs/sources_1/new/simple_top.v\nATTR::confidence\n- MEDIUM\nATTR::implementing_component\n- simple_top\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-001\nATTR::source_doc\n- SDOC-B-002\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 34
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:c13e3aab1e",
      "node_id": "STAGE3:AXI-REQ-L2-002",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 34
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:32b7e443bd",
      "node_id": "STAGE3:AXI-REQ-L2-003",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-003\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-003\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-003\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir\n- locked sinyali reset controller'a balanr\n- Single-ended (LVCMOS33, R4) veya differential (LVDS, R4/T4) giri desteklenir\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx Clocking Wizard v6.0\"}\n- {\"type\": \"input\", \"spec\": \"Nexys Video: R4 (100 MHz), iki XDC varyant (SE ve diff)\"}\n- {\"type\": \"output\", \"spec\": \"100 MHz (tek k)\"}\nATTR::source_file\n- create_minimal_microblaze.tcl, axi_gpio_bd.bd\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-003\nATTR::source_doc\n- SDOC-B-006, SDOC-B-003\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 35
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:079cdc0a03",
      "node_id": "STAGE3:AXI-REQ-L2-003",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: HIGH ATTR::implementing_component - clk_wiz_1 axi_gpio_bd / clk_wiz_0 minimal_mb ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L1-003 ATTR::source_doc - SDOC-B-006 SDOC-B-003 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 39\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:45ad944594 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:4e8dade1f5 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:5929c59769 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:59334f5789 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:626c36ead9 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 35
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:963b582829",
      "node_id": "STAGE3:AXI-REQ-L2-003",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:56555be470 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:5929c59769 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:59334f5789 confidence HIGH OUT_EDGE: CONSTRAINED_BY - PROJECT-B:CONSTRAINT:626c36ead9 confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 35
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7bb83cbc8c",
      "node_id": "STAGE3:AXI-REQ-L2-004",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-004\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-004\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-004\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 8 KB dual-port BRAM instruction ve data memory iin paylalr\n- LMB data bus ve LMB instruction bus ayr ayr alr\n- Block Automation ile otomatik oluturulur\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"LMB v10 v3.0 (2), LMB BRAM If Cntlr v4.0 (2), Block Memory Generator v8.4\"}\n- {\"type\": \"memory_size\", \"spec\": \"8 KB (Block Automation default)\"}\nATTR::source_file\n- create_minimal_microblaze.tcl (block automation)\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-003\nATTR::source_doc\n- SDOC-B-006\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 36
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b01c4f20cc",
      "node_id": "STAGE3:AXI-REQ-L2-004",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: - HIGH ATTR::implementing_component - lmb_bram_0 dlmb_v10 ilmb_v10 dlmb_bram_if_cntlr ilmb_bram_if_cntlr ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L1-003 ATTR::source_doc - SDOC-B-006 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 15\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:ilmb_v10 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:lmb_bram (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:38a3beb28e (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:56618b649c (confidence=HIGH)\nOUT_EDGE: VERIFIED_BY -> PROJECT-B:EVID:5682780d0e (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 36
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:756f28a22d",
      "node_id": "STAGE3:AXI-REQ-L2-004",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:lmb_bram confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:38a3beb28e confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:56618b649c confidence HIGH OUT_EDGE: VERIFIED_BY - PROJECT-B:EVID:5682780d0e confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:AXI-DEC-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 36
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:21d0a5f48f",
      "node_id": "STAGE3:AXI-REQ-L2-005",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-005\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-005\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-005\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 1 Master (MicroBlaze M_AXI_DP)  1 Slave (AXI GPIO) konfigrasyonunda alr\n- AXI4-Lite protokol ile adres decode yaplr\n- 0x40000000 adresi GPIO'ya ynlendirilir\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"AXI Interconnect v2.1 (1M  1S)\"}\n- {\"type\": \"protocol\", \"spec\": \"AXI4-Lite\"}\n- {\"type\": \"address\", \"spec\": \"0x40000000 - 0x4000FFFF  AXI GPIO\"}\nATTR::source_file\n- add_axi_gpio.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- microblaze_0_axi_periph\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-002\nATTR::source_doc\n- SDOC-B-007\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:83e708fa44",
      "node_id": "STAGE3:AXI-REQ-L2-005",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: ATTR::source_file - add_axi_gpio.tcl ATTR::confidence - HIGH ATTR::implementing_component - microblaze_0_axi_periph ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L1-002 ATTR::source_doc - SDOC-B-007 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 90\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:025752c5ae (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:578c22f8cd (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aa13fe6258 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:dbdda74aa0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_wrapper (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9087dd26ba",
      "node_id": "STAGE3:AXI-REQ-L2-005",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_gpio_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:axi_gpio_wrapper confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:clk_wiz_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:dlmb_bram_if_cntlr confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2d10603ee6",
      "node_id": "STAGE3:AXI-REQ-L2-006",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-006\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-006\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-006\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr\n- peripheral_aresetn (active-low) AXI periferiklere datlr\n- mb_reset MicroBlaze'e balanr\n- Harici reset butonu (G4, active-low) desteklenir\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Processor System Reset v5.0\"}\n- {\"type\": \"signal\", \"spec\": \"ext_reset_in  board reset, dcm_locked  clk_wiz locked\"}\nATTR::source_file\n- create_minimal_microblaze.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- rst_clk_wiz_1_100M\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-003\nATTR::source_doc\n- SDOC-B-006\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:07ed40f008",
      "node_id": "STAGE3:AXI-REQ-L2-006",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: ATTR::source_file - create_minimal_microblaze.tcl ATTR::confidence - HIGH ATTR::implementing_component - rst_clk_wiz_1_100M ATTR::last_updated - 2026-02-23 ATTR::parent - AXI-REQ-L1-003 ATTR::source_doc - SDOC-B-006 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 34\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:dlmb_v10 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:ilmb_bram_if_cntlr (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:ilmb_v10 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:leds (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-B:COMP:leds_8bits (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:35c8172cb8",
      "node_id": "STAGE3:AXI-REQ-L2-006",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:ilmb_bram_if_cntlr confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:ilmb_v10 confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:leds confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-B:COMP:leds_8bits confidence MEDIUM\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:816eaec44c",
      "node_id": "STAGE3:AXI-REQ-L2-007",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:AXI-REQ-L2-007\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-B\nNAME: AXI-REQ-L2-007\nCONFIDENCE: HIGH\nATTR::req_id\n- AXI-REQ-L2-007\nATTR::level\n- L2\nATTR::priority\n- should\nATTR::status\n- active\nATTR::acceptance_criteria\n- JTAG zerinden MicroBlaze debug eriimi salanr\n- MDM UART aktiftir (seri konsol)\n- Vitis/SDK'dan program ykleme ve breakpoint destei alr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"MDM v3.2, C_USE_UART=1\"}\n- {\"type\": \"interface\", \"spec\": \"MBDEBUG_0  MicroBlaze DEBUG, UART  external (XDC'de pin tanml)\"}\nATTR::source_file\n- create_minimal_microblaze.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- mdm_1\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- AXI-REQ-L1-003\nATTR::source_doc\n- SDOC-B-006\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:84d0f8e67b",
      "node_id": "STAGE3:AXI-REQ-L2-007",
      "project_id": "PROJECT-B",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 38\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:45ad944594 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:4e8dade1f5 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:5929c59769 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:59334f5789 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:626c36ead9 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253 (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9fe541a926",
      "node_id": "STAGE3:DMA-DEC-001",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-DEC-001\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-A\nNAME: Ses k yntemi olarak PWM seimi\nCONFIDENCE: HIGH\nATTR::decision_id\n- DMA-DEC-001\nATTR::title\n- Ses k yntemi olarak PWM seimi",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5dc936ef8d",
      "node_id": "STAGE3:DMA-DEC-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: NODE_TYPE: DECISION PROJECT_ID: PROJECT-A NAME: Ses k yntemi olarak PWM seimi CONFIDENCE: HIGH ATTR::decision_id - DMA-DEC-001 ATTR::title - Ses k yntemi olarak PWM seimi\nATTR::alternatives\n- {\"option\": \"I2S DAC (Pmod I2S veya harici)\", \"rejected_because\": \"Nexys A7-100T board'unda I2S DAC ipi yok. Pmod I2S ek donanm gerektirir  demo projesi olarak board-only almas hedefleniyor. Ayrca I2S DAC bit-perfect ses verir ama bu demo iin 8-bit PWM kalitesi yeterlidir.\\n\"}\n- {\"option\": \"Sigma-Delta DAC (FPGA RTL)\", \"rejected_because\": \"Daha yksek znrlk salar ama tasarm karmakl artar. Nexys A7'deki audio amplifier zaten PWM girili (SSM2377), sigma-delta k board'un analog filtresiyle uyumsuz olabilir.\\n\"}\n- {\"option\": \"Board'daki onboard mikrofon giriini kullanma (PDM)\", \"rejected_because\": \"Mikrofon giri ynl  k iin kullanlamaz. Ayrca PDM decode ek mantk gerektirir.\\n\"}",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b2623be29c",
      "node_id": "STAGE3:DMA-DEC-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: option : Board daki onboard mikrofon giriini kullanma PDM rejected_because : Mikrofon giri ynl k iin kullanlamaz. Ayrca PDM decode ek mantk gerektirir. n\nATTR::chosen_option\n- FPGA dahili PWM + onboard SSM2377 amplifier\nATTR::confidence\n- HIGH\nATTR::consequences\n- Ses kalitesi 8-bit ile snrl (256 seviye PWM)\n- Mono k (board'da tek amplifier)\n- Ek donanm gerekmez  board-only demo\n- Basit RTL implementasyonu (counter + comparator)\nATTR::last_updated\n- 2026-02-23\nATTR::rationale_detail\n- Board emasnda audio k yolu: FPGA pin (A11)  RC low-pass filter  SSM2377 amplifier  3.5mm jack. Bu yol PWM iin optimize edilmi. Board tasarmcs zaten bu kullanm ngrm.\nATTR::related_requirements\n- DMA-REQ-L1-002\n- DMA-REQ-L2-002\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cc28886bdb",
      "node_id": "STAGE3:DMA-DEC-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: SSM2377 amplifier 3.5mm jack. Bu yol PWM iin optimize edilmi. Board tasarmcs zaten bu kullanm ngrm. ATTR::related_requirements - DMA-REQ-L1-002 - DMA-REQ-L2-002 ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:a6b1422e35 (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:201600092b",
      "node_id": "STAGE3:DMA-DEC-002",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-DEC-002\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-A\nNAME: Ses veri ak iin MicroBlaze + AXI DMA mimarisi\nCONFIDENCE: HIGH\nATTR::decision_id\n- DMA-DEC-002\nATTR::title\n- Ses veri ak iin MicroBlaze + AXI DMA mimarisi",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:022357b812",
      "node_id": "STAGE3:DMA-DEC-002",
      "project_id": "PROJECT-A",
      "text": "ATTR::alternatives - option : Tamamen RTL tabanl ses pipeline FSM kontroll rejected_because : WAV header parsing UART protokol mod ynetimi gibi kontrol grevleri pure RTL de ok karmak. C kodunda 395 satr Verilog da binlerce satr olurdu. Ayrca UART tan WAV alma gibi deiken uzunluklu protokol ilemleri FSM ile verimsiz. n - option : DMA yerine CPU-driven memcpy ile veri aktarm rejected_because : MicroBlaze 96 kHz 8-bit 768 kbps veriyi srekli kopyalamak zorunda kalr. Cache miss leri ve interrupt gecikmeleri ses kesintilerine audio glitch neden olur. DMA donanmsal olarak kesintisiz aktarm salar. n - option : AXI DMA scatter-gather mode rejected_because : SG mode daha karmak BD ring management bu demo iin gereksiz. Simple mode tek bir buffer transfer i",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:12299c611a",
      "node_id": "STAGE3:DMA-DEC-002",
      "project_id": "PROJECT-A",
      "text": "AXI DMA scatter-gather mode rejected_because : SG mode daha karmak BD ring management bu demo iin gereksiz. Simple mode tek bir buffer transfer i iin yeterli. helloworld.c deki init_dma fonksiyonu SG modunu aka reddeder kaynak: helloworld.c:50 ERROR Device configured as SG mode. . n",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:df46b6754e",
      "node_id": "STAGE3:DMA-DEC-002",
      "project_id": "PROJECT-A",
      "text": "ATTR::chosen_option\n- MicroBlaze soft processor + AXI DMA (simple mode)\nATTR::confidence\n- HIGH\nATTR::consequences\n- MicroBlaze ~1000 LUT kullanr ama kontrol esneklii salar\n- SDK/BSP gerekli  build sreci uzar\n- DMA interrupt handler mevcut ama kullanlmyor (polling)\n- WAV parser, mod ynetimi C'de trivial\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- DMA-REQ-L1-001\n- DMA-REQ-L1-003\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 3\nOUT_EDGE: CHOSE -> STAGE3:OPT:6457c07c8e (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4ff3eef47c",
      "node_id": "STAGE3:DMA-DEC-003",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-DEC-003\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-A\nNAME: DMA  Audio aras clock domain crossing yntemi\nCONFIDENCE: HIGH\nATTR::decision_id\n- DMA-DEC-003\nATTR::title\n- DMA  Audio aras clock domain crossing yntemi",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1b2a302cb7",
      "node_id": "STAGE3:DMA-DEC-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: PROJECT_ID: PROJECT-A NAME: DMA Audio aras clock domain crossing yntemi CONFIDENCE: HIGH ATTR::decision_id - DMA-DEC-003 ATTR::title - DMA Audio aras clock domain crossing yntemi\nATTR::alternatives\n- {\"option\": \"Custom async FIFO (RTL gray-code)\", \"rejected_because\": \"Metastabilite riski. Xilinx IP silicon-verified, gray-code pointer senkronizasyonu, BRAM primitive optimizasyonu built-in. Custom FIFO'da CDC hatalar simlasyonda yakalanmas ok zor  sadece uzun sreli hardware testinde ortaya kabilir.\\n\"}\n- {\"option\": \"Tek clock domain (tm sistemi 24.576 MHz'de altr)\", \"rejected_because\": \"DDR2 MIG minimum 81 MHz ui_clk gerektirir. MicroBlaze da bu hzda daha verimli alr. 24.576 MHz'de DDR2 almaz.\\n\"}\n- {\"option\": \"Handshake-based CDC (req/ack protocol)\", \"rejected_because\": \"Streaming veri iin throughput ok dk. Her sample iin handshake overhead kabul edilemez. FIFO doal bir bursty-to- continuous converter  DMA burst geldiinde hzlca dolar, PWM tarafnda yavaa boalr.\\n\"}",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4ad854a89f",
      "node_id": "STAGE3:DMA-DEC-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: dk. Her sample iin handshake overhead kabul edilemez. FIFO doal bir bursty-to- continuous converter DMA burst geldiinde hzlca dolar PWM tarafnda yavaa boalr. n\nATTR::chosen_option\n- Xilinx FIFO Generator IP (dual-clock, independent clocks mode)\nATTR::confidence\n- HIGH\nATTR::consequences\n- 4096  32-bit FIFO ~ 16 KB  BRAM kullanr\n- ~170 ms buffer latency (4096  4 / 96 kHz)\n- DMA burst timing jitter' absorbe edilir\n- Metastabilite riski sfr (Xilinx IP garantisi)\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- DMA-REQ-L2-004\n- DMA-REQ-L1-004\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:854ab84fb3",
      "node_id": "STAGE3:DMA-DEC-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:45a603617b (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d734155866",
      "node_id": "STAGE3:DMA-DEC-004",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-DEC-004\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-A\nNAME: Ses k znrl 8-bit olarak belirlenmesi\nCONFIDENCE: HIGH\nATTR::decision_id\n- DMA-DEC-004\nATTR::title\n- Ses k znrl 8-bit olarak belirlenmesi",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7817c16abb",
      "node_id": "STAGE3:DMA-DEC-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: NODE_TYPE: DECISION PROJECT_ID: PROJECT-A NAME: Ses k znrl 8-bit olarak belirlenmesi CONFIDENCE: HIGH ATTR::decision_id - DMA-DEC-004 ATTR::title - Ses k znrl 8-bit olarak belirlenmesi\nATTR::alternatives\n- {\"option\": \"16-bit PWM\", \"rejected_because\": \"16-bit PWM iin 24.576 MHz / 65536 = 375 Hz carrier frequency  ses bandnda! Audible artifacts oluur. 8-bit ile 24.576 MHz / 256 = 96 kHz carrier  ses bandnn ok stnde, RC filtresi ile temiz analog sinyal elde edilir.\\n\"}\n- {\"option\": \"Multi-bit (sigma-delta) PWM\", \"rejected_because\": \"Daha karmak RTL, board'daki analog filtre buna uygun olmayabilir. Demo kapsamnda gereksiz karmaklk.\\n\"}\n- {\"option\": \"12-bit PWM (uzlama)\", \"rejected_because\": \"24.576 MHz / 4096 = 6 kHz carrier  hl ses bandnda (20 Hz-20 kHz). 8-bit tek gvenli seenek.\\n\"}",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:50924696e4",
      "node_id": "STAGE3:DMA-DEC-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: PWM uzlama rejected_because : 24.576 MHz / 4096 6 kHz carrier h l ses bandnda 20 Hz-20 kHz . 8-bit tek gvenli seenek. n\nATTR::chosen_option\n- 8-bit unsigned PWM (256 seviye)\nATTR::confidence\n- HIGH\nATTR::consequences\n- Ses kalitesi telefon kalitesinde (~48 dB SNR)\n- 16-bit WAV dosyalar truncate ediliyor  kalite kayb\n- Basit donanm: tek counter + tek comparator\nATTR::last_updated\n- 2026-02-23\nATTR::rationale_detail\n- PWM carrier frekans = clock / 2^N. Duyulabilir ses 20 kHz'e kadar. Carrier duyulmamal. 24.576 MHz / 2^8 = 96 kHz > 20 kHz  24.576 MHz / 2^12 = 6 kHz < 20 kHz  Dolaysyla 8-bit, bu clock frekansnda mmkn olan maksimum znrlk.\nATTR::related_requirements\n- DMA-REQ-L2-002\n- DMA-REQ-L2-005\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:516441032f",
      "node_id": "STAGE3:DMA-DEC-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: / 2 12 6 kHz 20 kHz Dolaysyla 8-bit bu clock frekansnda mmkn olan maksimum znrlk. ATTR::related_requirements - DMA-REQ-L2-002 - DMA-REQ-L2-005 ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: CHOSE -> STAGE3:OPT:5908e53977 (confidence=HIGH)\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f5c9609b47",
      "node_id": "STAGE3:DMA-DEC-005",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-DEC-005\nNODE_TYPE: DECISION\nPROJECT_ID: PROJECT-A\nNAME: Interrupt controller kurulmas ama yazlmda polling kullanlmas\nCONFIDENCE: MEDIUM\nATTR::decision_id\n- DMA-DEC-005\nATTR::title\n- Interrupt controller kurulmas ama yazlmda polling kullanlmas\nATTR::alternatives\n- {\"option\": \"Interrupt-driven tam asenkron yazlm\", \"rejected_because\": \"Demo yazlm basit tutulmak isteniyor. Interrupt handler'lar ISR context, stack management, race condition gibi karmaklk ekler. Polling tabanl main loop, adm adm okunabilir eitim kodu retir.\\n\"}\n- {\"option\": \"Interrupt controller hi koymamak\", \"rejected_because\": \"Gelecekte interrupt-driven moda gei istenebilir. Donanm hazr olmas yazlm gncelleme maliyetini drr. IP ekleme maliyeti dk (~100 LUT).\\n\"}\nATTR::chosen_option\n- Donanmda interrupt mevcut, yazlmda polling\nATTR::confidence\n- MEDIUM",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 26
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:e483ac20f6",
      "node_id": "STAGE3:DMA-DEC-005",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: hazr olmas yazlm gncelleme maliyetini drr. IP ekleme maliyeti dk 100 LUT . n ATTR::chosen_option - Donanmda interrupt mevcut yazlmda polling ATTR::confidence - MEDIUM\nATTR::consequences\n- CPU srekli megul (while(1) dngs)\n- Buton baslrken DMA transfer aktifse karlabilir\n- Donanm kayna (INTC, xlconcat) gereksiz kullanlyor\n- Gelecek gelitirme iin altyap hazr\nATTR::last_updated\n- 2026-02-23\nATTR::related_requirements\n- DMA-REQ-L2-011\n- DMA-REQ-L2-006\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-011 (confidence=MEDIUM)\nIN_EDGE_COUNT: 1\nIN_EDGE: CONTRADICTS <- PROJECT-A:ISSUE:interrupts_disabled_in_sw (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 26
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:4679bdd39d",
      "node_id": "STAGE3:DMA-REQ-L0-001",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L0-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L0-001\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L0-001\nATTR::level\n- L0\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- Nexys A7-100T zerinde DMA tabanl ses ak gerekletirilir\n- DDR2 RAM zerinden ses verisi PWM ka aktarlr\n- Kullanc butonlarla mod seimi yapabilir\n- UART zerinden WAV dosyas alnp oynatlabilir\n- Seri terminal (230400 baud) zerinden etkileim salanr\nATTR::constraints\n- {\"type\": \"board\", \"spec\": \"Digilent Nexys A7-100T\"}\n- {\"type\": \"tool\", \"spec\": \"Vivado 2018.2 + Xilinx SDK\"}\n- {\"type\": \"interface\", \"spec\": \"PWM Audio k (mono, 8-bit, 96 kHz)\"}\n- {\"type\": \"connection\", \"spec\": \"MicroUSB ile bilgisayara balant\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7f5466fb1e",
      "node_id": "STAGE3:DMA-REQ-L0-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: 96 kHz - type : connection spec : MicroUSB ile bilgisayara balant ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 96\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CONTRADICTS <- PROJECT-A:ISSUE:fpga_part_inconsistency (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fc62c2ac61",
      "node_id": "STAGE3:DMA-REQ-L1-001",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-001\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-001\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- AXI DMA MM2S kanal ile DDR2'den ses verisi stream edilir\n- AXI DMA S2MM kanal ile ses verisi DDR2'ye kaydedilir\n- DMA  DDR2 veri yolu AXI Interconnect ile ynetilir\n- Dual-clock FIFO ile DMA clock  audio clock geii salanr",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9f9c42f77a",
      "node_id": "STAGE3:DMA-REQ-L1-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ses verisi DDR2 ye kaydedilir - DMA DDR2 veri yolu AXI Interconnect ile ynetilir - Dual-clock FIFO ile DMA clock audio clock geii salanr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx AXI DMA v7.1, simple mode (SG yok), DRE aktif\"}\n- {\"type\": \"bandwidth\", \"spec\": \"256-byte burst, 27-bit address width\"}\n- {\"type\": \"memory\", \"spec\": \"MIG 7-Series v4.1, DDR2, 128 MB (0x80000000 base)\"}\n- {\"type\": \"interconnect\", \"spec\": \"AXI Interconnect, 4 slave / 1 master (DMA MM2S, DMA S2MM, MB DC, MB IC  MIG)\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0a5b4537ec",
      "node_id": "STAGE3:DMA-REQ-L1-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: DMA MM2S DMA S2MM MB DC MB IC MIG ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L0-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 90\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-001 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-003 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-004 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:055574930d",
      "node_id": "STAGE3:DMA-REQ-L1-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-003 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-003 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-004 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-004 confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:35d8c758da",
      "node_id": "STAGE3:DMA-REQ-L1-002",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-002\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-002\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-002\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- PWM sinyali ile ses k retilir (96 kHz sample rate)\n- 5 buton ile mod seimi yaplabilir\n- 16 DIP switch okunabilir\n- 16 LED + 3 RGB LED kontrol edilebilir\n- UART ile bilgisayardan WAV dosyas alnabilir\nATTR::constraints\n- {\"type\": \"pin\", \"spec\": \"PWM  A11 (aud_pwm), Enable  D12 (aud_sd), LVCMOS33\"}\n- {\"type\": \"interface\", \"spec\": \"PWM Audio: Digilent custom bus (pwm + en + gain)\"}\n- {\"type\": \"uart\", \"spec\": \"AXI UARTLite v2.0, 230400 baud\"}\n- {\"type\": \"gpio\", \"spec\": \"AXI GPIO dual channel  2 instance\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 6
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d848268231",
      "node_id": "STAGE3:DMA-REQ-L1-002",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: : AXI UARTLite v2.0 230400 baud - type : gpio spec : AXI GPIO dual channel 2 instance ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 53\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-002 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-005 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-006 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-006 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 6
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a1d7b462a4",
      "node_id": "STAGE3:DMA-REQ-L1-002",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-006 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-006 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:GPIO_IN confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:GPIO_OUT confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 6
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:646c164c58",
      "node_id": "STAGE3:DMA-REQ-L1-003",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-003\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-003\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-003\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- MicroBlaze ilemci DMA transferlerini balatr ve izler\n- Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)\n- WAV dosyas header parse edilir (RIFF, fmt, data chunk)\n- 16-bit audio  8-bit dnm yaplr\n- Yazlm ile 261 Hz sins tonu retilebilir\nATTR::constraints\n- {\"type\": \"processor\", \"spec\": \"MicroBlaze v10.0, 32-bit, I-cache + D-cache\"}\n- {\"type\": \"memory\", \"spec\": \"64 KB LMB BRAM (local) + DDR2 (external)\"}\n- {\"type\": \"interrupt\", \"spec\": \"AXI INTC v4.1, xlconcat ile DMA + GPIO + UART interrupt birletirme\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 7
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6ed42b5ec3",
      "node_id": "STAGE3:DMA-REQ-L1-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: type : interrupt spec : AXI INTC v4.1 xlconcat ile DMA GPIO UART interrupt birletirme ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 84\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-007 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-011 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-011 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 7
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f9b956c658",
      "node_id": "STAGE3:DMA-REQ-L1-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axi_dma_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axi_interconnect_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axi_uartlite_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axis2fifo confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 7
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7935f8eac3",
      "node_id": "STAGE3:DMA-REQ-L1-004",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-004\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-004\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-004\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 100 MHz harici clock'tan 140.625 MHz (sistem) ve 24.576 MHz (audio) clock retilir\n- MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler\n- Reset sinyalleri senkronize datlr\n- Debug modl (MDM) JTAG eriimi salar\n- LMB BRAM instruction ve data eriimi salar",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8d5c2b3fb0",
      "node_id": "STAGE3:DMA-REQ-L1-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: MHz tm sistemi besler - Reset sinyalleri senkronize datlr - Debug modl MDM JTAG eriimi salar - LMB BRAM instruction ve data eriimi salar\nATTR::constraints\n- {\"type\": \"clock\", \"spec\": \"clk_wiz_0: 100 MHz  Clk_Out1 (140.625 MHz, MIG sys_clk_i), Clk_Out2 (24.576 MHz, audio)\"}\n- {\"type\": \"clock\", \"spec\": \"MIG ui_clk (~81 MHz)  MicroBlaze, AXI fabric, DMA, peripherals\"}\n- {\"type\": \"reset\", \"spec\": \"rst_mig_7series_0_81M (proc_sys_reset v5.0), ext_reset  MIG ui_clk_sync_rst\"}\n- {\"type\": \"debug\", \"spec\": \"MDM v3.2, JTAG debug\"}\n- {\"type\": \"memory\", \"spec\": \"LMB BRAM 64 KB (I+D), MIG DDR2 128 MB\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5df898a2ca",
      "node_id": "STAGE3:DMA-REQ-L1-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: BRAM 64 KB I D MIG DDR2 128 MB ATTR::confidence - HIGH ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L0-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 70\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-008 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-008 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-009 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-009 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-010 (confidence=HIGH)\nOUT_EDGE: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-010 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3deffd0967",
      "node_id": "STAGE3:DMA-REQ-L1-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-009 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-009 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-010 confidence HIGH OUT_EDGE: DECOMPOSES_TO - STAGE3:DMA-REQ-L2-010 confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:186bc1310a",
      "node_id": "STAGE3:DMA-REQ-L1-005",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-005\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-005\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-005\nATTR::level\n- L1\nATTR::priority\n- could\nATTR::status\n- active\nATTR::acceptance_criteria\n- Digilent vivado-scripts submodule ile proje yeniden oluturulabilir\n- design_1.tcl script'i block design' tam olarak yeniden retir\n- project_info.tcl ile proje ayarlar otomatik yaplandrlr\nATTR::constraints\n- {\"type\": \"tool\", \"spec\": \"digilent-vivado-scripts submodule\"}\n- {\"type\": \"script\", \"spec\": \"design_1.tcl (BD recreation), project_info.tcl (proje config)\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001\nATTR::type\n- non-functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 9
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ca587d5d88",
      "node_id": "STAGE3:DMA-REQ-L1-005",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 62\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 9
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3d6023e57d",
      "node_id": "STAGE3:DMA-REQ-L1-006",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L1-006\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L1-006\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L1-006\nATTR::level\n- L1\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 3 clock domain (100 MHz giri, ~81 MHz MIG fabric, 24.576 MHz audio) aras geiler gvenli yaplr\n- Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn\n- AXI-Stream handshake: tvalid/tready protokol axis2fifo ve tone_generator'da doru uygulanr\n- FIFO status sinyalleri (full/empty) backpressure ve flow control salar\n- Interrupt sinyalleri: DMA + GPIO + UART  xlconcat  INTC  MicroBlaze INTERRUPT\n- PWM enable sinyali (aud_en) FIFO durumuna gre kontrol edilir",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 10
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ef7ccc886",
      "node_id": "STAGE3:DMA-REQ-L1-006",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ve flow control salar - Interrupt sinyalleri: DMA GPIO UART xlconcat INTC MicroBlaze INTERRUPT - PWM enable sinyali aud_en FIFO durumuna gre kontrol edilir\nATTR::constraints\n- {\"type\": \"protocol\", \"spec\": \"AXI-Stream: tvalid, tready, tlast, tkeep handshake\"}\n- {\"type\": \"cdc\", \"spec\": \"Dual-clock FIFO gray-code pointer senkronizasyonu\"}\n- {\"type\": \"reset\", \"spec\": \"Senkronize reset datm  proc_sys_reset hold time\"}\n- {\"type\": \"interrupt\", \"spec\": \"xlconcat_0: DMA MM2S + S2MM, xlconcat_1: GPIO_IN + GPIO_OUT + UART\"}\nATTR::confidence\n- HIGH\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L0-001\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 10
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:dab0281030",
      "node_id": "STAGE3:DMA-REQ-L1-006",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 80\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 10
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a8dce31609",
      "node_id": "STAGE3:DMA-REQ-L2-001",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-001\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-001\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-001\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr\n- FIFO full durumunda axis_tready deassert edilir (backpressure)\n- axis_tvalid & axis_tready koulunda FIFO write enable aktif olur\nATTR::constraints\n- {\"type\": \"data_width\", \"spec\": \"AXI-Stream 32-bit  FIFO 16-bit (st 16 bit atlr)\"}\n- {\"type\": \"interface\", \"spec\": \"Xilinx AXI-Stream slave + Xilinx FIFO write master\"}\n- {\"type\": \"clock_domain\", \"spec\": \"MIG ui_clk (~81 MHz)\"}\nATTR::source_file\n- src/hdl/axis2fifo.v\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- axis2fifo_0\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-001\nATTR::source_doc\n- SDOC-A-001\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9e33cbf2e0",
      "node_id": "STAGE3:DMA-REQ-L2-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ATTR::source_file - src/hdl/axis2fifo.v ATTR::confidence - HIGH ATTR::implementing_component - axis2fifo_0 ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-001 ATTR::source_doc - SDOC-A-001 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 45\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:af902a4b0a",
      "node_id": "STAGE3:DMA-REQ-L2-001",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axis2fifo_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u16 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u32 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:clk_wiz_0 confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d22217b5c1",
      "node_id": "STAGE3:DMA-REQ-L2-002",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-002\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-002\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-002\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr\n- 256 seviyeli counter PWM duty cycle retir\n- FIFO boken aud_en=0, veri varken aud_en=1 olur\n- 24.576 MHz clock ile alr\nATTR::constraints\n- {\"type\": \"parameter\", \"spec\": \"DATA_WIDTH=8, FIFO_DATA_WIDTH=32\"}\n- {\"type\": \"interface\", \"spec\": \"Xilinx FIFO read + Digilent PWM Audio bus\"}\n- {\"type\": \"timing\", \"spec\": \"PWM base clock: 24.576 MHz, sample rate: 24.576 MHz / (4  256) = 24 kHz per channel\"}\n- {\"type\": \"clock_domain\", \"spec\": \"clk_wiz_0 Clk_Out2 (24.576 MHz)\"}\nATTR::source_file\n- src/hdl/fifo2audpwm.v\nATTR::confidence\n- HIGH",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:23e0d3f016",
      "node_id": "STAGE3:DMA-REQ-L2-002",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: MHz / 4 256 24 kHz per channel - type : clock_domain spec : clk_wiz_0 Clk_Out2 24.576 MHz ATTR::source_file - src/hdl/fifo2audpwm.v ATTR::confidence - HIGH\nATTR::implementing_component\n- fifo2audpwm_0\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-002\nATTR::source_doc\n- SDOC-A-002\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7de4db297f",
      "node_id": "STAGE3:DMA-REQ-L2-002",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 47\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a48a2ba506",
      "node_id": "STAGE3:DMA-REQ-L2-003",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-003\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-003\nCONFIDENCE: MEDIUM\nATTR::req_id\n- DMA-REQ-L2-003\nATTR::level\n- L2\nATTR::priority\n- should\nATTR::status\n- active\nATTR::acceptance_criteria\n- 261 Hz (Orta C) sins dalgas phase accumulator ile retilir\n- 96 kHz sample rate ile AXI-Stream master k verilir\n- 256 sample'lk paketler halinde TLAST retilir\n- retilen veri DMA S2MM kanalna gnderilir\nATTR::constraints\n- {\"type\": \"parameter\", \"spec\": \"INCREMENT = 0x00B22D0E, ACCUMULATOR_DEPTH = 32-bit\"}\n- {\"type\": \"interface\", \"spec\": \"AXI-Stream master (32-bit, 16-bit signed audio payload)\"}\n- {\"type\": \"clock_domain\", \"spec\": \"MIG ui_clk (~81 MHz)\"}\nATTR::source_file\n- src/hdl/tone_generator.v\nATTR::confidence\n- MEDIUM\nATTR::implementing_component\n- tone_generator_0\nATTR::known_issues\n- {\"ref\": \"ISSUE-A-002\", \"detail\": \"Yazlmda devre d: helloworld.c:386  case DEMO_MODE_HW_TONE_GEN: break; (dma_forward arlmyor)\"}",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:bef53426bf",
      "node_id": "STAGE3:DMA-REQ-L2-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: - src/hdl/tone_generator.v ATTR::confidence - MEDIUM ATTR::implementing_component - tone_generator_0 ATTR::known_issues - ref : ISSUE-A-002 detail : Yazlmda devre d: helloworld.c:386 case DEMO_MODE_HW_TONE_GEN: break dma_forward arlmyor\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-001\nATTR::source_doc\n- SDOC-A-003\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:208e0b199e",
      "node_id": "STAGE3:DMA-REQ-L2-003",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 84\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46 (confidence=HIGH)\nOUT_EDGE: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:346214823b",
      "node_id": "STAGE3:DMA-REQ-L2-004",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-004\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-004\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-004\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr\n- 4096  32-bit derinlikte buffer salanr\n- Veri kayb veya metastabilite olumaz\n- Full ve empty flag'leri upstream/downstream modllere bildirilir\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx FIFO Generator v13.2, independent clocks mode\"}\n- {\"type\": \"depth\", \"spec\": \"4096 word  32-bit\"}\n- {\"type\": \"timing\", \"spec\": \"Write clock: MIG ui_clk (~81 MHz), Read clock: clk_wiz_0 Clk_Out2 (24.576 MHz)\"}\nATTR::source_file\n- design_1.tcl (IP instance)\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- fifo_generator_0\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-001\nATTR::source_doc\n- SDOC-A-005\nATTR::type\n- functional",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d2f20d0097",
      "node_id": "STAGE3:DMA-REQ-L2-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: MHz ATTR::source_file - design_1.tcl IP instance ATTR::confidence - HIGH ATTR::implementing_component - fifo_generator_0 ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-001 ATTR::source_doc - SDOC-A-005 ATTR::type - functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 28\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:fifo2audpwm_0 (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d03d3df2bd",
      "node_id": "STAGE3:DMA-REQ-L2-004",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:clk_wiz_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dlmb_bram_if_cntlr confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dlmb_v10 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:fifo2audpwm_0 confidence MEDIUM\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2b643dfb37",
      "node_id": "STAGE3:DMA-REQ-L2-005",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-005\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-005\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-005\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)\n- 96 kHz sample rate dorulanr\n- 8-bit ve 16-bit audio kabul edilir\n- 16-bit audio  8-bit unsigned dnm yaplr: (u8)((u16)(sample + 32768) >> 8)\n- Alnan ses verisi DDR2'ye yazlr ve DMA ile oynatlr",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7e036d8fec",
      "node_id": "STAGE3:DMA-REQ-L2-005",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: edilir - 16-bit audio 8-bit unsigned dnm yaplr: u8 u16 sample 32768 8 - Alnan ses verisi DDR2 ye yazlr ve DMA ile oynatlr\nATTR::constraints\n- {\"type\": \"uart\", \"spec\": \"AXI UARTLite v2.0, 230400 baud, polling mode\"}\n- {\"type\": \"format\", \"spec\": \"WAV: RIFF header (12B) + fmt chunk (24B) + data chunk (8B + data)\"}\n- {\"type\": \"memory\", \"spec\": \"max_file_size = 0x7FFFFF (8 MB malloc)\"}\n- {\"type\": \"limitation\", \"spec\": \"Sadece 96 kHz sample rate, mono/stereo ayrm yok\"}\nATTR::source_file\n- sdk/appsrc/helloworld.c\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- axi_uartlite_0 + helloworld.c (recv_wav, play_wav)\nATTR::known_issues\n- {\"ref\": \"ISSUE-A-004\", \"detail\": \"16-bit  8-bit truncation ses kalitesini drr\"}\n- {\"ref\": \"ISSUE-A-005\", \"detail\": \"WAV dosyalar bellekte kalc saklanmaz\"}\nATTR::last_updated\n- 2026-02-23",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e10fbb78c7",
      "node_id": "STAGE3:DMA-REQ-L2-005",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: : ISSUE-A-004 detail : 16-bit 8-bit truncation ses kalitesini drr - ref : ISSUE-A-005 detail : WAV dosyalar bellekte kalc saklanmaz ATTR::last_updated - 2026-02-23\nATTR::parent\n- DMA-REQ-L1-002\nATTR::source_doc\n- SDOC-A-004\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3161cc561d",
      "node_id": "STAGE3:DMA-REQ-L2-005",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 80\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e9ecca4373",
      "node_id": "STAGE3:DMA-REQ-L2-006",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-006\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-006\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-006\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)\n- 16 DIP switch okunur\n- 16 LED ve 3 RGB LED yazlr\n- Buton edge detection (positive edge) polling ile alr",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c3dbfdf60a",
      "node_id": "STAGE3:DMA-REQ-L2-006",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: Tone 0x10 - 16 DIP switch okunur - 16 LED ve 3 RGB LED yazlr - Buton edge detection positive edge polling ile alr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"GPIO_IN: AXI GPIO dual channel  CH1: buttons 5-bit, CH2: switches 16-bit\"}\n- {\"type\": \"ip\", \"spec\": \"GPIO_OUT: AXI GPIO dual channel  CH1: RGB LEDs, CH2: LEDs 16-bit\"}\n- {\"type\": \"address\", \"spec\": \"GPIO_IN: 0x40000000, GPIO_OUT: 0x40010000\"}\n- {\"type\": \"interrupt\", \"spec\": \"GPIO_IN.ip2intc_irpt  xlconcat_1.In0, GPIO_OUT.ip2intc_irpt  xlconcat_1.In1\"}\nATTR::source_file\n- design_1.tcl + sdk/appsrc/helloworld.c\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)\nATTR::known_issues\n- {\"ref\": \"ISSUE-A-006\", \"detail\": \"Polling bazl  yksek CPU yk, buton karma riski\"}\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-002\nATTR::source_doc\n- SDOC-A-005, SDOC-A-004\nATTR::type\n- functional",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7a38aa1846",
      "node_id": "STAGE3:DMA-REQ-L2-006",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ISSUE-A-006 detail : Polling bazl yksek CPU yk buton karma riski ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-002 ATTR::source_doc - SDOC-A-005 SDOC-A-004 ATTR::type - functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 32\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_forward (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_receive (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:83b89a1fc9",
      "node_id": "STAGE3:DMA-REQ-L2-006",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u16 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u32 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dma_forward confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dma_receive confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 4,
          "total": 4,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:48fc0d3e13",
      "node_id": "STAGE3:DMA-REQ-L2-007",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-007\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-007\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-007\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- MicroBlaze zerinde 261 Hz sins dalgas hesaplanr\n- Phase accumulator (0x00B22D0E increment) ile sample retilir\n- 128 byte'lk buffer'lar halinde DMA MM2S ile gnderilir\n- Herhangi bir buton baslnca ton durdurulur\n- Varsaylan balang modu olarak alr\nATTR::constraints\n- {\"type\": \"algorithm\", \"spec\": \"Phase accumulator: accum += 0x00B22D0E, sample = accum >> 24\"}\n- {\"type\": \"buffer\", \"spec\": \"128 byte malloc buffer, dngsel DMA gnderim\"}\n- {\"type\": \"audio\", \"spec\": \"261 Hz, 96 kHz sample rate, 8-bit unsigned\"}\nATTR::source_file\n- sdk/appsrc/helloworld.c\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- helloworld.c::dma_sw_tone_gen()\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b9b1e04654",
      "node_id": "STAGE3:DMA-REQ-L2-007",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: : 261 Hz 96 kHz sample rate 8-bit unsigned ATTR::source_file - sdk/appsrc/helloworld.c ATTR::confidence - HIGH ATTR::implementing_component - helloworld.c::dma_sw_tone_gen ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-003\nATTR::source_doc\n- SDOC-A-004\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 40\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_forward (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_receive (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_reset (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_send (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_sw_tone_gen (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:init (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:init_dma (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7ae0958ebb",
      "node_id": "STAGE3:DMA-REQ-L2-007",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dma_sw_tone_gen confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:get_gpio_data confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:init confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:init_dma confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c29955a24a",
      "node_id": "STAGE3:DMA-REQ-L2-008",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-008\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-008\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-008\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- 100 MHz harici clock giriinden 2 k retilir\n- Clk_Out1: 140.625 MHz (MIG reference clock)\n- Clk_Out2: 24.576 MHz (audio PWM base clock)\n- resetn portu harici reset butonuna baldr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx Clocking Wizard v6.0\"}\n- {\"type\": \"input\", \"spec\": \"sys_clock: 100 MHz (E3 pini, LVCMOS33)\"}\n- {\"type\": \"output\", \"spec\": \"Clk_Out1  mig_7series_0/sys_clk_i, Clk_Out2  fifo2audpwm_0/clk + fifo_generator_0/rd_clk\"}\nATTR::source_file\n- design_1.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- clk_wiz_0\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-004\nATTR::source_doc\n- SDOC-A-005\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4285b59ee3",
      "node_id": "STAGE3:DMA-REQ-L2-008",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ATTR::source_file - design_1.tcl ATTR::confidence - HIGH ATTR::implementing_component - clk_wiz_0 ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-004 ATTR::source_doc - SDOC-A-005 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 59\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u16 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:buf2u32 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7e8a6d3baf",
      "node_id": "STAGE3:DMA-REQ-L2-008",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:axis2fifo_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u16 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:buf2u32 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:clk_wiz_0 confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f1a081dc7c",
      "node_id": "STAGE3:DMA-REQ-L2-009",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-009\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-009\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-009\nATTR::level\n- L2\nATTR::priority\n- must\nATTR::status\n- active\nATTR::acceptance_criteria\n- MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir\n- MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr\n- peripheral_aresetn tm AXI periferiklere datlr\n- interconnect_aresetn AXI Interconnect'lere datlr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx Processor System Reset v5.0\"}\n- {\"type\": \"signal\", \"spec\": \"slowest_sync_clk  MIG ui_clk\"}\nATTR::source_file\n- design_1.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- rst_mig_7series_0_81M\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-004\nATTR::source_doc\n- SDOC-A-005\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 19
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6c7ea5be7d",
      "node_id": "STAGE3:DMA-REQ-L2-009",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: ATTR::source_file - design_1.tcl ATTR::confidence - HIGH ATTR::implementing_component - rst_mig_7series_0_81M ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-004 ATTR::source_doc - SDOC-A-005 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 37\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dma_reset (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 19
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4f872e28bd",
      "node_id": "STAGE3:DMA-REQ-L2-009",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:clk_wiz_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dlmb_bram_if_cntlr confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dlmb_v10 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:dma_reset confidence HIGH\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 19
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2c70187d7e",
      "node_id": "STAGE3:DMA-REQ-L2-010",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-010\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-010\nCONFIDENCE: HIGH\nATTR::req_id\n- DMA-REQ-L2-010\nATTR::level\n- L2\nATTR::priority\n- should\nATTR::status\n- active\nATTR::acceptance_criteria\n- JTAG zerinden MicroBlaze debug eriimi salanr\n- Program ykleme ve breakpoint destei mevcuttur\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"Xilinx MDM v3.2\"}\n- {\"type\": \"interface\", \"spec\": \"MBDEBUG_0  MicroBlaze DEBUG port\"}\nATTR::source_file\n- design_1.tcl\nATTR::confidence\n- HIGH\nATTR::implementing_component\n- mdm_1\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-004\nATTR::source_doc\n- SDOC-A-005\nATTR::type\n- functional\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 20
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:dc5d0811ec",
      "node_id": "STAGE3:DMA-REQ-L2-010",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: file /Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line None section None SOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: FPGA RAG v2 Proje ster ve Metadata Dokman Gncellenmi L2: Nexys-A7-100T-DMA-Audio axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 27\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:clk_wiz_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:fifo2audpwm_0 (confidence=MEDIUM)\nIN_EDGE_COUNT: 2\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 20
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 2,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c0d69cf2ff",
      "node_id": "STAGE3:DMA-REQ-L2-011",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:DMA-REQ-L2-011\nNODE_TYPE: REQUIREMENT\nPROJECT_ID: PROJECT-A\nNAME: DMA-REQ-L2-011\nCONFIDENCE: MEDIUM\nATTR::req_id\n- DMA-REQ-L2-011\nATTR::level\n- L2\nATTR::priority\n- should\nATTR::status\n- active\nATTR::acceptance_criteria\n- DMA MM2S + S2MM interrupt'lar birletirilir (xlconcat_0)\n- GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)\n- MicroBlaze INTERRUPT portuna balanr\nATTR::constraints\n- {\"type\": \"ip\", \"spec\": \"AXI INTC v4.1 + xlconcat v2.1 (2 instance)\"}\n- {\"type\": \"address\", \"spec\": \"0x41200000\"}\nATTR::source_file\n- design_1.tcl\nATTR::confidence\n- MEDIUM\nATTR::implementing_component\n- microblaze_0_axi_intc + xlconcat_0 + xlconcat_1\nATTR::known_issues\n- {\"ref\": \"ISSUE-A-006\", \"detail\": \"Interrupt controller mevcut ama yazlm polling kullanyor  interrupt handler implement edilmemi\"}\nATTR::last_updated\n- 2026-02-23\nATTR::parent\n- DMA-REQ-L1-003\nATTR::source_doc\n- SDOC-A-005\nATTR::type\n- functional\nATTR::version\n- 1",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:0e425b8a2f",
      "node_id": "STAGE3:DMA-REQ-L2-011",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: mevcut ama yazlm polling kullanyor interrupt handler implement edilmemi ATTR::last_updated - 2026-02-23 ATTR::parent - DMA-REQ-L1-003 ATTR::source_doc - SDOC-A-005 ATTR::type - functional ATTR::version - 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 38\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axi_uartlite_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:axis2fifo_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:fifo_generator_0 (confidence=MEDIUM)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:microblaze_0 (confidence=HIGH)\nOUT_EDGE: IMPLEMENTS -> PROJECT-A:COMP:microblaze_0_axi_intc (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 2,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:79146493b6",
      "node_id": "STAGE3:DMA-REQ-L2-011",
      "project_id": "PROJECT-A",
      "text": "CONTINUATION: OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:fifo_generator_0 confidence MEDIUM OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:get_gpio_data confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:microblaze_0 confidence HIGH OUT_EDGE: IMPLEMENTS - PROJECT-A:COMP:microblaze_0_axi_intc confidence HIGH\nIN_EDGE_COUNT: 3\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003 (confidence=HIGH)\nIN_EDGE: MOTIVATED_BY <- STAGE3:DMA-DEC-005 (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 3,
          "total": 3,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:4d50aa496d",
      "node_id": "STAGE3:OPT:01fd341ed4",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:01fd341ed4\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-005 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- AXI-DEC-005\nATTR::option\n- Zynq tabanl board\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:46d54a0290 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:300ee70e9a",
      "node_id": "STAGE3:OPT:25638d6289",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:25638d6289\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-003 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- AXI-DEC-003\nATTR::option\n- RISC-V soft core\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:cc8efd61fc (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b22f42ae4d",
      "node_id": "STAGE3:OPT:45a603617b",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:45a603617b\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-003 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- DMA-DEC-003\nATTR::option\n- Xilinx FIFO Generator IP (dual-clock)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:4959a0df00 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:DMA-DEC-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:945789b3f2",
      "node_id": "STAGE3:OPT:46d54a0290",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:46d54a0290\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-005 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- AXI-DEC-005\nATTR::option\n- Nexys Video (Artix-7 200T)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:01fd341ed4 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:AXI-DEC-005 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5fe1b5cda3",
      "node_id": "STAGE3:OPT:4959a0df00",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:4959a0df00\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-003 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-003\nATTR::option\n- Custom async FIFO (RTL gray-code)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:45a603617b (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:85395fa022",
      "node_id": "STAGE3:OPT:58fb18a231",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:58fb18a231\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-001 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- AXI-DEC-001\nATTR::option\n- Vivado GUI\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:c62dca4e88 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1a0c6f0c72",
      "node_id": "STAGE3:OPT:5908e53977",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:5908e53977\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-004 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- DMA-DEC-004\nATTR::option\n- 8-bit unsigned PWM\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:8a6f0f5003 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:DMA-DEC-004 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c2a53e80cd",
      "node_id": "STAGE3:OPT:6457c07c8e",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:6457c07c8e\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-002 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- DMA-DEC-002\nATTR::option\n- MicroBlaze + AXI DMA (simple mode)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:a139edb87e (confidence=HIGH)\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:b934b9483a (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:DMA-DEC-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5af110567c",
      "node_id": "STAGE3:OPT:8a6f0f5003",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:8a6f0f5003\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-004 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-004\nATTR::option\n- 16-bit PWM\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:5908e53977 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5f9c6a6af5",
      "node_id": "STAGE3:OPT:8b09a068c9",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:8b09a068c9\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-001 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-001\nATTR::option\n- I2S DAC (Pmod I2S veya harici)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:a6b1422e35 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b51c2cdb98",
      "node_id": "STAGE3:OPT:a139edb87e",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:a139edb87e\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-002 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-002\nATTR::option\n- CPU-driven memcpy\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:6457c07c8e (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b2d0afafa2",
      "node_id": "STAGE3:OPT:a6b1422e35",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:a6b1422e35\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-001 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- DMA-DEC-001\nATTR::option\n- FPGA dahili PWM + onboard SSM2377 amplifier\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 2\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:8b09a068c9 (confidence=HIGH)\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:c15a9eee3d (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:DMA-DEC-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:76171c6902",
      "node_id": "STAGE3:OPT:b934b9483a",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:b934b9483a\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-002 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-002\nATTR::option\n- Tamamen RTL tabanl ses pipeline\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:6457c07c8e (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b22c843f33",
      "node_id": "STAGE3:OPT:c15a9eee3d",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:OPT:c15a9eee3d\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-A\nNAME: DMA-DEC-001 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- DMA-DEC-001\nATTR::option\n- Sigma-Delta DAC (FPGA RTL)\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:a6b1422e35 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:546ccf3a43",
      "node_id": "STAGE3:OPT:c62dca4e88",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:c62dca4e88\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-001 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- AXI-DEC-001\nATTR::option\n- TCL batch mode\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:58fb18a231 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:AXI-DEC-001 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:80956d0b2c",
      "node_id": "STAGE3:OPT:cc8efd61fc",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:cc8efd61fc\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-003 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- AXI-DEC-003\nATTR::option\n- MicroBlaze v11.0\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:25638d6289 (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:AXI-DEC-003 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3af836ae36",
      "node_id": "STAGE3:OPT:fb6e458cfc",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:fb6e458cfc\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-002 chosen option\nCONFIDENCE: HIGH\nATTR::status\n- chosen\nATTR::decision\n- AXI-DEC-002\nATTR::option\n- 3 seviyeli kademeli renme\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: ALTERNATIVE_TO -> STAGE3:OPT:fd89a4975c (confidence=HIGH)\nIN_EDGE_COUNT: 1\nIN_EDGE: CHOSE <- STAGE3:AXI-DEC-002 (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e451a37e1c",
      "node_id": "STAGE3:OPT:fd89a4975c",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:OPT:fd89a4975c\nNODE_TYPE: DECISION_OPTION\nPROJECT_ID: PROJECT-B\nNAME: AXI-DEC-002 rejected option\nCONFIDENCE: HIGH\nATTR::status\n- rejected\nATTR::decision\n- AXI-DEC-002\nATTR::option\n- Tek monolitik rnek\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: ALTERNATIVE_TO <- STAGE3:OPT:fb6e458cfc (confidence=HIGH)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7e7f87a425",
      "node_id": "STAGE3:PROJECT-A",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:PROJECT-A\nNODE_TYPE: PROJECT\nPROJECT_ID: PROJECT-A\nNAME: Nexys-A7-100T-DMA-Audio\nCONFIDENCE: HIGH\nATTR::board\n- Digilent Nexys A7-100T\nATTR::confidence\n- HIGH\nATTR::description\n- Digilent Nexys A7-100T zerinde DMA tabanl ses ak demo uygulamas\nATTR::developer\n- Digilent\nATTR::expected_board_part\n- xc7a100tcsg324-1\nATTR::fpga_part\n- xc7a50ticsg324-1L\nATTR::language\n- Verilog\n- C\nATTR::last_updated\n- 2026-02-23\nATTR::name\n- Nexys-A7-100T-DMA-Audio\nATTR::project_id\n- PROJECT-A\nATTR::project_type\n- application\nATTR::root_requirement\n- DMA-REQ-L0-001\nATTR::tool\n- Vivado 2018.2 + Xilinx SDK\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nOUT_EDGE_COUNT: 1\nOUT_EDGE: INFORMED_BY -> STAGE3:PROJECT-B (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ee40e658fb",
      "node_id": "STAGE3:PROJECT-B",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:PROJECT-B\nNODE_TYPE: PROJECT\nPROJECT_ID: PROJECT-B\nNAME: axi_example\nCONFIDENCE: HIGH\nATTR::board\n- Digilent Nexys Video\nATTR::confidence\n- HIGH\nATTR::description\n- AXI bus mimarisi eitim / validasyon test suite\nATTR::developer\n- In-house\nATTR::fpga_part\n- xc7a200tsbg484-1\nATTR::language\n- Verilog\nATTR::last_updated\n- 2026-02-23\nATTR::name\n- axi_example\nATTR::project_id\n- PROJECT-B\nATTR::project_type\n- educational\nATTR::root_requirement\n- AXI-REQ-L0-001\nATTR::tool\n- Vivado 2025.1\nATTR::version\n- 1\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz\nIN_EDGE_COUNT: 1\nIN_EDGE: INFORMED_BY <- STAGE3:PROJECT-A (confidence=MEDIUM)",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bcab403812",
      "node_id": "STAGE3:SDOC-A-001",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-001\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-001\nCONFIDENCE: HIGH\nATTR::description\n- AXI-Stream  FIFO dntrc RTL modl\nATTR::doc_id\n- SDOC-A-001\nATTR::language\n- Verilog\nATTR::lines\n- 36\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\nATTR::type\n- hdl_source\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:85cf766d3c",
      "node_id": "STAGE3:SDOC-A-002",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-002\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-002\nCONFIDENCE: HIGH\nATTR::description\n- FIFO  PWM ses k dntrc RTL modl\nATTR::doc_id\n- SDOC-A-002\nATTR::language\n- Verilog\nATTR::lines\n- 38\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\nATTR::type\n- hdl_source\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3931a1a681",
      "node_id": "STAGE3:SDOC-A-003",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-003\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-003\nCONFIDENCE: HIGH\nATTR::description\n- Phase accumulator tabanl donanm ton reteci\nATTR::doc_id\n- SDOC-A-003\nATTR::language\n- Verilog\nATTR::lines\n- 73\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\nATTR::type\n- hdl_source\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4750771e12",
      "node_id": "STAGE3:SDOC-A-004",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-004\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-004\nCONFIDENCE: HIGH\nATTR::description\n- MicroBlaze SDK uygulamas  DMA kontrol, WAV parser, demo modlar\nATTR::doc_id\n- SDOC-A-004\nATTR::language\n- C\nATTR::lines\n- 395\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\nATTR::type\n- sw_source\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:783f46a506",
      "node_id": "STAGE3:SDOC-A-005",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-005\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-005\nCONFIDENCE: HIGH\nATTR::description\n- Vivado Block Design recreation script\nATTR::doc_id\n- SDOC-A-005\nATTR::lines\n- 744\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ba9e8b80fc",
      "node_id": "STAGE3:SDOC-A-006",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-006\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-006\nCONFIDENCE: HIGH\nATTR::description\n- Pin ve timing constraint dosyas\nATTR::doc_id\n- SDOC-A-006\nATTR::lines\n- 211\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\nATTR::type\n- constraint\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:772f70c1e2",
      "node_id": "STAGE3:SDOC-A-007",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-007\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-007\nCONFIDENCE: HIGH\nATTR::description\n- Proje konfigrasyon dosyas  part tanm\nATTR::doc_id\n- SDOC-A-007\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:58345bd8f7",
      "node_id": "STAGE3:SDOC-A-008",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-008\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-008\nCONFIDENCE: HIGH\nATTR::description\n- Proje README  bilinen sorunlar ve kullanm talimatlar\nATTR::doc_id\n- SDOC-A-008\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md\nATTR::type\n- documentation\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f2ac2a8b7c",
      "node_id": "STAGE3:SDOC-A-009",
      "project_id": "PROJECT-A",
      "text": "NODE_ID: STAGE3:SDOC-A-009\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-A\nNAME: SDOC-A-009\nCONFIDENCE: HIGH\nATTR::description\n- Custom PWM audio bus interface tanm\nATTR::doc_id\n- SDOC-A-009\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/repo/local/if/pwm_audio/pwm_audio_rtl.xml\nATTR::type\n- ip_definition\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:395dd12373",
      "node_id": "STAGE3:SDOC-B-001",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-001\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-001\nCONFIDENCE: HIGH\nATTR::description\n- Standalone AXI GPIO wrapper  AXI tie-off pattern\nATTR::doc_id\n- SDOC-B-001\nATTR::language\n- Verilog\nATTR::lines\n- 37\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\nATTR::type\n- hdl_source\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:da915f5652",
      "node_id": "STAGE3:SDOC-B-002",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-002\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-002\nCONFIDENCE: HIGH\nATTR::availability\n- missing_in_workspace\nATTR::description\n- 4-bit counter test modl (repo'da dorulanamad, PARSE_UNCERTAIN)\nATTR::doc_id\n- SDOC-B-002\nATTR::language\n- Verilog\nATTR::lines\n- 0\nATTR::path\n- [MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/simple_working/simple_project.srcs/sources_1/new/simple_top.v\nATTR::type\n- hdl_source_missing\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c47d605b4c",
      "node_id": "STAGE3:SDOC-B-003",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-003\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-003\nCONFIDENCE: HIGH\nATTR::availability\n- missing_in_workspace\nATTR::description\n- MicroBlaze + GPIO block design (repo'da dorulanamad, PARSE_UNCERTAIN)\nATTR::doc_id\n- SDOC-B-003\nATTR::path\n- [MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/axi_example_build/axi_example_build.srcs/sources_1/bd/axi_gpio_bd/axi_gpio_bd.bd\nATTR::type\n- block_design_missing\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c9c0b79b69",
      "node_id": "STAGE3:SDOC-B-004",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-004\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-004\nCONFIDENCE: HIGH\nATTR::description\n- Nexys Video pin constraint dosyas\nATTR::doc_id\n- SDOC-B-004\nATTR::lines\n- 29\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\nATTR::type\n- constraint\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5ee5551795",
      "node_id": "STAGE3:SDOC-B-005",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-005\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-005\nCONFIDENCE: HIGH\nATTR::description\n- Standalone GPIO proje oluturma scripti\nATTR::doc_id\n- SDOC-B-005\nATTR::lines\n- 132\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple_gpio.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f76b5a90c9",
      "node_id": "STAGE3:SDOC-B-006",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-006\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-006\nCONFIDENCE: HIGH\nATTR::description\n- Minimal MicroBlaze BD oluturma scripti\nATTR::doc_id\n- SDOC-B-006\nATTR::lines\n- 161\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4857e285ef",
      "node_id": "STAGE3:SDOC-B-007",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-007\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-007\nCONFIDENCE: HIGH\nATTR::description\n- Mevcut projeye AXI GPIO ekleme scripti\nATTR::doc_id\n- SDOC-B-007\nATTR::lines\n- 156\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ae18d21d6f",
      "node_id": "STAGE3:SDOC-B-008",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-008\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-008\nCONFIDENCE: HIGH\nATTR::description\n- Sentez altrma ve rapor retme scripti\nATTR::doc_id\n- SDOC-B-008\nATTR::lines\n- 81\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/run_synthesis.tcl\nATTR::type\n- tcl_script\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f6cdbfe9d5",
      "node_id": "STAGE3:SDOC-B-009",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-009\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-009\nCONFIDENCE: HIGH\nATTR::description\n- Sentez sonular raporu  timing ve kaynak kullanm\nATTR::doc_id\n- SDOC-B-009\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\nATTR::type\n- documentation\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:53ed14f8b1",
      "node_id": "STAGE3:SDOC-B-010",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-010\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-010\nCONFIDENCE: HIGH\nATTR::description\n- Detayl kaynak kullanm raporu\nATTR::doc_id\n- SDOC-B-010\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\nATTR::type\n- report\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:656e87086c",
      "node_id": "STAGE3:SDOC-B-011",
      "project_id": "PROJECT-B",
      "text": "NODE_ID: STAGE3:SDOC-B-011\nNODE_TYPE: SOURCE_DOC\nPROJECT_ID: PROJECT-B\nNAME: SDOC-B-011\nCONFIDENCE: HIGH\nATTR::description\n- Proje README  Trke/ngilizce dokmantasyon\nATTR::doc_id\n- SDOC-B-011\nATTR::path\n- /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\nATTR::type\n- documentation\nSOURCE_REF: file=/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt line=None section=None\nSOURCE_SNIPPET: FPGA_RAG_ISTER_DOKUMANI_v2.txt :: L1: # FPGA RAG v2  Proje ster ve Metadata Dokman (Gncellenmi) | L2: ## Nexys-A7-100T-DMA-Audio & axi_example Karlatrmal Analiz",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z",
        "chunk": {
          "method": "field_aware_overlap_v1",
          "index": 1,
          "total": 1,
          "max_tokens": 120,
          "overlap_tokens": 24,
          "snippet_radius": 1
        }
      },
      "confidence": "HIGH"
    }
  ],
  "commit_metadata": {
    "prepared": true,
    "source_architecture": "/Users/testpc1/Downloads/fpga_rag_architecture_v2.md",
    "source_requirements": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
    "projects": {
      "PROJECT-A": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
      "PROJECT-B": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example"
    },
    "timestamp": "2026-02-24T06:12:51Z",
    "vector_chunking": {
      "method": "field_aware_overlap_v1",
      "nodes": 296,
      "vector_chunks": 417,
      "avg_chunks_per_node": 1.409,
      "max_chunks_on_single_node": 4,
      "max_tokens": 120,
      "overlap_tokens": 24,
      "snippet_radius": 1
    }
  }
}
