Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/34-openroad-cts/mult.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.25
[INFO] Setting input delay to: 1.25
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0094] Found 3 endpoints with setup violations.
[INFO RSZ-0099] Repairing 3 out of 3 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |   -0.382 |       -0.6 |      3 | _769_/D
       10 |       0 |       5 |        0 |      0 |     4 |   -0.022 |       -0.0 |      3 | _769_/D
       11 |       0 |       6 |        0 |      0 |     4 |    0.064 |        0.0 |      1 | _769_/D
       12 |       0 |       6 |        0 |      0 |     4 |    0.064 |        0.0 |      0 | _769_/D
       13 |       0 |       6 |        0 |      0 |     4 |    0.064 |        0.0 |      0 | _769_/D
    final |       0 |       6 |        0 |      0 |     4 |    0.064 |        0.0 |      0 | _769_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0041] Resized 6 instances.
[INFO RSZ-0043] Swapped pins on 4 instances.
[INFO RSZ-0046] Found 9 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.028 |  -0.137 | _769_/D
    final |       0 |       9 |            0 |   0.107 |   0.000 | _761_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 9 hold buffers.
Placement Analysis
---------------------------------
total displacement         72.0 u
average displacement        0.1 u
max displacement            5.0 u
original HPWL            7363.5 u
legalized HPWL           7634.3 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 194 instances
[INFO DPL-0021] HPWL before            7634.3 u
[INFO DPL-0022] HPWL after             7431.4 u
[INFO DPL-0023] HPWL delta               -2.7 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                72     270.26
  Tap cell                                133     166.41
  Clock buffer                             10     238.98
  Timing Repair Buffer                     71     409.14
  Inverter                                 71     266.51
  Clock inverter                            6      92.59
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          306    2103.27
  Total                                   733    5148.69
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/36-openroad-resizertimingpostcts/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/36-openroad-resizertimingpostcts/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/36-openroad-resizertimingpostcts/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/36-openroad-resizertimingpostcts/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/36-openroad-resizertimingpostcts/mult.sdc'…
