Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 276B2B9AE2A
	for <lists+qemu-devel@lfdr.de>; Wed, 24 Sep 2025 18:35:20 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v1SQp-0001EN-Hg; Wed, 24 Sep 2025 12:33:27 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1v1SQe-0001Aq-OD
 for qemu-devel@nongnu.org; Wed, 24 Sep 2025 12:33:16 -0400
Received: from mail-wm1-x331.google.com ([2a00:1450:4864:20::331])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1v1SQW-0007gp-Jz
 for qemu-devel@nongnu.org; Wed, 24 Sep 2025 12:33:15 -0400
Received: by mail-wm1-x331.google.com with SMTP id
 5b1f17b1804b1-46e2c3b6d4cso7345565e9.3
 for <qemu-devel@nongnu.org>; Wed, 24 Sep 2025 09:33:06 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1758731582; x=1759336382; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=jISvhkEG0ICYaL8bPwKoykPcpk+ajEu3fO0N/ok09zg=;
 b=XtLjbJRG+z8GC+YlMQSTRE6emCFtfAyzNJ2bu1JdVnkFtvivv3o5p3b8XHr+RzaFNC
 1eqiqvC9fb8/aHzWYNN4YIS164wRQvdVx+00QBivXEESSDuAp39pc1RqsyjAzXGuNO2a
 rOwtpB0UeCshRG0OY8kKcTlWn4Gt1JoQZnxRlDzpBLamgKlt26QvrbyUvjCAIB7vr6jC
 s5zR56/dhqk5jVp/eeG4kys1uUfAd319aBs7cL35HCDA31ql0KK8DktsMTSXjpQ5gw0s
 nxeUYmVGWgf2OkFRu9ZHw9i1O5dGmeGZRk/dpBow7Tz/5aDy6B0snSq79OT3iytkmDgr
 fTlA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1758731582; x=1759336382;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=jISvhkEG0ICYaL8bPwKoykPcpk+ajEu3fO0N/ok09zg=;
 b=RLvxhrl8whWSJOk9XfSWhVBuLePTipZSKQfbBsnzfNmsuzzqh+DbfIJS+6IUBCB2x3
 IHadUo0dRiaZXi5ggCW9J41jj6xNop1RJcehGokcAB12a+/GAtYQyNJ8igC+KtTaKsc4
 +HAUUBPriA0w99zcIrO5bELc/gIl7qt8x4hqWgvVbOA0a68UJPpPHj3ur6rQblwdW99T
 q9kHsRXGcPF5g6MHMoC1dGu5aUE6v8yx1xcNLy8RKOQZQlHZgrAQ2yIUfmwO9keJAxPU
 ZsY71uE0PYy7Ba40tLuFoPvEDxdfW83XhjKg5aYGHaXY/GmZ7ggia+JnR7TU2B4MUuKq
 Q0NA==
X-Gm-Message-State: AOJu0YxcGzz3l25lCf6JJZt07G3Ep5Y6fnwDQCC792v61zsk2/RNxn7u
 QdV8AT6aWdbhRwdPBC66ZhMDnsdvahPvU4h2B9WNahzZV1HvSRVAqm9PZJlsfy9jM5sW/ycsMkh
 +5bg4BxtwMg==
X-Gm-Gg: ASbGncv65TNmDC5GVL4UOPisgSXyt6aJHpSl3YJSEc41kpyT8/1fQOWyJiV5tfHhh6E
 X4TlJGeIYPc9l/G9B8POm6jT4T2FQv8IfR1h75DliLf/8Us+P4P0Ic+aaywMIJwt/QESa73mEvh
 m+NVlGng/zd3JeBhOHzhLi1wow6GveIidzZlxzEUzSPDNbxg1ychVGs2/gSnXO+srKb42m0jDVi
 ztQU7JhrV1AwExUr8YXkymVs1FwWxFC5bU/AiAjk7Om4kp7VziSYd7s/0kxnBgK3c9dF6Ge0Xfs
 otwxvOyVV5uzl+AD1dWGqdcj1rohuTICh6Wy7LK0Od7Yvvdhi+GvaZG1RXvfh+JJFCFRo/w6HCZ
 ciy7KVGAawbFDwehFgTtR/lEuiM2A/EhSoVYkJlQrs/Aspzbq1hQ43TGDl97KZfcViXJa547Dps
 MogF1TQtk=
X-Google-Smtp-Source: AGHT+IFPF6d4AnD+/sZd5i38CacA0nVu4/2RlaazzcXsr8xatW9blfVXpCP9asweDlwq/E2oS+JL9g==
X-Received: by 2002:a05:6000:2f87:b0:404:c253:4dc with SMTP id
 ffacd0b85a97d-40e4c0e95d3mr604262f8f.53.1758731581884; 
 Wed, 24 Sep 2025 09:33:01 -0700 (PDT)
Received: from localhost.localdomain (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-4086b7dd760sm4772741f8f.52.2025.09.24.09.33.01
 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);
 Wed, 24 Sep 2025 09:33:01 -0700 (PDT)
From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, Peter Maydell <peter.maydell@linaro.org>,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
Subject: [PATCH 1/3] target/arm: Convert power control DPRINTF() uses to trace
 events
Date: Wed, 24 Sep 2025 18:32:52 +0200
Message-ID: <20250924163255.51145-2-philmd@linaro.org>
X-Mailer: git-send-email 2.51.0
In-Reply-To: <20250924163255.51145-1-philmd@linaro.org>
References: <20250924163255.51145-1-philmd@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::331;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x331.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
 target/arm/arm-powerctl.c | 26 ++++++++------------------
 target/arm/trace-events   |  6 ++++++
 2 files changed, 14 insertions(+), 18 deletions(-)

diff --git a/target/arm/arm-powerctl.c b/target/arm/arm-powerctl.c
index 20c70c7d6bb..a788376d1d3 100644
--- a/target/arm/arm-powerctl.c
+++ b/target/arm/arm-powerctl.c
@@ -17,24 +17,12 @@
 #include "qemu/main-loop.h"
 #include "system/tcg.h"
 #include "target/arm/multiprocessing.h"
-
-#ifndef DEBUG_ARM_POWERCTL
-#define DEBUG_ARM_POWERCTL 0
-#endif
-
-#define DPRINTF(fmt, args...) \
-    do { \
-        if (DEBUG_ARM_POWERCTL) { \
-            fprintf(stderr, "[ARM]%s: " fmt , __func__, ##args); \
-        } \
-    } while (0)
+#include "trace.h"
 
 CPUState *arm_get_cpu_by_id(uint64_t id)
 {
     CPUState *cpu;
 
-    DPRINTF("cpu %" PRId64 "\n", id);
-
     CPU_FOREACH(cpu) {
         ARMCPU *armcpu = ARM_CPU(cpu);
 
@@ -102,9 +90,9 @@ int arm_set_cpu_on(uint64_t cpuid, uint64_t entry, uint64_t context_id,
 
     assert(bql_locked());
 
-    DPRINTF("cpu %" PRId64 " (EL %d, %s) @ 0x%" PRIx64 " with R0 = 0x%" PRIx64
-            "\n", cpuid, target_el, target_aa64 ? "aarch64" : "aarch32", entry,
-            context_id);
+    trace_arm_powerctl_set_cpu_on(cpuid, target_el,
+                                  target_aa64 ? "aarch64" : "aarch32",
+                                  entry, context_id);
 
     /* requested EL level need to be in the 1 to 3 range */
     assert((target_el > 0) && (target_el < 4));
@@ -208,6 +196,8 @@ int arm_set_cpu_on_and_reset(uint64_t cpuid)
 
     assert(bql_locked());
 
+    trace_arm_powerctl_set_cpu_on_and_reset(cpuid);
+
     /* Retrieve the cpu we are powering up */
     target_cpu_state = arm_get_cpu_by_id(cpuid);
     if (!target_cpu_state) {
@@ -261,7 +251,7 @@ int arm_set_cpu_off(uint64_t cpuid)
 
     assert(bql_locked());
 
-    DPRINTF("cpu %" PRId64 "\n", cpuid);
+    trace_arm_powerctl_set_cpu_off(cpuid);
 
     /* change to the cpu we are powering up */
     target_cpu_state = arm_get_cpu_by_id(cpuid);
@@ -297,7 +287,7 @@ int arm_reset_cpu(uint64_t cpuid)
 
     assert(bql_locked());
 
-    DPRINTF("cpu %" PRId64 "\n", cpuid);
+    trace_arm_powerctl_set_cpu_off(cpuid);
 
     /* change to the cpu we are resetting */
     target_cpu_state = arm_get_cpu_by_id(cpuid);
diff --git a/target/arm/trace-events b/target/arm/trace-events
index 4438dce7bec..252c05a9ebe 100644
--- a/target/arm/trace-events
+++ b/target/arm/trace-events
@@ -13,3 +13,9 @@ arm_gt_update_irq(int timer, int irqstate) "gt_update_irq: timer %d irqstate %d"
 
 # kvm.c
 kvm_arm_fixup_msi_route(uint64_t iova, uint64_t gpa) "MSI iova = 0x%"PRIx64" is translated into 0x%"PRIx64
+
+# arm-powerctl.c
+arm_powerctl_set_cpu_on(uint64_t mp_aff, unsigned target_el, const char *mode, uint64_t entry, uint64_t context_id) "cpu %" PRIu64 " (EL %u, %s) @ 0x%" PRIx64 " with R0 = 0x%" PRIx64
+arm_powerctl_set_cpu_on_and_reset(uint64_t mp_aff) "cpu %" PRIu64
+arm_powerctl_set_cpu_off(uint64_t mp_aff) "cpu %" PRIu64
+arm_powerctl_reset_cpu(uint64_t mp_aff) "cpu %" PRIu64
-- 
2.51.0


