{
  "module_name": "mtk-pm-domains.h",
  "hash_id": "4128894048f3f6458a529f1c9e60a59ddbafe8c87e4f7414a46c2d1073fe9080",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mtk-pm-domains.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MTK_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MTK_PM_DOMAINS_H\n\n#define MTK_SCPD_ACTIVE_WAKEUP\t\tBIT(0)\n#define MTK_SCPD_FWAIT_SRAM\t\tBIT(1)\n#define MTK_SCPD_SRAM_ISO\t\tBIT(2)\n#define MTK_SCPD_KEEP_DEFAULT_OFF\tBIT(3)\n#define MTK_SCPD_DOMAIN_SUPPLY\t\tBIT(4)\n \n#define MTK_SCPD_ALWAYS_ON\t\tBIT(5)\n#define MTK_SCPD_EXT_BUCK_ISO\t\tBIT(6)\n#define MTK_SCPD_CAPS(_scpd, _x)\t((_scpd)->data->caps & (_x))\n\n#define SPM_VDE_PWR_CON\t\t\t0x0210\n#define SPM_MFG_PWR_CON\t\t\t0x0214\n#define SPM_VEN_PWR_CON\t\t\t0x0230\n#define SPM_ISP_PWR_CON\t\t\t0x0238\n#define SPM_DIS_PWR_CON\t\t\t0x023c\n#define SPM_CONN_PWR_CON\t\t0x0280\n#define SPM_VEN2_PWR_CON\t\t0x0298\n#define SPM_AUDIO_PWR_CON\t\t0x029c\n#define SPM_MFG_2D_PWR_CON\t\t0x02c0\n#define SPM_MFG_ASYNC_PWR_CON\t\t0x02c4\n#define SPM_USB_PWR_CON\t\t\t0x02cc\n\n#define SPM_PWR_STATUS\t\t\t0x060c\n#define SPM_PWR_STATUS_2ND\t\t0x0610\n\n#define PWR_STATUS_CONN\t\t\tBIT(1)\n#define PWR_STATUS_DISP\t\t\tBIT(3)\n#define PWR_STATUS_MFG\t\t\tBIT(4)\n#define PWR_STATUS_ISP\t\t\tBIT(5)\n#define PWR_STATUS_VDEC\t\t\tBIT(7)\n#define PWR_STATUS_VENC_LT\t\tBIT(20)\n#define PWR_STATUS_VENC\t\t\tBIT(21)\n#define PWR_STATUS_MFG_2D\t\tBIT(22)\n#define PWR_STATUS_MFG_ASYNC\t\tBIT(23)\n#define PWR_STATUS_AUDIO\t\tBIT(24)\n#define PWR_STATUS_USB\t\t\tBIT(25)\n\n#define SPM_MAX_BUS_PROT_DATA\t\t6\n\n#define _BUS_PROT(_mask, _set, _clr, _sta, _update, _ignore) {\t\\\n\t\t.bus_prot_mask = (_mask),\t\t\t\\\n\t\t.bus_prot_set = _set,\t\t\t\t\\\n\t\t.bus_prot_clr = _clr,\t\t\t\t\\\n\t\t.bus_prot_sta = _sta,\t\t\t\t\\\n\t\t.bus_prot_reg_update = _update,\t\t\t\\\n\t\t.ignore_clr_ack = _ignore,\t\t\t\\\n\t}\n\n#define BUS_PROT_WR(_mask, _set, _clr, _sta)\t\t\t\\\n\t\t_BUS_PROT(_mask, _set, _clr, _sta, false, false)\n\n#define BUS_PROT_WR_IGN(_mask, _set, _clr, _sta)\t\t\\\n\t\t_BUS_PROT(_mask, _set, _clr, _sta, false, true)\n\n#define BUS_PROT_UPDATE(_mask, _set, _clr, _sta)\t\t\\\n\t\t_BUS_PROT(_mask, _set, _clr, _sta, true, false)\n\n#define BUS_PROT_UPDATE_TOPAXI(_mask)\t\t\t\t\\\n\t\tBUS_PROT_UPDATE(_mask,\t\t\t\t\\\n\t\t\t\tINFRA_TOPAXI_PROTECTEN,\t\t\\\n\t\t\t\tINFRA_TOPAXI_PROTECTEN,\t\t\\\n\t\t\t\tINFRA_TOPAXI_PROTECTSTA1)\n\nstruct scpsys_bus_prot_data {\n\tu32 bus_prot_mask;\n\tu32 bus_prot_set;\n\tu32 bus_prot_clr;\n\tu32 bus_prot_sta;\n\tbool bus_prot_reg_update;\n\tbool ignore_clr_ack;\n};\n\n \nstruct scpsys_domain_data {\n\tconst char *name;\n\tu32 sta_mask;\n\tint ctl_offs;\n\tu32 sram_pdn_bits;\n\tu32 sram_pdn_ack_bits;\n\tint ext_buck_iso_offs;\n\tu32 ext_buck_iso_mask;\n\tu8 caps;\n\tconst struct scpsys_bus_prot_data bp_infracfg[SPM_MAX_BUS_PROT_DATA];\n\tconst struct scpsys_bus_prot_data bp_smi[SPM_MAX_BUS_PROT_DATA];\n\tint pwr_sta_offs;\n\tint pwr_sta2nd_offs;\n};\n\nstruct scpsys_soc_data {\n\tconst struct scpsys_domain_data *domains_data;\n\tint num_domains;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}