EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# allwinner-a13
#
DEF allwinner-a13 U 0 40 Y Y 1 F N
F0 "U" -1300 5550 60 H V C CNN
F1 "allwinner-a13" 50 150 197 V V C CNN
F2 "" 1700 3100 60 H I C CNN
F3 "" 1700 3100 60 H I C CNN
DRAW
S -1400 5450 1500 -5300 0 1 0 N
X PC5/NRE 1 -1650 -4100 200 R 50 50 1 1 I
X PC4/NCE0 2 -1650 -4000 200 R 50 50 1 1 I
X PC3/NCE1/SPI0_CS0 3 -1650 -3900 200 R 50 50 1 1 I
X VDD1_CPU 4 -1600 4850 200 R 50 50 1 1 I
X VCC1 5 -1600 5350 200 R 50 50 1 1 I
X PC2/NCLE/SPI0_CLK 6 -1650 -3800 200 R 50 50 1 1 I
X PC1/NALE/SPI0_MISO 7 -1650 -3700 200 R 50 50 1 1 I
X PC0/NWE/SPI0_MOSI 8 -1650 -3600 200 R 50 50 1 1 I
X VDD2_CPU 9 -1600 4750 200 R 50 50 1 1 I
X GND ~ -1600 2350 200 R 50 50 1 1 I
X PB10/SPI2_CS1/EINT24 10 -1650 -2950 200 R 50 50 1 1 I
X DDR3_D6 20 1700 4750 200 L 50 50 1 1 I
X VCC2_DRAM 30 -1600 3150 200 R 50 50 1 1 I
X DDR3_D1 40 1700 5250 200 L 50 50 1 1 I
X DDR3_A12 50 1700 2450 200 L 50 50 1 1 I
X DDR3_WE 60 1700 1150 200 L 50 50 1 1 I
X DDR3_RST 70 1700 1450 200 L 50 50 1 1 I
X VRP 80 -1600 1450 200 R 50 50 1 1 I
X TPY1 90 -1600 -1000 200 R 50 50 1 1 I
X VDD3_CPU 11 -1600 4650 200 R 50 50 1 1 I
X DDR3_D2 21 1700 5150 200 L 50 50 1 1 I
X DDR3_DQS0 31 1700 850 200 L 50 50 1 1 I
X DDR3_D3 41 1700 5050 200 L 50 50 1 1 I
X DDR3_A4 51 1700 3250 200 L 50 50 1 1 I
X DDR3_BA2 61 1700 1850 200 L 50 50 1 1 I
X DDR3_A7 71 1700 2950 200 L 50 50 1 1 I
X AVCC 81 -1600 2650 200 R 50 50 1 1 I
X X24M_OUT 91 -1600 2050 200 R 50 50 1 1 I
X PG9/SPI1_CS0/UART3_TX/EINT9 12 1700 -4900 200 L 50 50 1 1 I
X DDR3_D0 22 1700 5350 200 L 50 50 1 1 I
X DDR3_DQS0_N 32 1700 750 200 L 50 50 1 1 I
X DDR3_D7 42 1700 4650 200 L 50 50 1 1 I
X DDR3_A1 52 1700 3550 200 L 50 50 1 1 I
X VCC5_DRAM 62 -1600 2850 200 R 50 50 1 1 I
X DDR3_ODT 72 1700 450 200 L 50 50 1 1 I
X VRA2 82 -1600 1150 200 R 50 50 1 1 I
X X24MIN 92 -1600 2150 200 R 50 50 1 1 I
X PG10/SPI1_CLK/UART3_RX/EINT10 13 1700 -5000 200 L 50 50 1 1 I
X VCC1_DRAM 23 -1600 3250 200 R 50 50 1 1 I
X DDR3_DQS1 33 1700 650 200 L 50 50 1 1 I
X VCC3_DRAM 43 -1600 3050 200 R 50 50 1 1 I
X VCC4_DRAM 53 -1600 2950 200 R 50 50 1 1 I
X DDR3_BA0 63 1700 2050 200 L 50 50 1 1 I
X VDD2_INT 73 -1600 3800 200 R 50 50 1 1 I
X VRA1 83 -1600 1250 200 R 50 50 1 1 I
X UDM0 93 -1600 450 200 R 50 50 1 1 I
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 1700 -5100 200 L 50 50 1 1 I
X DDR3_D11 24 1750 4250 200 L 50 50 1 1 I
X DDR3_DQS1_N 34 1700 550 200 L 50 50 1 1 I
X DDR3_D5 44 1700 4850 200 L 50 50 1 1 I
X DDR3_A6 54 1700 3050 200 L 50 50 1 1 I
X DDR3_A0 64 1700 3650 200 L 50 50 1 1 I
X HPOUTL 74 -1600 -150 200 R 50 50 1 1 I
X MICIN1 84 -1600 150 200 R 50 50 1 1 I
X UDP0 94 -1600 550 200 R 50 50 1 1 I
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 1700 -5200 200 L 50 50 1 1 I
X DDR3_D9 25 1700 4450 200 L 50 50 1 1 I
X VDD1_INT 35 -1600 3900 200 R 50 50 1 1 I
X DDR3_CK 45 1700 1750 200 L 50 50 1 1 I
X DDR3_A8 55 1700 2850 200 L 50 50 1 1 I
X HPBP 75 -1600 -450 200 R 50 50 1 1 I
X VMIC 85 -1600 250 200 R 50 50 1 1 I
X UDM1 95 -1600 650 200 R 50 50 1 1 I
X VDD4_CPU 16 -1600 4550 200 R 50 50 1 1 I
X DDR3_D13 26 1750 4050 200 L 50 50 1 1 I
X DDR3_D12 36 1750 4150 200 L 50 50 1 1 I
X DDR3_CK_N 46 1700 1650 200 L 50 50 1 1 I
X DDR3_A11 56 1700 2550 200 L 50 50 1 1 I
X DDR3_A2 66 1700 3450 200 L 50 50 1 1 I
X DDR3_A3 66 1700 3350 200 L 50 50 1 1 I
X V33_HP 76 -1600 -50 200 R 50 50 1 1 I
X LRADC 86 -1600 -650 200 R 50 50 1 1 I
X UDP1 96 -1600 750 200 R 50 50 1 1 I
X DZQ 17 1700 150 200 L 50 50 1 1 I
X DDR3_D15 27 1750 3850 200 L 50 50 1 1 I
X DDR3_D8 37 1700 4550 200 L 50 50 1 1 I
X DDR3_CKE 47 1700 1550 200 L 50 50 1 1 I
X DDR3_A14 57 1700 2250 200 L 50 50 1 1 I
X DDR3_A5 67 1700 3150 200 L 50 50 1 1 I
X HP_COM 77 -1600 -250 200 R 50 50 1 1 I
X TPX2 87 -1600 -1100 200 R 50 50 1 1 I
X V33_USB 97 -1600 950 200 R 50 50 1 1 I
X SVREF 18 1700 250 200 L 50 50 1 1 I
X DDR3_DM1 28 1700 950 200 L 50 50 1 1 I
X DDR3_D14 38 1750 3950 200 L 50 50 1 1 I
X DDR3_A10 48 1700 2650 200 L 50 50 1 1 I
X DDR3_RAS 58 1700 1250 200 L 50 50 1 1 I
X DDR3_A13 68 1700 2350 200 L 50 50 1 1 I
X HP_OUTR 78 -1600 -350 200 R 50 50 1 1 I
X TPY2 88 -1600 -1200 200 R 50 50 1 1 I
X VDD3_INT 98 -1600 3700 200 R 50 50 1 1 I
X DDR3_D4 19 1700 4950 200 L 50 50 1 1 I
X DDR3_DM0 29 1700 1050 200 L 50 50 1 1 I
X DDR3_D10 39 1750 4350 200 L 50 50 1 1 I
X DDR3_BA1 49 1700 1950 200 L 50 50 1 1 I
X DDR3_CAS 59 1700 1350 200 L 50 50 1 1 I
X DDR3_A9 69 1700 2750 200 L 50 50 1 1 I
X AGND 79 -1600 2550 200 R 50 50 1 1 I
X TPX1 89 -1600 -900 200 R 50 50 1 1 I
X NC 99 -1600 -1500 200 R 50 50 1 1 I
X VCC2 100 -1600 5250 200 R 50 50 1 1 I
X PF2/SDC0_CLK/UART0_TX 110 1700 -3900 200 L 50 50 1 1 I
X PE6/CSI_D2/SDC2_D2 120 1700 -2950 200 L 50 50 1 1 I
X PD23/LCD_D23 130 1700 -1750 200 L 50 50 1 1 I
X PD11/LCD_D11 140 1700 -750 200 L 50 50 1 1 I
X PB3/IR_TX/SPI2_MISO/EINT-17 150 -1650 -2750 200 R 50 50 1 1 I
X PB18/TWI2_SDA 160 -1650 -3350 200 R 50 50 1 1 I
X PC11/NDQ3/SDC2_D3 170 -1650 -4700 200 R 50 50 1 1 I
X PB0/TWIO-SCK 101 -1650 -2450 200 R 50 50 1 1 I
X PF3/SDC0_CMD/JTAG_TD0 111 1700 -4000 200 L 50 50 1 1 I
X PE7/CSI_D3/SDC2_D3 121 1700 -3050 200 L 50 50 1 1 I
X PD22/LCD_D22 131 1700 -1650 200 L 50 50 1 1 I
X PD10/LCD_D10 141 1700 -650 200 L 50 50 1 1 I
X PG4/UART1_RX/EINT4 151 1700 -4800 200 L 50 50 1 1 I
X PB17/TWI2_SCK 161 -1650 -3250 200 R 50 50 1 1 I
X PC10/NDQ2/SDC2_D2 171 -1650 -4600 200 R 50 50 1 1 I
X PB1/TWI0-SDA 102 -1650 -2550 200 R 50 50 1 1 I
X PF4/SDC0_D3/UART0_RX 112 1700 -4100 200 L 50 50 1 1 I
X PE8/CSI_D4/SDC2_CMD 122 1700 -3150 200 L 50 50 1 1 I
X PD21/LCD_D21 132 1700 -1550 200 L 50 50 1 1 I
X VCC3 142 -1600 5150 200 R 50 50 1 1 I
X PG3/UART1_TX/EINT3 152 1700 -4700 200 L 50 50 1 1 I
X PC19/NDQS 162 -1650 -5200 200 R 50 50 1 1 I
X PC9/NDQ1/SDC2_D1 172 -1650 -4500 200 R 50 50 1 1 I
X PB2/PWM/SPI2_MOSI/EINT16 103 -1650 -2650 200 R 50 50 1 1 I
X PF5/SDC0_D2/JTAG_TCK 113 1700 -4200 200 L 50 50 1 1 I
X PE9/CSI_D5/SDC2_CLK 123 1700 -3250 200 L 50 50 1 1 I
X PD20/LCD_D20 133 1700 -1450 200 L 50 50 1 1 I
X PD7/LCD_D7 143 1700 -550 200 L 50 50 1 1 I
X PG2/EINT2 153 1700 -4600 200 L 50 50 1 1 I
X VCC4 163 -1600 5050 200 R 50 50 1 1 I
X VDD8_CPU 173 -1600 4150 200 R 50 50 1 1 I
X PB4/IR_RX/EINT18 104 -1650 -2850 200 R 50 50 1 1 I
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 1700 -2350 200 L 50 50 1 1 I
X PE10/CSI_D6/UART1_TX 124 1700 -3350 200 L 50 50 1 1 I
X PD19/LCD_D19 134 1700 -1350 200 L 50 50 1 1 I
X PD6/LCD_D6 144 1700 -450 200 L 50 50 1 1 I
X PG1/EINT1 154 1700 -4500 200 L 50 50 1 1 I
X VDD6_CPU 164 -1600 4350 200 R 50 50 1 1 I
X PC8/NDQ0/SDC2_D0 174 -1650 -4400 200 R 50 50 1 1 I
X PB15/TWI1_SCK 105 -1650 -3050 200 R 50 50 1 1 I
X PE1/CSI_MCLK/SPI2/CLK/EINT15 115 1700 -2450 200 L 50 50 1 1 I
X PE11/CSI_D7/UART1_RX 125 1700 -3450 200 L 50 50 1 1 I
X PD18/LCD_D18 135 1700 -1250 200 L 50 50 1 1 I
X PD5/LCD_D5 145 1700 -350 200 L 50 50 1 1 I
X PG0/EINT0 155 1700 -4400 200 L 50 50 1 1 I
X PC15/NDQ7/SDC2_D7 165 -1650 -5100 200 R 50 50 1 1 I
X PC7/NRB1/SDC2_CLK 175 -1650 -4300 200 R 50 50 1 1 I
X PB16/TWI1_SDA 106 -1650 -3150 200 R 50 50 1 1 I
X PE2/CSI_HSYMC_SPI2_MOSI 116 1700 -2550 200 L 50 50 1 1 I
X PD27/LCD_VSYNC 126 1700 -2150 200 L 50 50 1 1 I
X PD15/LCD_D15 136 1700 -1150 200 L 50 50 1 1 I
X PD4/LCD_D4 146 1700 -250 200 L 50 50 1 1 I
X VDD5_CPU 156 -1600 4450 200 R 50 50 1 1 I
X PC14/NDQ6/SDC2_D6 166 -1650 -5000 200 R 50 50 1 1 I
X PC6/NRB0/SDC2_CMD 176 -1650 -4200 200 R 50 50 1 1 I
X PF0/SDC0_D1/JTAG_TMS 107 1700 -3700 200 L 50 50 1 1 I
X PE3/CSI_VSYNC/SPI2_MISO 117 1700 -2650 200 L 50 50 1 1 I
X PD26/LCD_HSYNC 127 1700 -2050 200 L 50 50 1 1 I
X PD14/LCD_D14 137 1700 -1050 200 L 50 50 1 1 I
X PD3/LCD_D3 147 1700 -150 200 L 50 50 1 1 I
X UBOOT 157 -1600 1650 200 R 50 50 1 1 I
X PC13/NDQ5/SDC2_D5 167 -1650 -4900 200 R 50 50 1 1 I
X PF1/SDC0_D0/JTAG_TDI 108 1700 -3800 200 L 50 50 1 1 I
X PE4/CSI_D0/SDC2_D0 118 1700 -2750 200 L 50 50 1 1 I
X PD25/LCD_DE 128 1700 -1950 200 L 50 50 1 1 I
X PD13/LCD_D13 138 1700 -950 200 L 50 50 1 1 I
X PD2/LCD_D2 148 1700 -50 200 L 50 50 1 1 I
X NMI_N 158 -1600 1750 200 R 50 50 1 1 I
X PC12/NDQ4/SDC2_D4 168 -1650 -4800 200 R 50 50 1 1 I
X VDD4_INT 109 -1600 3600 200 R 50 50 1 1 I
X PE5/CSI_D1/SDC2_D1 119 1700 -2850 200 L 50 50 1 1 I
X PD24/LCD_CLK 129 1700 -1850 200 L 50 50 1 1 I
X PD12/LCD_D12 139 1700 -850 200 L 50 50 1 1 I
X VDD5_INT 149 -1600 3500 200 R 50 50 1 1 I
X RESET_N 159 -1600 1850 200 R 50 50 1 1 I
X VDD7_CPU 169 -1600 4250 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
