#pragma once 
#include <Register/Utility.hpp>
namespace Kvasir {
//Chip Identifier
    namespace ChipidCidr{    ///<Chip ID Register
        using Addr = Register::Address<0x400e0740,0x00000000,0x00000000,std::uint32_t>;
        ///Version of the Device
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> version{}; 
        ///Embedded Processor
        enum class EprocVal {
            arm946es=0x00000001,     ///<ARM946ES
            arm7tdmi=0x00000002,     ///<ARM7TDMI
            cm3=0x00000003,     ///<Cortex-M3
            arm920t=0x00000004,     ///<ARM920T
            arm926ejs=0x00000005,     ///<ARM926EJS
            ca5=0x00000006,     ///<Cortex-A5
            cm4=0x00000007,     ///<Cortex-M4
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,5),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,EprocVal> eproc{}; 
        namespace EprocValC{
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::arm946es> arm946es{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::arm7tdmi> arm7tdmi{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::cm3> cm3{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::arm920t> arm920t{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::arm926ejs> arm926ejs{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::ca5> ca5{};
            constexpr Register::FieldValue<decltype(eproc)::Type,EprocVal::cm4> cm4{};
        }
        ///Nonvolatile Program Memory Size
        enum class NvpsizVal {
            none=0x00000000,     ///<None
            v8k=0x00000001,     ///<8 Kbytes
            v16k=0x00000002,     ///<16 Kbytes
            v32k=0x00000003,     ///<32 Kbytes
            v64k=0x00000005,     ///<64 Kbytes
            v128k=0x00000007,     ///<128 Kbytes
            v256k=0x00000009,     ///<256 Kbytes
            v512k=0x0000000a,     ///<512 Kbytes
            v1024k=0x0000000c,     ///<1024 Kbytes
            v2048k=0x0000000e,     ///<2048 Kbytes
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(11,8),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,NvpsizVal> nvpsiz{}; 
        namespace NvpsizValC{
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::none> none{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v8k> v8k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v16k> v16k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v32k> v32k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v64k> v64k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v128k> v128k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v256k> v256k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v512k> v512k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v1024k> v1024k{};
            constexpr Register::FieldValue<decltype(nvpsiz)::Type,NvpsizVal::v2048k> v2048k{};
        }
        ///Second Nonvolatile Program Memory Size
        enum class Nvpsiz2Val {
            none=0x00000000,     ///<None
            v8k=0x00000001,     ///<8 Kbytes
            v16k=0x00000002,     ///<16 Kbytes
            v32k=0x00000003,     ///<32 Kbytes
            v64k=0x00000005,     ///<64 Kbytes
            v128k=0x00000007,     ///<128 Kbytes
            v256k=0x00000009,     ///<256 Kbytes
            v512k=0x0000000a,     ///<512 Kbytes
            v1024k=0x0000000c,     ///<1024 Kbytes
            v2048k=0x0000000e,     ///<2048 Kbytes
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(15,12),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Nvpsiz2Val> nvpsiz2{}; 
        namespace Nvpsiz2ValC{
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::none> none{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v8k> v8k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v16k> v16k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v32k> v32k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v64k> v64k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v128k> v128k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v256k> v256k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v512k> v512k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v1024k> v1024k{};
            constexpr Register::FieldValue<decltype(nvpsiz2)::Type,Nvpsiz2Val::v2048k> v2048k{};
        }
        ///Internal SRAM Size
        enum class SramsizVal {
            v48k=0x00000000,     ///<48 Kbytes
            v192k=0x00000001,     ///<192 Kbytes
            v2k=0x00000002,     ///<2 Kbytes
            v6k=0x00000003,     ///<6 Kbytes
            v24k=0x00000004,     ///<24 Kbytes
            v4k=0x00000005,     ///<4 Kbytes
            v80k=0x00000006,     ///<80 Kbytes
            v160k=0x00000007,     ///<160 Kbytes
            v8k=0x00000008,     ///<8 Kbytes
            v16k=0x00000009,     ///<16 Kbytes
            v32k=0x0000000a,     ///<32 Kbytes
            v64k=0x0000000b,     ///<64 Kbytes
            v128k=0x0000000c,     ///<128 Kbytes
            v256k=0x0000000d,     ///<256 Kbytes
            v96k=0x0000000e,     ///<96 Kbytes
            v512k=0x0000000f,     ///<512 Kbytes
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,16),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,SramsizVal> sramsiz{}; 
        namespace SramsizValC{
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v48k> v48k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v192k> v192k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v2k> v2k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v6k> v6k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v24k> v24k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v4k> v4k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v80k> v80k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v160k> v160k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v8k> v8k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v16k> v16k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v32k> v32k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v64k> v64k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v128k> v128k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v256k> v256k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v96k> v96k{};
            constexpr Register::FieldValue<decltype(sramsiz)::Type,SramsizVal::v512k> v512k{};
        }
        ///Architecture Identifier
        enum class ArchVal {
            at91sam9xx=0x00000019,     ///<AT91SAM9xx Series
            at91sam9xexx=0x00000029,     ///<AT91SAM9XExx Series
            at91x34=0x00000034,     ///<AT91x34 Series
            cap7=0x00000037,     ///<CAP7 Series
            cap9=0x00000039,     ///<CAP9 Series
            cap11=0x0000003b,     ///<CAP11 Series
            cm4p=0x0000003c,     ///<CM4P Series
            at91x40=0x00000040,     ///<AT91x40 Series
            at91x42=0x00000042,     ///<AT91x42 Series
            at91x55=0x00000055,     ///<AT91x55 Series
            at91sam7axx=0x00000060,     ///<AT91SAM7Axx Series
            at91sam7aqxx=0x00000061,     ///<AT91SAM7AQxx Series
            at91x63=0x00000063,     ///<AT91x63 Series
            sam4cxxc=0x00000064,     ///<SAM4CxC Series (100-pin version)
            sam4mxxc=0x00000065,     ///<SAM4MxxC Series (100-pin version)
            at91sam7sxx=0x00000070,     ///<AT91SAM7Sxx Series
            at91sam7xcxx=0x00000071,     ///<AT91SAM7XCxx Series
            at91sam7sexx=0x00000072,     ///<AT91SAM7SExx Series
            at91sam7lxx=0x00000073,     ///<AT91SAM7Lxx Series
            at91sam7xxx=0x00000075,     ///<AT91SAM7Xxx Series
            at91sam7slxx=0x00000076,     ///<AT91SAM7SLxx Series
            sam3uxc=0x00000080,     ///<SAM3UxC Series (100-pin version)
            sam3uxe=0x00000081,     ///<SAM3UxE Series (144-pin version)
            sam3axc=0x00000083,     ///<SAM3AxC Series (100-pin version)
            sam3xxc=0x00000084,     ///<SAM3XxC Series (100-pin version)
            sam3xxe=0x00000085,     ///<SAM3XxE Series (144-pin version)
            sam3xxg=0x00000086,     ///<SAM3XxG Series (208/217-pin version)
            sam3sxa=0x00000088,     ///<SAM3SxASeries (48-pin version)
            sam4sxa=0x00000088,     ///<SAM4SxA Series (48-pin version)
            sam3sxb=0x00000089,     ///<SAM3SxB Series (64-pin version)
            sam4sxb=0x00000089,     ///<SAM4SxB Series (64-pin version)
            sam3sxc=0x0000008a,     ///<SAM3SxC Series (100-pin version)
            sam4sxc=0x0000008a,     ///<SAM4SxC Series (100-pin version)
            at91x92=0x00000092,     ///<AT91x92 Series
            sam3nxa=0x00000093,     ///<SAM3NxA Series (48-pin version)
            sam3nxb=0x00000094,     ///<SAM3NxB Series (64-pin version)
            sam3nxc=0x00000095,     ///<SAM3NxC Series (100-pin version)
            sam3sdxb=0x00000099,     ///<SAM3SDxB Series (64-pin version)
            sam3sdxc=0x0000009a,     ///<SAM3SDxC Series (100-pin version)
            sam5a=0x000000a5,     ///<SAM5A
            sam4lxa=0x000000b0,     ///<SAM4LxA Series (48-pin version)
            sam4lxb=0x000000b1,     ///<SAM4LxB Series (64-pin version)
            sam4lxc=0x000000b2,     ///<SAM4LxC Series (100-pin version)
            at75cxx=0x000000f0,     ///<AT75Cxx Series
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(27,20),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,ArchVal> arch{}; 
        namespace ArchValC{
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam9xx> at91sam9xx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam9xexx> at91sam9xexx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x34> at91x34{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::cap7> cap7{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::cap9> cap9{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::cap11> cap11{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::cm4p> cm4p{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x40> at91x40{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x42> at91x42{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x55> at91x55{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7axx> at91sam7axx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7aqxx> at91sam7aqxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x63> at91x63{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4cxxc> sam4cxxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4mxxc> sam4mxxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7sxx> at91sam7sxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7xcxx> at91sam7xcxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7sexx> at91sam7sexx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7lxx> at91sam7lxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7xxx> at91sam7xxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91sam7slxx> at91sam7slxx{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3uxc> sam3uxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3uxe> sam3uxe{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3axc> sam3axc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3xxc> sam3xxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3xxe> sam3xxe{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3xxg> sam3xxg{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3sxa> sam3sxa{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4sxa> sam4sxa{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3sxb> sam3sxb{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4sxb> sam4sxb{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3sxc> sam3sxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4sxc> sam4sxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at91x92> at91x92{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3nxa> sam3nxa{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3nxb> sam3nxb{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3nxc> sam3nxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3sdxb> sam3sdxb{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam3sdxc> sam3sdxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam5a> sam5a{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4lxa> sam4lxa{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4lxb> sam4lxb{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::sam4lxc> sam4lxc{};
            constexpr Register::FieldValue<decltype(arch)::Type,ArchVal::at75cxx> at75cxx{};
        }
        ///Nonvolatile Program Memory Type
        enum class NvptypVal {
            rom=0x00000000,     ///<ROM
            romless=0x00000001,     ///<ROMless or on-chip Flash
            flash=0x00000002,     ///<Embedded Flash Memory
            romFlash=0x00000003,     ///<ROM and Embedded Flash MemoryNVPSIZ is ROM size      NVPSIZ2 is Flash size
            sram=0x00000004,     ///<SRAM emulating ROM
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(30,28),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,NvptypVal> nvptyp{}; 
        namespace NvptypValC{
            constexpr Register::FieldValue<decltype(nvptyp)::Type,NvptypVal::rom> rom{};
            constexpr Register::FieldValue<decltype(nvptyp)::Type,NvptypVal::romless> romless{};
            constexpr Register::FieldValue<decltype(nvptyp)::Type,NvptypVal::flash> flash{};
            constexpr Register::FieldValue<decltype(nvptyp)::Type,NvptypVal::romFlash> romFlash{};
            constexpr Register::FieldValue<decltype(nvptyp)::Type,NvptypVal::sram> sram{};
        }
        ///Extension Flag
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,31),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ext{}; 
    }
    namespace ChipidExid{    ///<Chip ID Extension Register
        using Addr = Register::Address<0x400e0744,0x00000000,0x00000000,std::uint32_t>;
        ///Chip ID Extension
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> exid{}; 
    }
}
