// Seed: 3005225532
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5
);
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2(1)
  );
  wire  id_9;
  wire  id_10;
  uwire id_11 = 1;
  wire  id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7,
    output wand id_8
);
  xor (id_0, id_7, id_2, id_10, id_4);
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_8, id_8, id_5
  );
endmodule
