

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13897123|  13897123|  0.139 sec|  0.139 sec|  13897123|  13897123|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                   |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |              Instance             |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_TRAINING_INST_U0  |dataflow_in_loop_TRAINING_INST  |     4209|     4209|  42.090 us|  42.090 us|  3088|  3088|  dataflow|
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- TRAINING_INST  |  13897122|  13897122|      4211|          -|          -|  4500|        no|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|      186|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        6|     6|      823|     3349|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|     6|     1035|     3412|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dataflow_in_loop_TRAINING_INST_U0  |dataflow_in_loop_TRAINING_INST  |        6|   6|  823|  3349|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        6|   6|  823|  3349|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  62|  15|          13|           1|
    |loop_dataflow_output_count  |         +|   0|  62|  15|          13|           1|
    |bound_minus_1               |         -|   0|  62|  15|          13|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 186|  45|          39|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   13|         26|
    |loop_dataflow_output_count  |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   26|         52|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  13|   0|   13|          0|
    |loop_dataflow_output_count  |  13|   0|   13|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  26|   0|   26|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|data_address0           |  out|   18|   ap_memory|                       data|         array|
|data_ce0                |  out|    1|   ap_memory|                       data|         array|
|data_d0                 |  out|  512|   ap_memory|                       data|         array|
|data_q0                 |   in|  512|   ap_memory|                       data|         array|
|data_we0                |  out|    1|   ap_memory|                       data|         array|
|data_address1           |  out|   18|   ap_memory|                       data|         array|
|data_ce1                |  out|    1|   ap_memory|                       data|         array|
|data_d1                 |  out|  512|   ap_memory|                       data|         array|
|data_q1                 |   in|  512|   ap_memory|                       data|         array|
|data_we1                |  out|    1|   ap_memory|                       data|         array|
|theta_local_V_address0  |  out|   10|   ap_memory|              theta_local_V|         array|
|theta_local_V_ce0       |  out|    1|   ap_memory|              theta_local_V|         array|
|theta_local_V_d0        |  out|   32|   ap_memory|              theta_local_V|         array|
|theta_local_V_q0        |   in|   32|   ap_memory|              theta_local_V|         array|
|theta_local_V_we0       |  out|    1|   ap_memory|              theta_local_V|         array|
|theta_local_V_address1  |  out|   10|   ap_memory|              theta_local_V|         array|
|theta_local_V_ce1       |  out|    1|   ap_memory|              theta_local_V|         array|
|theta_local_V_d1        |  out|   32|   ap_memory|              theta_local_V|         array|
|theta_local_V_q1        |   in|   32|   ap_memory|              theta_local_V|         array|
|theta_local_V_we1       |  out|    1|   ap_memory|              theta_local_V|         array|
|label_local_V_address0  |  out|   13|   ap_memory|              label_local_V|         array|
|label_local_V_ce0       |  out|    1|   ap_memory|              label_local_V|         array|
|label_local_V_d0        |  out|    8|   ap_memory|              label_local_V|         array|
|label_local_V_q0        |   in|    8|   ap_memory|              label_local_V|         array|
|label_local_V_we0       |  out|    1|   ap_memory|              label_local_V|         array|
|label_local_V_address1  |  out|   13|   ap_memory|              label_local_V|         array|
|label_local_V_ce1       |  out|    1|   ap_memory|              label_local_V|         array|
|label_local_V_d1        |  out|    8|   ap_memory|              label_local_V|         array|
|label_local_V_q1        |   in|    8|   ap_memory|              label_local_V|         array|
|label_local_V_we1       |  out|    1|   ap_memory|              label_local_V|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+------------------------+-----+-----+------------+---------------------------+--------------+

