/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* src = "FIFO_synth.v:8" *)
module FIFO_synth(FIFO_synth_data_in, clk, interno_bajo, interno_alto, Reset, Enable, write_enable, read_enable, FIFO_synth_data_out, FIFO_synth_empty, FIFO_synth_full, FIFO_synth_almost_empty, FIFO_synth_almost_full);
  (* src = "FIFO_synth.v:35" *)
  wire [7:0] _000_;
  (* src = "FIFO_synth.v:35" *)
  wire [2:0] _001_;
  (* src = "FIFO_synth.v:35" *)
  wire [2:0] _002_;
  (* src = "FIFO_synth.v:47" *)
  (* unused_bits = "3" *)
  wire [31:0] _003_;
  (* src = "FIFO_synth.v:53" *)
  (* unused_bits = "3" *)
  wire [31:0] _004_;
  (* src = "FIFO_synth.v:61" *)
  (* unused_bits = "8" *)
  wire [31:0] _005_;
  (* src = "FIFO_synth.v:61" *)
  wire _006_;
  (* src = "FIFO_synth.v:63" *)
  wire _007_;
  wire [3:0] _008_;
  wire [1:0] _009_;
  wire [3:0] _010_;
  wire [1:0] _011_;
  wire [3:0] _012_;
  wire [1:0] _013_;
  wire [3:0] _014_;
  wire [1:0] _015_;
  wire _016_;
  wire [7:0] _017_;
  wire _018_;
  (* src = "FIFO_synth.v:31" *)
  wire _019_;
  (* src = "FIFO_synth.v:30" *)
  wire _020_;
  (* src = "FIFO_synth.v:61" *)
  wire _021_;
  (* src = "FIFO_synth.v:63" *)
  wire _022_;
  wire [7:0] _023_;
  wire [7:0] _024_;
  wire [7:0] _025_;
  wire [2:0] _026_;
  wire [2:0] _027_;
  wire [2:0] _028_;
  wire [2:0] _029_;
  (* src = "FIFO_synth.v:63" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _030_;
  (* src = "FIFO_synth.v:47|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _031_;
  (* src = "FIFO_synth.v:53|FIFO_synth.v:47|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _032_;
  (* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "7" *)
  wire [31:0] _033_;
  (* src = "FIFO_synth.v:31|<techmap.v>:258" *)
  wire [7:0] _034_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _035_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _036_;
  wire [7:0] _037_;
  wire _038_;
  wire _039_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _040_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _041_;
  wire [7:0] _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _047_;
  wire [31:0] _048_;
  (* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:222" *)
  wire _049_;
  (* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:222" *)
  wire _050_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260" *)
  wire [7:0] _051_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)
  wire _052_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)
  wire _053_;
  (* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)
  wire _054_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260" *)
  wire [7:0] _055_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)
  wire _056_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)
  wire _057_;
  (* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)
  wire _058_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _059_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _060_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _061_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _062_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:222" *)
  wire _063_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:222" *)
  wire _064_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)
  wire _065_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)
  wire _066_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)
  wire _067_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)
  wire _068_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _069_;
  (* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)
  wire _070_;
  (* src = "FIFO_synth.v:17" *)
  input Enable;
  (* src = "FIFO_synth.v:23" *)
  output FIFO_synth_almost_empty;
  (* src = "FIFO_synth.v:24" *)
  output FIFO_synth_almost_full;
  (* src = "FIFO_synth.v:12" *)
  input [11:0] FIFO_synth_data_in;
  (* src = "FIFO_synth.v:20" *)
  output [11:0] FIFO_synth_data_out;
  (* src = "FIFO_synth.v:21" *)
  output FIFO_synth_empty;
  (* src = "FIFO_synth.v:22" *)
  output FIFO_synth_full;
  (* src = "FIFO_synth.v:16" *)
  input Reset;
  (* src = "FIFO_synth.v:13" *)
  input clk;
  (* init = 8'h00 *)
  (* src = "FIFO_synth.v:26" *)
  reg [7:0] espacios_ocupados = 8'h00;
  (* src = "FIFO_synth.v:15" *)
  input [2:0] interno_alto;
  (* src = "FIFO_synth.v:14" *)
  input [2:0] interno_bajo;
  (* src = "FIFO_synth.v:33" *)
  reg [2:0] rd_ptr;
  (* src = "FIFO_synth.v:19" *)
  input read_enable;
  (* src = "FIFO_synth.v:33" *)
  reg [2:0] wr_ptr;
  (* src = "FIFO_synth.v:18" *)
  input write_enable;
  assign _008_[0] = _041_[0] &(* src = "FIFO_synth.v:30" *)  _042_[1];
  assign _009_[0] = _008_[0] &(* src = "FIFO_synth.v:30" *)  _008_[1];
  assign _045_ = _009_[0] &(* src = "FIFO_synth.v:30" *)  _009_[1];
  assign _020_ = _044_ | _045_;
  assign _010_[0] = _036_[0] &(* src = "FIFO_synth.v:31" *)  _037_[1];
  assign _011_[0] = _010_[0] &(* src = "FIFO_synth.v:31" *)  _010_[1];
  assign _039_ = _011_[0] &(* src = "FIFO_synth.v:31" *)  _009_[1];
  assign _019_ = _038_ | _039_;
  assign _014_[1] = espacios_ocupados[2] |(* src = "FIFO_synth.v:30" *)  espacios_ocupados[3];
  assign _015_[0] = _012_[0] |(* src = "FIFO_synth.v:30" *)  _014_[1];
  assign _013_[1] = _012_[2] |(* src = "FIFO_synth.v:30" *)  _012_[3];
  assign _012_[0] = espacios_ocupados[0] |(* src = "FIFO_synth.v:31" *)  espacios_ocupados[1];
  assign _012_[1] = espacios_ocupados[2] |(* src = "FIFO_synth.v:31" *)  _017_[3];
  assign _012_[2] = espacios_ocupados[4] |(* src = "FIFO_synth.v:31" *)  espacios_ocupados[5];
  assign _012_[3] = espacios_ocupados[6] |(* src = "FIFO_synth.v:31" *)  espacios_ocupados[7];
  assign _013_[0] = _012_[0] |(* src = "FIFO_synth.v:31" *)  _012_[1];
  assign _018_ = _013_[0] |(* src = "FIFO_synth.v:31" *)  _013_[1];
  assign _016_ = _015_[0] |(* src = "FIFO_synth.v:28" *)  _013_[1];
  assign _021_ = ~(* src = "FIFO_synth.v:61" *) read_enable;
  assign _022_ = ~(* src = "FIFO_synth.v:63" *) write_enable;
  assign FIFO_synth_empty = ~(* src = "FIFO_synth.v:28" *) _016_;
  assign FIFO_synth_full = ~(* src = "FIFO_synth.v:29" *) _018_;
  assign _024_[0] = _007_ ? (* src = "FIFO_synth.v:63" *) _005_[0] : _023_[0];
  assign _024_[1] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[1] : _023_[1];
  assign _024_[2] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[2] : _023_[2];
  assign _024_[3] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[3] : _023_[3];
  assign _024_[4] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[4] : _023_[4];
  assign _024_[5] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[5] : _023_[5];
  assign _024_[6] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[6] : _023_[6];
  assign _024_[7] = _007_ ? (* src = "FIFO_synth.v:63" *) _030_[7] : _023_[7];
  assign _023_[0] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[0] : espacios_ocupados[0];
  assign _023_[1] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[1] : espacios_ocupados[1];
  assign _023_[2] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[2] : espacios_ocupados[2];
  assign _023_[3] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[3] : espacios_ocupados[3];
  assign _023_[4] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[4] : espacios_ocupados[4];
  assign _023_[5] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[5] : espacios_ocupados[5];
  assign _023_[6] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[6] : espacios_ocupados[6];
  assign _023_[7] = _006_ ? (* src = "FIFO_synth.v:61" *) _005_[7] : espacios_ocupados[7];
  assign _025_[0] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[0] : 1'h0;
  assign _025_[1] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[1] : 1'h0;
  assign _025_[2] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[2] : 1'h0;
  assign _025_[3] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[3] : 1'h0;
  assign _025_[4] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[4] : 1'h0;
  assign _025_[5] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[5] : 1'h0;
  assign _025_[6] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[6] : 1'h0;
  assign _025_[7] = Reset ? (* src = "FIFO_synth.v:38" *) _024_[7] : 1'h0;
  assign _000_[0] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[0] : espacios_ocupados[0];
  assign _000_[1] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[1] : espacios_ocupados[1];
  assign _000_[2] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[2] : espacios_ocupados[2];
  assign _000_[3] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[3] : espacios_ocupados[3];
  assign _000_[4] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[4] : espacios_ocupados[4];
  assign _000_[5] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[5] : espacios_ocupados[5];
  assign _000_[6] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[6] : espacios_ocupados[6];
  assign _000_[7] = Enable ? (* src = "FIFO_synth.v:36" *) _025_[7] : espacios_ocupados[7];
  assign _001_[0] = Enable ? (* src = "FIFO_synth.v:36" *) _027_[0] : rd_ptr[0];
  assign _001_[1] = Enable ? (* src = "FIFO_synth.v:36" *) _027_[1] : rd_ptr[1];
  assign _001_[2] = Enable ? (* src = "FIFO_synth.v:36" *) _027_[2] : rd_ptr[2];
  assign _026_[0] = read_enable ? (* src = "FIFO_synth.v:46" *) _003_[0] : rd_ptr[0];
  assign _026_[1] = read_enable ? (* src = "FIFO_synth.v:46" *) _003_[1] : rd_ptr[1];
  assign _026_[2] = read_enable ? (* src = "FIFO_synth.v:46" *) _003_[2] : rd_ptr[2];
  assign _027_[0] = Reset ? (* src = "FIFO_synth.v:38" *) _026_[0] : 1'h0;
  assign _027_[1] = Reset ? (* src = "FIFO_synth.v:38" *) _026_[1] : 1'h0;
  assign _027_[2] = Reset ? (* src = "FIFO_synth.v:38" *) _026_[2] : 1'h0;
  assign _002_[0] = Enable ? (* src = "FIFO_synth.v:36" *) _029_[0] : wr_ptr[0];
  assign _002_[1] = Enable ? (* src = "FIFO_synth.v:36" *) _029_[1] : wr_ptr[1];
  assign _002_[2] = Enable ? (* src = "FIFO_synth.v:36" *) _029_[2] : wr_ptr[2];
  assign _028_[0] = write_enable ? (* src = "FIFO_synth.v:52" *) _004_[0] : wr_ptr[0];
  assign _028_[1] = write_enable ? (* src = "FIFO_synth.v:52" *) _004_[1] : wr_ptr[1];
  assign _028_[2] = write_enable ? (* src = "FIFO_synth.v:52" *) _004_[2] : wr_ptr[2];
  assign _029_[0] = Reset ? (* src = "FIFO_synth.v:38" *) _028_[0] : 1'h0;
  assign _029_[1] = Reset ? (* src = "FIFO_synth.v:38" *) _028_[1] : 1'h0;
  assign _029_[2] = Reset ? (* src = "FIFO_synth.v:38" *) _028_[2] : 1'h0;
  assign _044_ = ~(* src = "FIFO_synth.v:30" *) _046_;
  assign _043_ = ~(* src = "FIFO_synth.v:30" *) _040_[7];
  assign _038_ = ~(* src = "FIFO_synth.v:31" *) _035_[7];
  assign _034_[0] = ~(* src = "FIFO_synth.v:30|<techmap.v>:258" *) espacios_ocupados[0];
  assign _034_[1] = ~(* src = "FIFO_synth.v:30|<techmap.v>:258" *) espacios_ocupados[1];
  assign _034_[4] = ~(* src = "FIFO_synth.v:30|<techmap.v>:258" *) espacios_ocupados[4];
  assign _034_[2] = ~(* src = "FIFO_synth.v:31|<techmap.v>:258" *) espacios_ocupados[2];
  assign _034_[3] = ~(* src = "FIFO_synth.v:31|<techmap.v>:258" *) espacios_ocupados[3];
  assign _034_[5] = ~(* src = "FIFO_synth.v:31|<techmap.v>:258" *) espacios_ocupados[5];
  assign _034_[6] = ~(* src = "FIFO_synth.v:31|<techmap.v>:258" *) espacios_ocupados[6];
  assign _034_[7] = ~(* src = "FIFO_synth.v:31|<techmap.v>:258" *) espacios_ocupados[7];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      wr_ptr[0] <= _002_[0];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      wr_ptr[1] <= _002_[1];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      wr_ptr[2] <= _002_[2];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      rd_ptr[0] <= _001_[0];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      rd_ptr[1] <= _001_[1];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      rd_ptr[2] <= _001_[2];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[0] <= _000_[0];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[1] <= _000_[1];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[2] <= _000_[2];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[3] <= _000_[3];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[4] <= _000_[4];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[5] <= _000_[5];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[6] <= _000_[6];
  (* src = "FIFO_synth.v:35" *)
  always @(posedge clk)
      espacios_ocupados[7] <= _000_[7];
  assign _006_ = write_enable &(* src = "FIFO_synth.v:61" *)  _021_;
  assign _007_ = _022_ &(* src = "FIFO_synth.v:63" *)  read_enable;
  assign _046_ = _043_ | _045_;
  assign _051_[0] = interno_alto[0] &(* src = "FIFO_synth.v:31|<techmap.v>:260" *)  _034_[0];
  assign _051_[1] = interno_alto[1] &(* src = "FIFO_synth.v:31|<techmap.v>:260" *)  _034_[1];
  assign _051_[2] = interno_alto[2] &(* src = "FIFO_synth.v:31|<techmap.v>:260" *)  _034_[2];
  assign _055_[0] = interno_bajo[0] &(* src = "FIFO_synth.v:30|<techmap.v>:260" *)  _034_[0];
  assign _055_[1] = interno_bajo[1] &(* src = "FIFO_synth.v:30|<techmap.v>:260" *)  _034_[1];
  assign _055_[2] = interno_bajo[2] &(* src = "FIFO_synth.v:30|<techmap.v>:260" *)  _034_[2];
  assign _041_[0] = interno_bajo[0] ^(* src = "FIFO_synth.v:30|<techmap.v>:262" *)  _034_[0];
  assign _042_[1] = interno_bajo[1] ^(* src = "FIFO_synth.v:30|<techmap.v>:262" *)  _034_[1];
  assign _042_[2] = interno_bajo[2] ^(* src = "FIFO_synth.v:30|<techmap.v>:262" *)  _034_[2];
  assign _036_[0] = interno_alto[0] ^(* src = "FIFO_synth.v:31|<techmap.v>:262" *)  _034_[0];
  assign _037_[1] = interno_alto[1] ^(* src = "FIFO_synth.v:31|<techmap.v>:262" *)  _034_[1];
  assign _037_[2] = interno_alto[2] ^(* src = "FIFO_synth.v:31|<techmap.v>:262" *)  _034_[2];
  assign _003_[1] = rd_ptr[1] ^(* src = "FIFO_synth.v:47|<techmap.v>:263" *)  rd_ptr[0];
  assign _003_[2] = rd_ptr[2] ^(* src = "FIFO_synth.v:47|<techmap.v>:263" *)  _031_[1];
  assign _003_[0] = rd_ptr[0] ^(* src = "FIFO_synth.v:47|<techmap.v>:262" *)  1'h1;
  assign _004_[1] = wr_ptr[1] ^(* src = "FIFO_synth.v:53|FIFO_synth.v:47|<techmap.v>:263" *)  wr_ptr[0];
  assign _004_[2] = wr_ptr[2] ^(* src = "FIFO_synth.v:53|FIFO_synth.v:47|<techmap.v>:263" *)  _032_[1];
  assign _004_[0] = wr_ptr[0] ^(* src = "FIFO_synth.v:53|FIFO_synth.v:47|<techmap.v>:262" *)  1'h1;
  assign _005_[1] = espacios_ocupados[1] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  espacios_ocupados[0];
  assign _005_[2] = espacios_ocupados[2] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[1];
  assign _005_[3] = espacios_ocupados[3] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[2];
  assign _005_[4] = espacios_ocupados[4] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[3];
  assign _005_[5] = espacios_ocupados[5] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[4];
  assign _005_[6] = espacios_ocupados[6] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[5];
  assign _005_[7] = espacios_ocupados[7] ^(* src = "FIFO_synth.v:61|<techmap.v>:263" *)  _033_[6];
  assign _005_[0] = espacios_ocupados[0] ^(* src = "FIFO_synth.v:61|<techmap.v>:262" *)  1'h1;
  assign _030_[1] = _048_[1] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  espacios_ocupados[0];
  assign _030_[2] = _048_[2] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[1];
  assign _030_[3] = _017_[3] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[2];
  assign _030_[4] = _048_[4] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[3];
  assign _030_[5] = _048_[5] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[4];
  assign _030_[6] = _048_[6] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[5];
  assign _030_[7] = _048_[7] ^(* src = "FIFO_synth.v:63|<techmap.v>:263" *)  _047_[6];
  assign _048_[1] = espacios_ocupados[1] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _048_[2] = espacios_ocupados[2] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _017_[3] = espacios_ocupados[3] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _048_[4] = espacios_ocupados[4] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _048_[5] = espacios_ocupados[5] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _048_[6] = espacios_ocupados[6] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _048_[7] = espacios_ocupados[7] ^(* src = "FIFO_synth.v:63|<techmap.v>:262" *)  1'h1;
  assign _056_ = _042_[1] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _040_[0];
  assign _057_ = _034_[3] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _055_[2];
  assign _058_ = _008_[1] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _040_[1];
  assign _040_[7] = _009_[1] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _040_[3];
  assign _008_[1] = _034_[3] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:222" *)  _042_[2];
  assign _008_[2] = _034_[5] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:222" *)  _034_[4];
  assign _008_[3] = _034_[7] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:222" *)  _034_[6];
  assign _009_[1] = _008_[3] &(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:222" *)  _008_[2];
  assign _040_[0] = _055_[0] |(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:212" *)  _041_[0];
  assign _040_[1] = _055_[1] |(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _056_;
  assign _040_[3] = _057_ |(* src = "FIFO_synth.v:30|<techmap.v>:260|<techmap.v>:221" *)  _058_;
  assign _052_ = _037_[1] &(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _035_[0];
  assign _053_ = _034_[3] &(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _051_[2];
  assign _054_ = _010_[1] &(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _035_[1];
  assign _035_[7] = _009_[1] &(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _035_[3];
  assign _010_[1] = _034_[3] &(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:222" *)  _037_[2];
  assign _035_[0] = _051_[0] |(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:212" *)  _036_[0];
  assign _035_[1] = _051_[1] |(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _052_;
  assign _035_[3] = _053_ |(* src = "FIFO_synth.v:31|<techmap.v>:260|<techmap.v>:221" *)  _054_;
  assign _031_[1] = rd_ptr[1] &(* src = "FIFO_synth.v:47|<techmap.v>:260|<techmap.v>:221" *)  rd_ptr[0];
  assign _032_[1] = wr_ptr[1] &(* src = "FIFO_synth.v:53|FIFO_synth.v:47|<techmap.v>:260|<techmap.v>:221" *)  wr_ptr[0];
  assign _033_[1] = espacios_ocupados[1] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:221" *)  espacios_ocupados[0];
  assign _033_[3] = _049_ &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:221" *)  _033_[1];
  assign _049_ = espacios_ocupados[3] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:222" *)  espacios_ocupados[2];
  assign _050_ = espacios_ocupados[5] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:222" *)  espacios_ocupados[4];
  assign _033_[5] = _050_ &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:229" *)  _033_[3];
  assign _033_[2] = espacios_ocupados[2] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:229" *)  _033_[1];
  assign _033_[4] = espacios_ocupados[4] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:229" *)  _033_[3];
  assign _033_[6] = espacios_ocupados[6] &(* src = "FIFO_synth.v:61|<techmap.v>:260|<techmap.v>:229" *)  _033_[5];
  assign _059_ = _048_[1] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  espacios_ocupados[0];
  assign _060_ = _017_[3] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  espacios_ocupados[2];
  assign _061_ = _048_[5] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  espacios_ocupados[4];
  assign _062_ = _063_ &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  _047_[1];
  assign _063_ = _017_[3] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:222" *)  _048_[2];
  assign _064_ = _048_[5] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:222" *)  _048_[4];
  assign _065_ = _064_ &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _047_[3];
  assign _066_ = _048_[2] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _047_[1];
  assign _067_ = _048_[4] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _047_[3];
  assign _068_ = _048_[6] &(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _047_[5];
  assign _047_[1] = espacios_ocupados[1] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  _059_;
  assign _069_ = espacios_ocupados[3] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  _060_;
  assign _070_ = espacios_ocupados[5] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  _061_;
  assign _047_[3] = _069_ |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:221" *)  _062_;
  assign _047_[5] = _070_ |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _065_;
  assign _047_[2] = espacios_ocupados[2] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _066_;
  assign _047_[4] = espacios_ocupados[4] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _067_;
  assign _047_[6] = espacios_ocupados[6] |(* src = "FIFO_synth.v:63|<techmap.v>:260|<techmap.v>:229" *)  _068_;
  assign FIFO_synth_almost_empty = _020_ &(* src = "FIFO_synth.v:30" *)  _016_;
  assign FIFO_synth_almost_full = _019_ &(* src = "FIFO_synth.v:31" *)  _018_;
  (* module_not_derived = 32'd1 *)
  (* src = "FIFO_synth.v:70" *)
  memoria_synth memoria_synth (
    .FIFO_synth_data_in(FIFO_synth_data_in),
    .FIFO_synth_data_out(FIFO_synth_data_out),
    .clk(clk),
    .rd_ptr(rd_ptr),
    .read_enable(read_enable),
    .wr_ptr(wr_ptr),
    .write_enable(write_enable)
  );
  assign _003_[31:4] = 28'h0000000;
  assign _004_[31:4] = 28'h0000000;
  assign _005_[31:9] = 23'h000000;
  assign _010_[3:2] = _008_[3:2];
  assign _011_[1] = _009_[1];
  assign { _014_[3:2], _014_[0] } = { _012_[3:2], _012_[0] };
  assign _015_[1] = _013_[1];
  assign { _017_[7:4], _017_[2:0] } = { espacios_ocupados[7:4], espacios_ocupados[2:0] };
  assign { _030_[30:8], _030_[0] } = { _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _030_[31], _005_[0] };
  assign { _031_[31:2], _031_[0] } = { 29'h00000000, _003_[3], rd_ptr[0] };
  assign { _032_[31:2], _032_[0] } = { 29'h00000000, _004_[3], wr_ptr[0] };
  assign { _033_[31:7], _033_[0] } = { 24'h000000, _005_[8], espacios_ocupados[0] };
  assign { _037_[7:3], _037_[0] } = { _034_[7:3], _036_[0] };
  assign { _042_[7:3], _042_[0] } = { _034_[7:3], _041_[0] };
  assign { _047_[30:7], _047_[0] } = { _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], _047_[31], espacios_ocupados[0] };
  assign { _048_[31:8], _048_[3], _048_[0] } = { 24'hffffff, _017_[3], espacios_ocupados[0] };
  assign _051_[7:3] = 5'h00;
  assign _055_[7:3] = 5'h00;
endmodule

(* src = "FSM_synth.v:5" *)
module FSM_synth(reset, clk, init, umbral_alto, umbral_bajo, FIFO_synth_empty, idle, interno_alto, interno_bajo);
  (* src = "FSM_synth.v:24" *)
  wire [2:0] _000_;
  (* src = "FSM_synth.v:24" *)
  wire [2:0] _001_;
  (* src = "FSM_synth.v:41" *)
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire [3:0] _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire [4:0] _021_;
  wire [1:0] _022_;
  wire _023_;
  wire _024_;
  wire [2:0] _025_;
  wire [2:0] _026_;
  wire [9:0] _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  (* src = "FSM_synth.v:10" *)
  input [9:0] FIFO_synth_empty;
  (* src = "FSM_synth.v:6" *)
  input clk;
  (* onehot = 32'd1 *)
  reg [3:0] estado;
  (* src = "FSM_synth.v:11" *)
  output idle;
  (* src = "FSM_synth.v:7" *)
  input init;
  (* src = "FSM_synth.v:12" *)
  output [2:0] interno_alto;
  (* src = "FSM_synth.v:21" *)
  reg [2:0] interno_alto_d;
  (* src = "FSM_synth.v:13" *)
  output [2:0] interno_bajo;
  (* src = "FSM_synth.v:22" *)
  reg [2:0] interno_bajo_d;
  (* src = "FSM_synth.v:5" *)
  input reset;
  (* src = "FSM_synth.v:8" *)
  input [2:0] umbral_alto;
  (* src = "FSM_synth.v:9" *)
  input [2:0] umbral_bajo;
  assign _018_ = _006_ | _007_;
  assign _011_[2] = _018_ | _008_;
  assign _019_ = _025_[0] | init;
  assign _028_ = _019_ | _002_;
  assign _029_ = _020_ | _026_[2];
  assign _030_ = _025_[0] | _026_[2];
  assign _021_[0] = _027_[0] |(* src = "FSM_synth.v:81" *)  _027_[1];
  assign _021_[1] = _027_[2] |(* src = "FSM_synth.v:81" *)  _027_[3];
  assign _021_[2] = _027_[4] |(* src = "FSM_synth.v:81" *)  _027_[5];
  assign _021_[3] = _027_[6] |(* src = "FSM_synth.v:81" *)  _027_[7];
  assign _021_[4] = _027_[8] |(* src = "FSM_synth.v:81" *)  _027_[9];
  assign _022_[0] = _021_[0] |(* src = "FSM_synth.v:81" *)  _021_[1];
  assign _022_[1] = _021_[2] |(* src = "FSM_synth.v:81" *)  _021_[3];
  assign _023_ = _022_[0] |(* src = "FSM_synth.v:81" *)  _022_[1];
  assign _031_ = _023_ |(* src = "FSM_synth.v:81" *)  _021_[4];
  assign _020_ = _025_[0] | _026_[1];
  assign _032_ = _020_ | _002_;
  assign _024_ = _004_ | _005_;
  assign _011_[1] = _024_ | _003_;
  assign _011_[3] = _009_ | _010_;
  assign _033_ = _025_[0] | _002_;
  assign _034_ = _019_ | _026_[2];
  assign _016_ = ~_028_;
  assign _015_ = ~_029_;
  assign _013_ = ~_030_;
  assign _002_ = ~(* src = "FSM_synth.v:81" *) _031_;
  assign _014_ = ~_032_;
  assign _017_ = ~_033_;
  assign _012_ = ~_034_;
  assign idle = estado[1] ? (* src = "FSM_synth.v:66|FSM_synth.v:52" *) _002_ : 1'h0;
  assign interno_bajo[0] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_bajo[0] : interno_bajo_d[0];
  assign interno_bajo[1] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_bajo[1] : interno_bajo_d[1];
  assign interno_bajo[2] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_bajo[2] : interno_bajo_d[2];
  assign interno_alto[0] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_alto[0] : interno_alto_d[0];
  assign interno_alto[1] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_alto[1] : interno_alto_d[1];
  assign interno_alto[2] = estado[2] ? (* src = "FSM_synth.v:58|FSM_synth.v:52" *) umbral_alto[2] : interno_alto_d[2];
  assign _001_[0] = reset ? (* src = "FSM_synth.v:26" *) interno_bajo[0] : 1'h0;
  assign _001_[1] = reset ? (* src = "FSM_synth.v:26" *) interno_bajo[1] : 1'h0;
  assign _001_[2] = reset ? (* src = "FSM_synth.v:26" *) interno_bajo[2] : 1'h0;
  assign _000_[0] = reset ? (* src = "FSM_synth.v:26" *) interno_alto[0] : 1'h0;
  assign _000_[1] = reset ? (* src = "FSM_synth.v:26" *) interno_alto[1] : 1'h0;
  assign _000_[2] = reset ? (* src = "FSM_synth.v:26" *) interno_alto[2] : 1'h0;
  assign _011_[0] = ~reset;
  always @(posedge clk)
      estado[0] <= _011_[0];
  always @(posedge clk)
      estado[1] <= _011_[1];
  always @(posedge clk)
      estado[2] <= _011_[2];
  always @(posedge clk)
      estado[3] <= _011_[3];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_alto_d[0] <= _000_[0];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_alto_d[1] <= _000_[1];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_alto_d[2] <= _000_[2];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_bajo_d[0] <= _001_[0];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_bajo_d[1] <= _001_[1];
  (* src = "FSM_synth.v:24" *)
  always @(posedge clk)
      interno_bajo_d[2] <= _001_[2];
  assign _007_ = _015_ & estado[1];
  assign _008_ = reset & estado[0];
  assign _003_ = _012_ & estado[1];
  assign _027_[0] = FIFO_synth_empty[0] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[1] = FIFO_synth_empty[1] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[2] = FIFO_synth_empty[2] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[3] = FIFO_synth_empty[3] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[4] = FIFO_synth_empty[4] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[5] = FIFO_synth_empty[5] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[6] = FIFO_synth_empty[6] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[7] = FIFO_synth_empty[7] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[8] = FIFO_synth_empty[8] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _027_[9] = FIFO_synth_empty[9] ^(* src = "FSM_synth.v:81" *)  1'h1;
  assign _026_[1] = init ^ 1'h1;
  assign _005_ = reset & estado[2];
  assign _004_ = _013_ & estado[3];
  assign _010_ = _017_ & estado[1];
  assign _009_ = _016_ & estado[3];
  assign _006_ = _014_ & estado[3];
  assign _025_[0] = reset ^ 1'h1;
  assign _026_[2] = _002_ ^ 1'h1;
  assign _025_[2:1] = { _002_, init };
  assign _026_[0] = _025_[0];
endmodule

(* src = "arbitro_1_synth.v:6" *)
module arbitro_1_synth(Pops, Push, clk, reset, Enable, FIFO_synth_empty, Almost_full, dest);
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _000_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _001_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _002_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _003_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _004_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _005_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _006_;
  (* src = "arbitro_1_synth.v:18" *)
  wire [3:0] _007_;
  (* src = "arbitro_1_synth.v:54" *)
  (* unused_bits = "4" *)
  wire [31:0] _008_;
  wire [1:0] _009_;
  wire [1:0] _010_;
  wire [1:0] _011_;
  wire [15:0] _012_;
  wire [7:0] _013_;
  wire [15:0] _014_;
  wire [7:0] _015_;
  wire [15:0] _016_;
  wire [7:0] _017_;
  wire [15:0] _018_;
  wire [7:0] _019_;
  wire [7:0] _020_;
  wire [1:0] _021_;
  wire [1:0] _022_;
  wire [1:0] _023_;
  wire [1:0] _024_;
  wire [1:0] _025_;
  wire [1:0] _026_;
  wire _027_;
  wire [15:0] _028_;
  wire _029_;
  wire [3:0] _030_;
  wire [1:0] _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  (* src = "arbitro_1_synth.v:41" *)
  wire _036_;
  (* src = "arbitro_1_synth.v:45" *)
  wire _037_;
  (* src = "arbitro_1_synth.v:37" *)
  wire _038_;
  (* src = "arbitro_1_synth.v:41" *)
  wire _039_;
  (* src = "arbitro_1_synth.v:45" *)
  wire _040_;
  (* src = "arbitro_1_synth.v:41" *)
  wire _041_;
  (* src = "arbitro_1_synth.v:45" *)
  wire _042_;
  (* src = "arbitro_1_synth.v:31" *)
  wire _043_;
  wire [3:0] _044_;
  wire [3:0] _045_;
  wire [3:0] _046_;
  wire [3:0] _047_;
  wire [3:0] _048_;
  wire [3:0] _049_;
  wire [3:0] _050_;
  wire [3:0] _051_;
  wire [3:0] _052_;
  wire [3:0] _053_;
  wire [3:0] _054_;
  wire [3:0] _055_;
  (* src = "arbitro_1_synth.v:31" *)
  wire _056_;
  (* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _057_;
  (* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  (* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  (* src = "arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _067_;
  wire _068_;
  (* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:203" *)
  wire [31:0] _069_;
  wire _070_;
  (* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "2" *)
  wire [31:0] _071_;
  wire _072_;
  (* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *)
  wire _073_;
  (* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:260|<techmap.v>:222" *)
  wire _074_;
  (* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)
  wire _075_;
  (* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)
  wire _076_;
  (* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)
  wire _077_;
  (* src = "arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)
  wire _078_;
  (* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)
  wire _079_;
  (* src = "arbitro_1_synth.v:13" *)
  input [3:0] Almost_full;
  (* src = "arbitro_1_synth.v:11" *)
  input Enable;
  (* src = "arbitro_1_synth.v:12" *)
  input [3:0] FIFO_synth_empty;
  (* src = "arbitro_1_synth.v:7" *)
  output [3:0] Pops;
  reg [3:0] Pops;
  (* src = "arbitro_1_synth.v:8" *)
  output [3:0] Push;
  reg [3:0] Push;
  (* src = "arbitro_1_synth.v:9" *)
  input clk;
  (* init = 4'h0 *)
  (* src = "arbitro_1_synth.v:16" *)
  reg [3:0] contador_synth = 4'h0;
  (* src = "arbitro_1_synth.v:14" *)
  input [1:0] dest;
  (* src = "arbitro_1_synth.v:10" *)
  input reset;
  assign _028_[0] = _009_[0] &(* src = "arbitro_1_synth.v:31" *)  _009_[1];
  assign _010_[0] = Almost_full[3] |(* src = "arbitro_1_synth.v:31" *)  Almost_full[2];
  assign _010_[1] = Almost_full[1] |(* src = "arbitro_1_synth.v:31" *)  Almost_full[0];
  assign _056_ = _010_[0] |(* src = "arbitro_1_synth.v:31" *)  _010_[1];
  assign _011_[0] = contador_synth[0] |(* src = "arbitro_1_synth.v:49" *)  _030_[1];
  assign _011_[1] = contador_synth[2] |(* src = "arbitro_1_synth.v:49" *)  _030_[3];
  assign _032_ = _011_[0] |(* src = "arbitro_1_synth.v:49" *)  _011_[1];
  assign _009_[0] = FIFO_synth_empty[3] &(* src = "arbitro_1_synth.v:67" *)  FIFO_synth_empty[2];
  assign _009_[1] = FIFO_synth_empty[1] &(* src = "arbitro_1_synth.v:67" *)  FIFO_synth_empty[0];
  assign _033_ = _031_[0] |(* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70" *)  _031_[1];
  assign _034_ = dest[0] |(* src = "arbitro_1_synth.v:73|arbitro_1_synth.v:70" *)  _031_[1];
  assign _035_ = _031_[0] |(* src = "arbitro_1_synth.v:72|arbitro_1_synth.v:70" *)  dest[1];
  assign _013_[0] = _012_[0] &(* src = "arbitro_1_synth.v:37" *)  _012_[1];
  assign _038_ = _068_ | _013_[0];
  assign _012_[1] = contador_synth[2] &(* src = "arbitro_1_synth.v:41" *)  _030_[3];
  assign _015_[0] = _014_[0] &(* src = "arbitro_1_synth.v:41" *)  _012_[1];
  assign _036_ = _060_ | _015_[0];
  assign _017_[0] = _016_[0] &(* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37" *)  _012_[1];
  assign _039_ = _070_ | _017_[0];
  assign _012_[0] = _008_[0] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41" *)  _030_[1];
  assign _019_[0] = _012_[0] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41" *)  _018_[1];
  assign _037_ = _065_ | _019_[0];
  assign _018_[1] = _063_[2] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37" *)  contador_synth[3];
  assign _020_[0] = _014_[0] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37" *)  _018_[1];
  assign _040_ = _072_ | _020_[0];
  assign _025_[0] = _021_[0] |(* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *)  _022_[0];
  assign _025_[1] = _023_[1] |(* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *)  _024_[1];
  assign _073_ = _025_[0] |(* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *)  _025_[1];
  assign _026_[0] = FIFO_synth_empty[0] |(* src = "arbitro_1_synth.v:32" *)  FIFO_synth_empty[1];
  assign _026_[1] = FIFO_synth_empty[2] |(* src = "arbitro_1_synth.v:32" *)  FIFO_synth_empty[3];
  assign _027_ = _026_[0] |(* src = "arbitro_1_synth.v:32" *)  _026_[1];
  assign _029_ = dest[0] |(* src = "arbitro_1_synth.v:71|arbitro_1_synth.v:70" *)  dest[1];
  assign _021_[0] = ~(* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70" *) _033_;
  assign _022_[0] = ~(* src = "arbitro_1_synth.v:73|arbitro_1_synth.v:70" *) _034_;
  assign _023_[1] = ~(* src = "arbitro_1_synth.v:72|arbitro_1_synth.v:70" *) _035_;
  assign _024_[1] = ~(* src = "arbitro_1_synth.v:71|arbitro_1_synth.v:70" *) _029_;
  assign _041_ = _036_ &(* src = "arbitro_1_synth.v:41" *)  _039_;
  assign _042_ = _037_ &(* src = "arbitro_1_synth.v:45" *)  _040_;
  assign _006_[0] = _028_[0] ? (* src = "arbitro_1_synth.v:67" *) Push[0] : _007_[0];
  assign _006_[1] = _028_[0] ? (* src = "arbitro_1_synth.v:67" *) Push[1] : _007_[1];
  assign _006_[2] = _028_[0] ? (* src = "arbitro_1_synth.v:67" *) Push[2] : _007_[2];
  assign _006_[3] = _028_[0] ? (* src = "arbitro_1_synth.v:67" *) Push[3] : _007_[3];
  assign _046_[0] = FIFO_synth_empty[1] ? (* src = "arbitro_1_synth.v:61" *) _045_[0] : 1'h0;
  assign _046_[1] = FIFO_synth_empty[1] ? (* src = "arbitro_1_synth.v:61" *) _045_[1] : 1'h1;
  assign _046_[2] = FIFO_synth_empty[1] ? (* src = "arbitro_1_synth.v:61" *) _045_[2] : 1'h0;
  assign _046_[3] = FIFO_synth_empty[1] ? (* src = "arbitro_1_synth.v:61" *) _045_[3] : 1'h0;
  assign _044_[0] = FIFO_synth_empty[3] ? (* src = "arbitro_1_synth.v:63" *) Pops[0] : 1'h0;
  assign _044_[1] = FIFO_synth_empty[3] ? (* src = "arbitro_1_synth.v:63" *) Pops[1] : 1'h0;
  assign _044_[2] = FIFO_synth_empty[3] ? (* src = "arbitro_1_synth.v:63" *) Pops[2] : 1'h0;
  assign _044_[3] = FIFO_synth_empty[3] ? (* src = "arbitro_1_synth.v:63" *) Pops[3] : 1'h1;
  assign _045_[0] = FIFO_synth_empty[2] ? (* src = "arbitro_1_synth.v:62" *) _044_[0] : 1'h0;
  assign _045_[1] = FIFO_synth_empty[2] ? (* src = "arbitro_1_synth.v:62" *) _044_[1] : 1'h0;
  assign _045_[2] = FIFO_synth_empty[2] ? (* src = "arbitro_1_synth.v:62" *) _044_[2] : 1'h1;
  assign _045_[3] = FIFO_synth_empty[2] ? (* src = "arbitro_1_synth.v:62" *) _044_[3] : 1'h0;
  assign _047_[0] = FIFO_synth_empty[0] ? (* src = "arbitro_1_synth.v:60" *) _046_[0] : 1'h1;
  assign _047_[1] = FIFO_synth_empty[0] ? (* src = "arbitro_1_synth.v:60" *) _046_[1] : 1'h0;
  assign _047_[2] = FIFO_synth_empty[0] ? (* src = "arbitro_1_synth.v:60" *) _046_[2] : 1'h0;
  assign _047_[3] = FIFO_synth_empty[0] ? (* src = "arbitro_1_synth.v:60" *) _046_[3] : 1'h0;
  assign _050_[0] = _041_ ? (* src = "arbitro_1_synth.v:41" *) 1'h0 : _049_[0];
  assign _050_[1] = _041_ ? (* src = "arbitro_1_synth.v:41" *) 1'h1 : _049_[1];
  assign _050_[2] = _041_ ? (* src = "arbitro_1_synth.v:41" *) 1'h0 : _049_[2];
  assign _050_[3] = _041_ ? (* src = "arbitro_1_synth.v:41" *) 1'h0 : _049_[3];
  assign _048_[0] = _032_ ? (* src = "arbitro_1_synth.v:49" *) Pops[0] : 1'h0;
  assign _048_[1] = _032_ ? (* src = "arbitro_1_synth.v:49" *) Pops[1] : 1'h0;
  assign _048_[2] = _032_ ? (* src = "arbitro_1_synth.v:49" *) Pops[2] : 1'h0;
  assign _048_[3] = _032_ ? (* src = "arbitro_1_synth.v:49" *) Pops[3] : 1'h1;
  assign _049_[0] = _042_ ? (* src = "arbitro_1_synth.v:45" *) 1'h0 : _048_[0];
  assign _049_[1] = _042_ ? (* src = "arbitro_1_synth.v:45" *) 1'h0 : _048_[1];
  assign _049_[2] = _042_ ? (* src = "arbitro_1_synth.v:45" *) 1'h1 : _048_[2];
  assign _049_[3] = _042_ ? (* src = "arbitro_1_synth.v:45" *) 1'h0 : _048_[3];
  assign _051_[0] = _038_ ? (* src = "arbitro_1_synth.v:37" *) 1'h1 : _050_[0];
  assign _051_[1] = _038_ ? (* src = "arbitro_1_synth.v:37" *) 1'h0 : _050_[1];
  assign _051_[2] = _038_ ? (* src = "arbitro_1_synth.v:37" *) 1'h0 : _050_[2];
  assign _051_[3] = _038_ ? (* src = "arbitro_1_synth.v:37" *) 1'h0 : _050_[3];
  assign _052_[0] = _027_ ? (* src = "arbitro_1_synth.v:32" *) _047_[0] : _051_[0];
  assign _052_[1] = _027_ ? (* src = "arbitro_1_synth.v:32" *) _047_[1] : _051_[1];
  assign _052_[2] = _027_ ? (* src = "arbitro_1_synth.v:32" *) _047_[2] : _051_[2];
  assign _052_[3] = _027_ ? (* src = "arbitro_1_synth.v:32" *) _047_[3] : _051_[3];
  assign _005_[0] = _043_ ? (* src = "arbitro_1_synth.v:31" *) 1'h0 : _052_[0];
  assign _005_[1] = _043_ ? (* src = "arbitro_1_synth.v:31" *) 1'h0 : _052_[1];
  assign _005_[2] = _043_ ? (* src = "arbitro_1_synth.v:31" *) 1'h0 : _052_[2];
  assign _005_[3] = _043_ ? (* src = "arbitro_1_synth.v:31" *) 1'h0 : _052_[3];
  assign _003_[0] = reset ? (* src = "arbitro_1_synth.v:24" *) _005_[0] : 1'h0;
  assign _003_[1] = reset ? (* src = "arbitro_1_synth.v:24" *) _005_[1] : 1'h0;
  assign _003_[2] = reset ? (* src = "arbitro_1_synth.v:24" *) _005_[2] : 1'h0;
  assign _003_[3] = reset ? (* src = "arbitro_1_synth.v:24" *) _005_[3] : 1'h0;
  assign _004_[0] = reset ? (* src = "arbitro_1_synth.v:24" *) _006_[0] : 1'h0;
  assign _004_[1] = reset ? (* src = "arbitro_1_synth.v:24" *) _006_[1] : 1'h0;
  assign _004_[2] = reset ? (* src = "arbitro_1_synth.v:24" *) _006_[2] : 1'h0;
  assign _004_[3] = reset ? (* src = "arbitro_1_synth.v:24" *) _006_[3] : 1'h0;
  assign _053_[0] = _027_ ? (* src = "arbitro_1_synth.v:32" *) contador_synth[0] : _008_[0];
  assign _053_[1] = _027_ ? (* src = "arbitro_1_synth.v:32" *) contador_synth[1] : _008_[1];
  assign _053_[2] = _027_ ? (* src = "arbitro_1_synth.v:32" *) contador_synth[2] : _008_[2];
  assign _053_[3] = _027_ ? (* src = "arbitro_1_synth.v:32" *) contador_synth[3] : _008_[3];
  assign _001_[0] = Enable ? (* src = "arbitro_1_synth.v:22" *) _004_[0] : Push[0];
  assign _001_[1] = Enable ? (* src = "arbitro_1_synth.v:22" *) _004_[1] : Push[1];
  assign _001_[2] = Enable ? (* src = "arbitro_1_synth.v:22" *) _004_[2] : Push[2];
  assign _001_[3] = Enable ? (* src = "arbitro_1_synth.v:22" *) _004_[3] : Push[3];
  assign _000_[0] = Enable ? (* src = "arbitro_1_synth.v:22" *) _003_[0] : Pops[0];
  assign _000_[1] = Enable ? (* src = "arbitro_1_synth.v:22" *) _003_[1] : Pops[1];
  assign _000_[2] = Enable ? (* src = "arbitro_1_synth.v:22" *) _003_[2] : Pops[2];
  assign _000_[3] = Enable ? (* src = "arbitro_1_synth.v:22" *) _003_[3] : Pops[3];
  assign _054_[0] = _043_ ? (* src = "arbitro_1_synth.v:31" *) contador_synth[0] : _053_[0];
  assign _054_[1] = _043_ ? (* src = "arbitro_1_synth.v:31" *) contador_synth[1] : _053_[1];
  assign _054_[2] = _043_ ? (* src = "arbitro_1_synth.v:31" *) contador_synth[2] : _053_[2];
  assign _054_[3] = _043_ ? (* src = "arbitro_1_synth.v:31" *) contador_synth[3] : _053_[3];
  assign _055_[0] = reset ? (* src = "arbitro_1_synth.v:24" *) _054_[0] : contador_synth[0];
  assign _055_[1] = reset ? (* src = "arbitro_1_synth.v:24" *) _054_[1] : contador_synth[1];
  assign _055_[2] = reset ? (* src = "arbitro_1_synth.v:24" *) _054_[2] : contador_synth[2];
  assign _055_[3] = reset ? (* src = "arbitro_1_synth.v:24" *) _054_[3] : contador_synth[3];
  assign _002_[0] = Enable ? (* src = "arbitro_1_synth.v:22" *) _055_[0] : contador_synth[0];
  assign _002_[1] = Enable ? (* src = "arbitro_1_synth.v:22" *) _055_[1] : contador_synth[1];
  assign _002_[2] = Enable ? (* src = "arbitro_1_synth.v:22" *) _055_[2] : contador_synth[2];
  assign _002_[3] = Enable ? (* src = "arbitro_1_synth.v:22" *) _055_[3] : contador_synth[3];
  assign _007_[0] = _073_ ? (* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *) _024_[1] : 1'hx;
  assign _007_[1] = _073_ ? (* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *) _023_[1] : 1'hx;
  assign _007_[2] = _073_ ? (* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *) _022_[0] : 1'hx;
  assign _007_[3] = _073_ ? (* src = "arbitro_1_synth.v:74|arbitro_1_synth.v:70|<techmap.v>:445" *) _021_[0] : 1'hx;
  assign _068_ = ~(* src = "arbitro_1_synth.v:37" *) _067_[31];
  assign _060_ = ~(* src = "arbitro_1_synth.v:41" *) _061_;
  assign _059_ = ~(* src = "arbitro_1_synth.v:41" *) _058_[31];
  assign _070_ = ~(* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37" *) _069_[31];
  assign _065_ = ~(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41" *) _066_;
  assign _064_ = ~(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41" *) _062_[31];
  assign _072_ = ~(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37" *) _071_[31];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      contador_synth[0] <= _002_[0];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      contador_synth[1] <= _002_[1];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      contador_synth[2] <= _002_[2];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      contador_synth[3] <= _002_[3];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Pops[0] <= _000_[0];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Pops[1] <= _000_[1];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Pops[2] <= _000_[2];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Pops[3] <= _000_[3];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Push[0] <= _001_[0];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Push[1] <= _001_[1];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Push[2] <= _001_[2];
  (* src = "arbitro_1_synth.v:18" *)
  always @(posedge clk)
      Push[3] <= _001_[3];
  assign _043_ = _028_[0] |(* src = "arbitro_1_synth.v:31" *)  _056_;
  assign _031_[1] = dest[1] ^(* src = "arbitro_1_synth.v:73|arbitro_1_synth.v:70" *)  1'h1;
  assign _031_[0] = dest[0] ^(* src = "arbitro_1_synth.v:72|arbitro_1_synth.v:70" *)  1'h1;
  assign _061_ = _059_ | _015_[0];
  assign _066_ = _064_ | _019_[0];
  assign _030_[3] = contador_synth[3] ^(* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37|<techmap.v>:262" *)  1'h1;
  assign _030_[1] = contador_synth[1] ^(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:262" *)  1'h1;
  assign _063_[2] = contador_synth[2] ^(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:262" *)  1'h1;
  assign _008_[1] = contador_synth[1] ^(* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:263" *)  contador_synth[0];
  assign _008_[2] = contador_synth[2] ^(* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:263" *)  _016_[0];
  assign _008_[3] = contador_synth[3] ^(* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:263" *)  _057_[2];
  assign _008_[0] = contador_synth[0] ^(* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _078_ = _012_[1] &(* src = "arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)  _062_[1];
  assign _067_[31] = contador_synth[3] |(* src = "arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)  _078_;
  assign _014_[0] = _030_[1] &(* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  contador_synth[0];
  assign _075_ = _012_[1] &(* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _058_[1];
  assign _058_[1] = contador_synth[1] |(* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _014_[0];
  assign _058_[31] = contador_synth[3] |(* src = "arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _075_;
  assign _057_[2] = contador_synth[2] &(* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:229" *)  _016_[0];
  assign _069_[31] = contador_synth[3] |(* src = "arbitro_1_synth.v:41|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)  _017_[0];
  assign _076_ = _030_[1] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _062_[0];
  assign _074_ = contador_synth[3] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  contador_synth[2];
  assign _077_ = _018_[1] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _062_[1];
  assign _062_[0] = contador_synth[0] |(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:212" *)  _008_[0];
  assign _062_[1] = contador_synth[1] |(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _076_;
  assign _062_[31] = _074_ |(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:41|<techmap.v>:260|<techmap.v>:221" *)  _077_;
  assign _079_ = _018_[1] &(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)  _058_[1];
  assign _071_[31] = _074_ |(* src = "arbitro_1_synth.v:45|arbitro_1_synth.v:37|<techmap.v>:260|<techmap.v>:221" *)  _079_;
  assign _016_[0] = contador_synth[1] &(* src = "arbitro_1_synth.v:54|contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  contador_synth[0];
  assign _008_[31:5] = 27'h0000000;
  assign _012_[15:2] = 14'h3fff;
  assign _013_[7:1] = 7'h7f;
  assign _014_[15:1] = { 14'h3fff, _012_[1] };
  assign _015_[7:1] = 7'h7f;
  assign _016_[15:1] = { 14'h3fff, _012_[1] };
  assign _017_[7:1] = 7'h7f;
  assign { _018_[15:2], _018_[0] } = { 14'h3fff, _012_[0] };
  assign _019_[7:1] = 7'h7f;
  assign _020_[7:1] = 7'h7f;
  assign _021_[1] = 1'h0;
  assign _022_[1] = 1'h0;
  assign _023_[0] = 1'h0;
  assign _024_[0] = 1'h0;
  assign _028_[15:1] = 15'h0000;
  assign { _030_[2], _030_[0] } = { contador_synth[2], contador_synth[0] };
  assign { _057_[31:3], _057_[1:0] } = { 28'h0000000, _008_[4], _016_[0], contador_synth[0] };
  assign { _058_[30:3], _058_[0] } = { _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], _058_[31], contador_synth[0] };
  assign _062_[30:3] = { _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31], _062_[31] };
  assign { _063_[31:3], _063_[1:0] } = { 28'hfffffff, contador_synth[3], _030_[1], _008_[0] };
  assign { _067_[30:3], _067_[1:0] } = { _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _067_[31], _062_[1:0] };
  assign _069_[30:0] = { _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _069_[31], _057_[2], _016_[0], contador_synth[0] };
  assign { _071_[30:3], _071_[1:0] } = { _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _071_[31], _058_[1], contador_synth[0] };
endmodule

(* src = "arbitro_2_synth.v:6" *)
module arbitro_2_synth(Pop, clk, Push, reset, Enable, FIFO_synth_empty, Almost_full, \class );
  (* src = "arbitro_2_synth.v:18" *)
  wire _00_;
  (* src = "arbitro_2_synth.v:18" *)
  wire [3:0] _01_;
  (* src = "arbitro_2_synth.v:18" *)
  wire _02_;
  (* src = "arbitro_2_synth.v:18" *)
  wire [3:0] _03_;
  (* src = "arbitro_2_synth.v:18" *)
  wire _04_;
  (* src = "arbitro_2_synth.v:18" *)
  wire [3:0] _05_;
  (* src = "arbitro_2_synth.v:18" *)
  wire [3:0] _06_;
  wire [1:0] _07_;
  wire [1:0] _08_;
  wire [1:0] _09_;
  wire [1:0] _10_;
  wire [1:0] _11_;
  wire [1:0] _12_;
  wire _13_;
  wire [1:0] _14_;
  wire [1:0] _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = "arbitro_2_synth.v:28" *)
  wire _19_;
  (* src = "arbitro_2_synth.v:28" *)
  wire _20_;
  (* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *)
  wire _21_;
  (* src = "arbitro_2_synth.v:12" *)
  input [3:0] Almost_full;
  (* src = "arbitro_2_synth.v:10" *)
  input Enable;
  (* src = "arbitro_2_synth.v:11" *)
  input FIFO_synth_empty;
  (* init = 1'h0 *)
  (* src = "arbitro_2_synth.v:6" *)
  output Pop;
  reg Pop = 1'h0;
  (* init = 4'h0 *)
  (* src = "arbitro_2_synth.v:8" *)
  output [3:0] Push;
  reg [3:0] Push = 4'h0;
  (* src = "arbitro_2_synth.v:13" *)
  input [1:0] \class ;
  (* src = "arbitro_2_synth.v:7" *)
  input clk;
  (* src = "arbitro_2_synth.v:9" *)
  input reset;
  assign _07_[0] = Almost_full[3] |(* src = "arbitro_2_synth.v:28" *)  Almost_full[2];
  assign _07_[1] = Almost_full[1] |(* src = "arbitro_2_synth.v:28" *)  Almost_full[0];
  assign _20_ = _07_[0] |(* src = "arbitro_2_synth.v:28" *)  _07_[1];
  assign _16_ = \class [0] |(* src = "arbitro_2_synth.v:39|arbitro_2_synth.v:36" *)  _14_[1];
  assign _17_ = _15_[0] |(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36" *)  _14_[1];
  assign _18_ = _15_[0] |(* src = "arbitro_2_synth.v:38|arbitro_2_synth.v:36" *)  \class [1];
  assign _12_[0] = _08_[0] |(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *)  _09_[0];
  assign _12_[1] = _10_[1] |(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *)  _11_[1];
  assign _21_ = _12_[0] |(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *)  _12_[1];
  assign _13_ = \class [0] |(* src = "arbitro_2_synth.v:37|arbitro_2_synth.v:36" *)  \class [1];
  assign _09_[0] = ~(* src = "arbitro_2_synth.v:39|arbitro_2_synth.v:36" *) _16_;
  assign _08_[0] = ~(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36" *) _17_;
  assign _10_[1] = ~(* src = "arbitro_2_synth.v:38|arbitro_2_synth.v:36" *) _18_;
  assign _11_[1] = ~(* src = "arbitro_2_synth.v:37|arbitro_2_synth.v:36" *) _13_;
  assign _05_[0] = FIFO_synth_empty ? (* src = "arbitro_2_synth.v:34" *) Push[0] : _06_[0];
  assign _05_[1] = FIFO_synth_empty ? (* src = "arbitro_2_synth.v:34" *) Push[1] : _06_[1];
  assign _05_[2] = FIFO_synth_empty ? (* src = "arbitro_2_synth.v:34" *) Push[2] : _06_[2];
  assign _05_[3] = FIFO_synth_empty ? (* src = "arbitro_2_synth.v:34" *) Push[3] : _06_[3];
  assign _04_ = ~(* src = "arbitro_2_synth.v:28" *) _19_;
  assign _02_ = reset ? (* src = "arbitro_2_synth.v:22" *) _04_ : 1'h0;
  assign _03_[0] = reset ? (* src = "arbitro_2_synth.v:22" *) _05_[0] : 1'h0;
  assign _03_[1] = reset ? (* src = "arbitro_2_synth.v:22" *) _05_[1] : 1'h0;
  assign _03_[2] = reset ? (* src = "arbitro_2_synth.v:22" *) _05_[2] : 1'h0;
  assign _03_[3] = reset ? (* src = "arbitro_2_synth.v:22" *) _05_[3] : 1'h0;
  assign _00_ = Enable ? (* src = "arbitro_2_synth.v:20" *) _02_ : Pop;
  assign _01_[0] = Enable ? (* src = "arbitro_2_synth.v:20" *) _03_[0] : Push[0];
  assign _01_[1] = Enable ? (* src = "arbitro_2_synth.v:20" *) _03_[1] : Push[1];
  assign _01_[2] = Enable ? (* src = "arbitro_2_synth.v:20" *) _03_[2] : Push[2];
  assign _01_[3] = Enable ? (* src = "arbitro_2_synth.v:20" *) _03_[3] : Push[3];
  assign _06_[0] = _21_ ? (* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *) _11_[1] : 1'hx;
  assign _06_[1] = _21_ ? (* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *) _10_[1] : 1'hx;
  assign _06_[2] = _21_ ? (* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *) _09_[0] : 1'hx;
  assign _06_[3] = _21_ ? (* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36|<techmap.v>:445" *) _08_[0] : 1'hx;
  (* src = "arbitro_2_synth.v:18" *)
  always @(posedge clk)
      Pop <= _00_;
  (* src = "arbitro_2_synth.v:18" *)
  always @(posedge clk)
      Push[0] <= _01_[0];
  (* src = "arbitro_2_synth.v:18" *)
  always @(posedge clk)
      Push[1] <= _01_[1];
  (* src = "arbitro_2_synth.v:18" *)
  always @(posedge clk)
      Push[2] <= _01_[2];
  (* src = "arbitro_2_synth.v:18" *)
  always @(posedge clk)
      Push[3] <= _01_[3];
  assign _19_ = FIFO_synth_empty |(* src = "arbitro_2_synth.v:28" *)  _20_;
  assign _14_[1] = \class [1] ^(* src = "arbitro_2_synth.v:40|arbitro_2_synth.v:36" *)  1'h1;
  assign _15_[0] = \class [0] ^(* src = "arbitro_2_synth.v:38|arbitro_2_synth.v:36" *)  1'h1;
  assign _08_[1] = 1'h0;
  assign _09_[1] = 1'h0;
  assign _10_[0] = 1'h0;
  assign _11_[0] = 1'h0;
  assign _14_[0] = \class [0];
  assign _15_[1] = _14_[1];
endmodule

(* top =  1  *)
(* src = "capa_transaccion_synth.v:12" *)
module capa_transaccion_synth(FIFO_synth_in, PUSH, pop_fifo_azules, umbral_bajo, umbral_alto, clk, reset, Enable, init, req, idx, salida_contador_synth, valid_contador_synth, data_out_fifo_azul_p0, data_out_fifo_azul_p1, data_out_fifo_azul_p2, data_out_fifo_azul_p3, idle);
  (* src = "capa_transaccion_synth.v:134" *)
  wire [11:0] _00_;
  (* src = "capa_transaccion_synth.v:134" *)
  wire [11:0] _01_;
  (* src = "capa_transaccion_synth.v:134" *)
  wire [11:0] _02_;
  wire [1:0] _03_;
  wire [1:0] _04_;
  (* src = "capa_transaccion_synth.v:105" *)
  wire _05_;
  (* src = "capa_transaccion_synth.v:105" *)
  wire _06_;
  (* src = "capa_transaccion_synth.v:66" *)
  wire [9:0] All_fifo_empty;
  (* src = "capa_transaccion_synth.v:20" *)
  input Enable;
  (* src = "capa_transaccion_synth.v:13" *)
  input [11:0] FIFO_synth_in;
  (* src = "capa_transaccion_synth.v:14" *)
  input PUSH;
  (* src = "capa_transaccion_synth.v:63" *)
  (* unused_bits = "0" *)
  wire almost_empty_fifo_central;
  (* src = "capa_transaccion_synth.v:44" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] almost_empty_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:52" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] almost_empty_fifos_azules;
  (* src = "capa_transaccion_synth.v:37" *)
  (* unused_bits = "0" *)
  wire almost_empty_principal;
  (* src = "capa_transaccion_synth.v:62" *)
  (* unused_bits = "0" *)
  wire almost_full_fifo_central;
  (* src = "capa_transaccion_synth.v:43" *)
  wire [3:0] almost_full_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:51" *)
  wire [3:0] almost_full_fifos_azules;
  (* src = "capa_transaccion_synth.v:38" *)
  (* unused_bits = "0" *)
  wire almost_full_principal;
  (* src = "capa_transaccion_synth.v:18" *)
  input clk;
  (* src = "capa_transaccion_synth.v:26" *)
  output [11:0] data_out_fifo_azul_p0;
  (* src = "capa_transaccion_synth.v:27" *)
  output [11:0] data_out_fifo_azul_p1;
  (* src = "capa_transaccion_synth.v:28" *)
  output [11:0] data_out_fifo_azul_p2;
  (* src = "capa_transaccion_synth.v:29" *)
  output [11:0] data_out_fifo_azul_p3;
  (* src = "capa_transaccion_synth.v:60" *)
  wire empty_fifo_central;
  (* src = "capa_transaccion_synth.v:35" *)
  wire empty_fifo_principal;
  (* src = "capa_transaccion_synth.v:46" *)
  wire [3:0] empty_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:54" *)
  wire [3:0] empty_fifos_azules;
  (* src = "capa_transaccion_synth.v:58" *)
  wire [11:0] entrada_fifo_central;
  (* src = "capa_transaccion_synth.v:61" *)
  (* unused_bits = "0" *)
  wire full_fifo_central;
  (* src = "capa_transaccion_synth.v:36" *)
  (* unused_bits = "0" *)
  wire full_fifo_princiapl;
  (* src = "capa_transaccion_synth.v:47" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] full_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:55" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] full_fifos_azules;
  (* src = "capa_transaccion_synth.v:30" *)
  output idle;
  (* src = "capa_transaccion_synth.v:23" *)
  input [2:0] idx;
  (* src = "capa_transaccion_synth.v:21" *)
  input init;
  (* src = "capa_transaccion_synth.v:69" *)
  wire [2:0] interno_alto;
  (* src = "capa_transaccion_synth.v:68" *)
  wire [2:0] interno_bajo;
  (* src = "capa_transaccion_synth.v:15" *)
  input [3:0] pop_fifo_azules;
  (* src = "capa_transaccion_synth.v:34" *)
  wire pop_fifo_principal;
  (* src = "capa_transaccion_synth.v:42" *)
  wire [3:0] pop_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:41" *)
  wire [3:0] push_fifos_amarillos;
  (* src = "capa_transaccion_synth.v:50" *)
  wire [3:0] push_fifos_azules;
  (* src = "capa_transaccion_synth.v:22" *)
  input req;
  (* src = "capa_transaccion_synth.v:19" *)
  input reset;
  (* src = "capa_transaccion_synth.v:24" *)
  output [4:0] salida_contador_synth;
  (* src = "capa_transaccion_synth.v:59" *)
  wire [11:0] salida_fifo_central;
  (* src = "capa_transaccion_synth.v:33" *)
  wire [11:0] salida_fifo_principal;
  (* src = "capa_transaccion_synth.v:12" *)
  wire [11:0] \salida_fifos_amarillos[0] ;
  (* src = "capa_transaccion_synth.v:12" *)
  wire [11:0] \salida_fifos_amarillos[1] ;
  (* src = "capa_transaccion_synth.v:12" *)
  wire [11:0] \salida_fifos_amarillos[2] ;
  (* src = "capa_transaccion_synth.v:12" *)
  wire [11:0] \salida_fifos_amarillos[3] ;
  (* src = "capa_transaccion_synth.v:17" *)
  input [2:0] umbral_alto;
  (* src = "capa_transaccion_synth.v:16" *)
  input [2:0] umbral_bajo;
  (* src = "capa_transaccion_synth.v:25" *)
  output valid_contador_synth;
  assign _03_[0] = pop_fifos_amarillos[3] |(* src = "capa_transaccion_synth.v:105" *)  pop_fifos_amarillos[2];
  assign _03_[1] = pop_fifos_amarillos[1] |(* src = "capa_transaccion_synth.v:105" *)  pop_fifos_amarillos[0];
  assign _05_ = _03_[0] |(* src = "capa_transaccion_synth.v:105" *)  _03_[1];
  assign _04_[0] = push_fifos_azules[3] |(* src = "capa_transaccion_synth.v:105" *)  push_fifos_azules[2];
  assign _04_[1] = push_fifos_azules[1] |(* src = "capa_transaccion_synth.v:105" *)  push_fifos_azules[0];
  assign _06_ = _04_[0] |(* src = "capa_transaccion_synth.v:105" *)  _04_[1];
  assign entrada_fifo_central[0] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [0] : _02_[0];
  assign entrada_fifo_central[1] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [1] : _02_[1];
  assign entrada_fifo_central[2] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [2] : _02_[2];
  assign entrada_fifo_central[3] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [3] : _02_[3];
  assign entrada_fifo_central[4] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [4] : _02_[4];
  assign entrada_fifo_central[5] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [5] : _02_[5];
  assign entrada_fifo_central[6] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [6] : _02_[6];
  assign entrada_fifo_central[7] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [7] : _02_[7];
  assign entrada_fifo_central[8] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [8] : _02_[8];
  assign entrada_fifo_central[9] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [9] : _02_[9];
  assign entrada_fifo_central[10] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [10] : _02_[10];
  assign entrada_fifo_central[11] = pop_fifos_amarillos[3] ? (* src = "capa_transaccion_synth.v:150" *) \salida_fifos_amarillos[3] [11] : _02_[11];
  assign _01_[0] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [0] : _00_[0];
  assign _01_[1] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [1] : _00_[1];
  assign _01_[2] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [2] : _00_[2];
  assign _01_[3] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [3] : _00_[3];
  assign _01_[4] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [4] : _00_[4];
  assign _01_[5] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [5] : _00_[5];
  assign _01_[6] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [6] : _00_[6];
  assign _01_[7] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [7] : _00_[7];
  assign _01_[8] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [8] : _00_[8];
  assign _01_[9] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [9] : _00_[9];
  assign _01_[10] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [10] : _00_[10];
  assign _01_[11] = pop_fifos_amarillos[1] ? (* src = "capa_transaccion_synth.v:142" *) \salida_fifos_amarillos[1] [11] : _00_[11];
  assign _02_[0] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [0] : _01_[0];
  assign _02_[1] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [1] : _01_[1];
  assign _02_[2] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [2] : _01_[2];
  assign _02_[3] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [3] : _01_[3];
  assign _02_[4] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [4] : _01_[4];
  assign _02_[5] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [5] : _01_[5];
  assign _02_[6] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [6] : _01_[6];
  assign _02_[7] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [7] : _01_[7];
  assign _02_[8] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [8] : _01_[8];
  assign _02_[9] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [9] : _01_[9];
  assign _02_[10] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [10] : _01_[10];
  assign _02_[11] = pop_fifos_amarillos[2] ? (* src = "capa_transaccion_synth.v:146" *) \salida_fifos_amarillos[2] [11] : _01_[11];
  assign _00_[0] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [0] : 1'h0;
  assign _00_[1] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [1] : 1'h0;
  assign _00_[2] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [2] : 1'h0;
  assign _00_[3] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [3] : 1'h0;
  assign _00_[4] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [4] : 1'h0;
  assign _00_[5] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [5] : 1'h0;
  assign _00_[6] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [6] : 1'h0;
  assign _00_[7] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [7] : 1'h0;
  assign _00_[8] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [8] : 1'h0;
  assign _00_[9] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [9] : 1'h0;
  assign _00_[10] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [10] : 1'h0;
  assign _00_[11] = pop_fifos_amarillos[0] ? (* src = "capa_transaccion_synth.v:138" *) \salida_fifos_amarillos[0] [11] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:82" *)
  FIFO_synth FIFO_synth_amarillo_p0 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_amarillos[0]),
    .FIFO_synth_almost_full(almost_full_fifos_amarillos[0]),
    .FIFO_synth_data_in(salida_fifo_principal),
    .FIFO_synth_data_out(\salida_fifos_amarillos[0] ),
    .FIFO_synth_empty(All_fifo_empty[1]),
    .FIFO_synth_full(full_fifos_amarillos[0]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifos_amarillos[0]),
    .write_enable(push_fifos_amarillos[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:86" *)
  FIFO_synth FIFO_synth_amarillo_p1 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_amarillos[1]),
    .FIFO_synth_almost_full(almost_full_fifos_amarillos[1]),
    .FIFO_synth_data_in(salida_fifo_principal),
    .FIFO_synth_data_out(\salida_fifos_amarillos[1] ),
    .FIFO_synth_empty(All_fifo_empty[2]),
    .FIFO_synth_full(full_fifos_amarillos[1]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifos_amarillos[1]),
    .write_enable(push_fifos_amarillos[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:90" *)
  FIFO_synth FIFO_synth_amarillo_p2 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_amarillos[2]),
    .FIFO_synth_almost_full(almost_full_fifos_amarillos[2]),
    .FIFO_synth_data_in(salida_fifo_principal),
    .FIFO_synth_data_out(\salida_fifos_amarillos[2] ),
    .FIFO_synth_empty(All_fifo_empty[3]),
    .FIFO_synth_full(full_fifos_amarillos[2]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifos_amarillos[2]),
    .write_enable(push_fifos_amarillos[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:94" *)
  FIFO_synth FIFO_synth_amarillo_p3 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_amarillos[3]),
    .FIFO_synth_almost_full(almost_full_fifos_amarillos[3]),
    .FIFO_synth_data_in(salida_fifo_principal),
    .FIFO_synth_data_out(\salida_fifos_amarillos[3] ),
    .FIFO_synth_empty(All_fifo_empty[4]),
    .FIFO_synth_full(full_fifos_amarillos[3]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifos_amarillos[3]),
    .write_enable(push_fifos_amarillos[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:109" *)
  FIFO_synth FIFO_synth_azul_p0 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_azules[0]),
    .FIFO_synth_almost_full(almost_full_fifos_azules[0]),
    .FIFO_synth_data_in(salida_fifo_central),
    .FIFO_synth_data_out(data_out_fifo_azul_p0),
    .FIFO_synth_empty(All_fifo_empty[6]),
    .FIFO_synth_full(full_fifos_azules[0]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifo_azules[0]),
    .write_enable(push_fifos_azules[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:113" *)
  FIFO_synth FIFO_synth_azul_p1 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_azules[1]),
    .FIFO_synth_almost_full(almost_full_fifos_azules[1]),
    .FIFO_synth_data_in(salida_fifo_central),
    .FIFO_synth_data_out(data_out_fifo_azul_p1),
    .FIFO_synth_empty(All_fifo_empty[7]),
    .FIFO_synth_full(full_fifos_azules[1]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifo_azules[1]),
    .write_enable(push_fifos_azules[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:117" *)
  FIFO_synth FIFO_synth_azul_p2 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_azules[2]),
    .FIFO_synth_almost_full(almost_full_fifos_azules[2]),
    .FIFO_synth_data_in(salida_fifo_central),
    .FIFO_synth_data_out(data_out_fifo_azul_p2),
    .FIFO_synth_empty(All_fifo_empty[8]),
    .FIFO_synth_full(full_fifos_azules[2]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifo_azules[2]),
    .write_enable(push_fifos_azules[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:121" *)
  FIFO_synth FIFO_synth_azul_p3 (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifos_azules[3]),
    .FIFO_synth_almost_full(almost_full_fifos_azules[3]),
    .FIFO_synth_data_in(salida_fifo_central),
    .FIFO_synth_data_out(data_out_fifo_azul_p3),
    .FIFO_synth_empty(All_fifo_empty[9]),
    .FIFO_synth_full(full_fifos_azules[3]),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifo_azules[3]),
    .write_enable(push_fifos_azules[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:104" *)
  FIFO_synth FIFO_synth_central (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_fifo_central),
    .FIFO_synth_almost_full(almost_full_fifo_central),
    .FIFO_synth_data_in(entrada_fifo_central),
    .FIFO_synth_data_out(salida_fifo_central),
    .FIFO_synth_empty(empty_fifo_central),
    .FIFO_synth_full(full_fifo_central),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(_06_),
    .write_enable(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:72" *)
  FIFO_synth FIFO_synth_principal (
    .Enable(Enable),
    .FIFO_synth_almost_empty(almost_empty_principal),
    .FIFO_synth_almost_full(almost_full_principal),
    .FIFO_synth_data_in(FIFO_synth_in),
    .FIFO_synth_data_out(salida_fifo_principal),
    .FIFO_synth_empty(empty_fifo_principal),
    .FIFO_synth_full(full_fifo_princiapl),
    .Reset(reset),
    .clk(clk),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .read_enable(pop_fifo_principal),
    .write_enable(PUSH)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:131" *)
  FSM_synth FSM_synth (
    .FIFO_synth_empty({ All_fifo_empty[9:6], empty_fifo_central, All_fifo_empty[4:1], empty_fifo_principal }),
    .clk(clk),
    .idle(idle),
    .init(init),
    .interno_alto(interno_alto),
    .interno_bajo(interno_bajo),
    .reset(reset),
    .umbral_alto(umbral_alto),
    .umbral_bajo(umbral_bajo)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:100" *)
  arbitro_1_synth arbitro_1_synth (
    .Almost_full(almost_full_fifos_azules),
    .Enable(Enable),
    .FIFO_synth_empty(All_fifo_empty[4:1]),
    .Pops(pop_fifos_amarillos),
    .Push(push_fifos_azules),
    .clk(clk),
    .dest(entrada_fifo_central[9:8]),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:77" *)
  arbitro_2_synth arbitro_2_synth (
    .Almost_full(almost_full_fifos_amarillos),
    .Enable(Enable),
    .FIFO_synth_empty(empty_fifo_principal),
    .Pop(pop_fifo_principal),
    .Push(push_fifos_amarillos),
    .\class (FIFO_synth_in[11:10]),
    .clk(clk),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "capa_transaccion_synth.v:126" *)
  contador_synth contador_synth (
    .clk(clk),
    .data(salida_contador_synth),
    .idx(idx),
    .push0(push_fifos_azules[0]),
    .push1(push_fifos_azules[1]),
    .push2(push_fifos_azules[2]),
    .push3(push_fifos_azules[3]),
    .push4(PUSH),
    .req(req),
    .valid(valid_contador_synth)
  );
  assign { All_fifo_empty[5], All_fifo_empty[0] } = { empty_fifo_central, empty_fifo_principal };
  assign empty_fifos_amarillos = All_fifo_empty[4:1];
  assign empty_fifos_azules = All_fifo_empty[9:6];
endmodule

(* src = "contador_synth.v:6" *)
module contador_synth(push0, push1, push2, push3, push4, req, idx, clk, data, valid);
  (* src = "contador_synth.v:26" *)
  wire [3:0] _000_;
  (* src = "contador_synth.v:26" *)
  wire [3:0] _001_;
  (* src = "contador_synth.v:26" *)
  wire [3:0] _002_;
  (* src = "contador_synth.v:26" *)
  wire [3:0] _003_;
  (* src = "contador_synth.v:26" *)
  wire [3:0] _004_;
  (* src = "contador_synth.v:26" *)
  wire [4:0] _005_;
  (* src = "contador_synth.v:26" *)
  wire [4:0] _006_;
  (* src = "contador_synth.v:29" *)
  (* unused_bits = "4" *)
  wire [31:0] _007_;
  (* src = "contador_synth.v:31" *)
  (* unused_bits = "4" *)
  wire [31:0] _008_;
  (* src = "contador_synth.v:33" *)
  (* unused_bits = "4" *)
  wire [31:0] _009_;
  (* src = "contador_synth.v:35" *)
  (* unused_bits = "4" *)
  wire [31:0] _010_;
  (* src = "contador_synth.v:37" *)
  (* unused_bits = "4" *)
  wire [31:0] _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire [1:0] _016_;
  wire _017_;
  wire [1:0] _018_;
  wire _019_;
  wire [1:0] _020_;
  wire _021_;
  wire [1:0] _022_;
  wire _023_;
  wire [1:0] _024_;
  wire _025_;
  wire _026_;
  wire [2:0] _027_;
  wire [2:0] _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:432" *)
  wire [24:0] _033_;
  (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:428" *)
  wire [4:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _040_;
  (* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _041_;
  (* src = "contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _042_;
  (* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _043_;
  (* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:260|<techmap.v>:203" *)
  (* unused_bits = "3" *)
  wire [31:0] _044_;
  (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *)
  wire _045_;
  (* src = "contador_synth.v:14" *)
  input clk;
  (* init = 4'h0 *)
  (* src = "contador_synth.v:20" *)
  reg [3:0] cuenta0 = 4'h0;
  (* init = 4'h0 *)
  (* src = "contador_synth.v:21" *)
  reg [3:0] cuenta1 = 4'h0;
  (* init = 4'h0 *)
  (* src = "contador_synth.v:22" *)
  reg [3:0] cuenta2 = 4'h0;
  (* init = 4'h0 *)
  (* src = "contador_synth.v:23" *)
  reg [3:0] cuenta3 = 4'h0;
  (* init = 4'h0 *)
  (* src = "contador_synth.v:24" *)
  reg [3:0] cuenta4 = 4'h0;
  (* init = 5'h00 *)
  (* src = "contador_synth.v:15" *)
  output [4:0] data;
  reg [4:0] data = 5'h00;
  (* src = "contador_synth.v:13" *)
  input [2:0] idx;
  (* src = "contador_synth.v:7" *)
  input push0;
  (* src = "contador_synth.v:8" *)
  input push1;
  (* src = "contador_synth.v:9" *)
  input push2;
  (* src = "contador_synth.v:10" *)
  input push3;
  (* src = "contador_synth.v:11" *)
  input push4;
  (* src = "contador_synth.v:12" *)
  input req;
  (* init = 1'h0 *)
  (* src = "contador_synth.v:16" *)
  output valid;
  reg valid = 1'h0;
  assign _029_ = _012_ |(* src = "contador_synth.v:45|contador_synth.v:40" *)  _027_[2];
  assign _013_ = _028_[0] |(* src = "contador_synth.v:44|contador_synth.v:40" *)  _028_[1];
  assign _030_ = _013_ |(* src = "contador_synth.v:44|contador_synth.v:40" *)  idx[2];
  assign _014_ = idx[0] |(* src = "contador_synth.v:43|contador_synth.v:40" *)  _028_[1];
  assign _031_ = _014_ |(* src = "contador_synth.v:43|contador_synth.v:40" *)  idx[2];
  assign _015_ = _028_[0] |(* src = "contador_synth.v:42|contador_synth.v:40" *)  idx[1];
  assign _032_ = _015_ |(* src = "contador_synth.v:42|contador_synth.v:40" *)  idx[2];
  assign _016_[0] = _033_[3] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[8];
  assign _016_[1] = _033_[13] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[18];
  assign _017_ = _016_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _016_[1];
  assign _034_[3] = _017_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[23];
  assign _018_[0] = _033_[2] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[7];
  assign _018_[1] = _033_[12] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[17];
  assign _019_ = _018_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _018_[1];
  assign _034_[2] = _019_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[22];
  assign _020_[0] = _033_[1] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[6];
  assign _020_[1] = _033_[11] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[16];
  assign _021_ = _020_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _020_[1];
  assign _034_[1] = _021_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[21];
  assign _022_[0] = _033_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[5];
  assign _022_[1] = _033_[10] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[15];
  assign _023_ = _022_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _022_[1];
  assign _034_[0] = _023_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:441" *)  _033_[20];
  assign _024_[0] = _035_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *)  _036_;
  assign _024_[1] = _037_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *)  _038_;
  assign _025_ = _024_[0] |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *)  _024_[1];
  assign _045_ = _025_ |(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *)  _039_;
  assign _012_ = idx[0] |(* src = "contador_synth.v:41|contador_synth.v:40" *)  idx[1];
  assign _026_ = _012_ |(* src = "contador_synth.v:41|contador_synth.v:40" *)  idx[2];
  assign _035_ = ~(* src = "contador_synth.v:45|contador_synth.v:40" *) _029_;
  assign _036_ = ~(* src = "contador_synth.v:44|contador_synth.v:40" *) _030_;
  assign _037_ = ~(* src = "contador_synth.v:43|contador_synth.v:40" *) _031_;
  assign _038_ = ~(* src = "contador_synth.v:42|contador_synth.v:40" *) _032_;
  assign _039_ = ~(* src = "contador_synth.v:41|contador_synth.v:40" *) _026_;
  assign _003_[0] = push3 ? (* src = "contador_synth.v:35" *) _010_[0] : cuenta3[0];
  assign _003_[1] = push3 ? (* src = "contador_synth.v:35" *) _010_[1] : cuenta3[1];
  assign _003_[2] = push3 ? (* src = "contador_synth.v:35" *) _010_[2] : cuenta3[2];
  assign _003_[3] = push3 ? (* src = "contador_synth.v:35" *) _010_[3] : cuenta3[3];
  assign _005_[0] = req ? (* src = "contador_synth.v:39" *) _006_[0] : data[0];
  assign _005_[1] = req ? (* src = "contador_synth.v:39" *) _006_[1] : data[1];
  assign _005_[2] = req ? (* src = "contador_synth.v:39" *) _006_[2] : data[2];
  assign _005_[3] = req ? (* src = "contador_synth.v:39" *) _006_[3] : data[3];
  assign _005_[4] = req ? (* src = "contador_synth.v:39" *) 1'h0 : data[4];
  assign _004_[0] = push4 ? (* src = "contador_synth.v:37" *) _011_[0] : cuenta4[0];
  assign _004_[1] = push4 ? (* src = "contador_synth.v:37" *) _011_[1] : cuenta4[1];
  assign _004_[2] = push4 ? (* src = "contador_synth.v:37" *) _011_[2] : cuenta4[2];
  assign _004_[3] = push4 ? (* src = "contador_synth.v:37" *) _011_[3] : cuenta4[3];
  assign _000_[0] = push0 ? (* src = "contador_synth.v:29" *) _007_[0] : cuenta0[0];
  assign _000_[1] = push0 ? (* src = "contador_synth.v:29" *) _007_[1] : cuenta0[1];
  assign _000_[2] = push0 ? (* src = "contador_synth.v:29" *) _007_[2] : cuenta0[2];
  assign _000_[3] = push0 ? (* src = "contador_synth.v:29" *) _007_[3] : cuenta0[3];
  assign _002_[0] = push2 ? (* src = "contador_synth.v:33" *) _009_[0] : cuenta2[0];
  assign _002_[1] = push2 ? (* src = "contador_synth.v:33" *) _009_[1] : cuenta2[1];
  assign _002_[2] = push2 ? (* src = "contador_synth.v:33" *) _009_[2] : cuenta2[2];
  assign _002_[3] = push2 ? (* src = "contador_synth.v:33" *) _009_[3] : cuenta2[3];
  assign _001_[0] = push1 ? (* src = "contador_synth.v:31" *) _008_[0] : cuenta1[0];
  assign _001_[1] = push1 ? (* src = "contador_synth.v:31" *) _008_[1] : cuenta1[1];
  assign _001_[2] = push1 ? (* src = "contador_synth.v:31" *) _008_[2] : cuenta1[2];
  assign _001_[3] = push1 ? (* src = "contador_synth.v:31" *) _008_[3] : cuenta1[3];
  assign _006_[0] = _045_ ? (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *) _034_[0] : 1'h0;
  assign _006_[1] = _045_ ? (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *) _034_[1] : 1'h0;
  assign _006_[2] = _045_ ? (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *) _034_[2] : 1'h0;
  assign _006_[3] = _045_ ? (* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:445" *) _034_[3] : 1'h0;
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      valid <= req;
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      data[0] <= _005_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      data[1] <= _005_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      data[2] <= _005_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      data[3] <= _005_[3];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      data[4] <= _005_[4];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta0[0] <= _000_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta0[1] <= _000_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta0[2] <= _000_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta0[3] <= _000_[3];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta1[0] <= _001_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta1[1] <= _001_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta1[2] <= _001_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta1[3] <= _001_[3];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta2[0] <= _002_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta2[1] <= _002_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta2[2] <= _002_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta2[3] <= _002_[3];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta3[0] <= _003_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta3[1] <= _003_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta3[2] <= _003_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta3[3] <= _003_[3];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta4[0] <= _004_[0];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta4[1] <= _004_[1];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta4[2] <= _004_[2];
  (* src = "contador_synth.v:26" *)
  always @(posedge clk)
      cuenta4[3] <= _004_[3];
  assign _027_[2] = idx[2] ^(* src = "contador_synth.v:45|contador_synth.v:40" *)  1'h1;
  assign _028_[1] = idx[1] ^(* src = "contador_synth.v:43|contador_synth.v:40" *)  1'h1;
  assign _028_[0] = idx[0] ^(* src = "contador_synth.v:42|contador_synth.v:40" *)  1'h1;
  assign _033_[20] = cuenta0[0] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _039_;
  assign _033_[21] = cuenta0[1] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _039_;
  assign _033_[22] = cuenta0[2] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _039_;
  assign _033_[23] = cuenta0[3] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _039_;
  assign _033_[15] = cuenta1[0] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _038_;
  assign _033_[16] = cuenta1[1] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _038_;
  assign _033_[17] = cuenta1[2] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _038_;
  assign _033_[18] = cuenta1[3] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _038_;
  assign _033_[10] = cuenta2[0] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _037_;
  assign _033_[11] = cuenta2[1] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _037_;
  assign _033_[12] = cuenta2[2] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _037_;
  assign _033_[13] = cuenta2[3] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _037_;
  assign _033_[5] = cuenta3[0] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _036_;
  assign _033_[6] = cuenta3[1] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _036_;
  assign _033_[7] = cuenta3[2] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _036_;
  assign _033_[8] = cuenta3[3] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _036_;
  assign _033_[0] = cuenta4[0] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _035_;
  assign _033_[1] = cuenta4[1] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _035_;
  assign _033_[2] = cuenta4[2] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _035_;
  assign _033_[3] = cuenta4[3] &(* src = "contador_synth.v:45|contador_synth.v:40|<techmap.v>:434" *)  _035_;
  assign _009_[1] = cuenta2[1] ^(* src = "contador_synth.v:33|<techmap.v>:263" *)  cuenta2[0];
  assign _009_[2] = cuenta2[2] ^(* src = "contador_synth.v:33|<techmap.v>:263" *)  _042_[1];
  assign _009_[3] = cuenta2[3] ^(* src = "contador_synth.v:33|<techmap.v>:263" *)  _042_[2];
  assign _009_[0] = cuenta2[0] ^(* src = "contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _010_[1] = cuenta3[1] ^(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:263" *)  cuenta3[0];
  assign _010_[2] = cuenta3[2] ^(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:263" *)  _043_[1];
  assign _010_[3] = cuenta3[3] ^(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:263" *)  _043_[2];
  assign _010_[0] = cuenta3[0] ^(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _007_[1] = cuenta0[1] ^(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:263" *)  cuenta0[0];
  assign _007_[2] = cuenta0[2] ^(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:263" *)  _040_[1];
  assign _007_[3] = cuenta0[3] ^(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:263" *)  _040_[2];
  assign _007_[0] = cuenta0[0] ^(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _008_[1] = cuenta1[1] ^(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:263" *)  cuenta1[0];
  assign _008_[2] = cuenta1[2] ^(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:263" *)  _041_[1];
  assign _008_[3] = cuenta1[3] ^(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:263" *)  _041_[2];
  assign _008_[0] = cuenta1[0] ^(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _011_[1] = cuenta4[1] ^(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:263" *)  cuenta4[0];
  assign _011_[2] = cuenta4[2] ^(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:263" *)  _044_[1];
  assign _011_[3] = cuenta4[3] ^(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:263" *)  _044_[2];
  assign _011_[0] = cuenta4[0] ^(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:262" *)  1'h1;
  assign _042_[1] = cuenta2[1] &(* src = "contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  cuenta2[0];
  assign _042_[2] = cuenta2[2] &(* src = "contador_synth.v:33|<techmap.v>:260|<techmap.v>:229" *)  _042_[1];
  assign _043_[1] = cuenta3[1] &(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  cuenta3[0];
  assign _043_[2] = cuenta3[2] &(* src = "contador_synth.v:35|contador_synth.v:33|<techmap.v>:260|<techmap.v>:229" *)  _043_[1];
  assign _040_[1] = cuenta0[1] &(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  cuenta0[0];
  assign _040_[2] = cuenta0[2] &(* src = "contador_synth.v:29|contador_synth.v:33|<techmap.v>:260|<techmap.v>:229" *)  _040_[1];
  assign _041_[1] = cuenta1[1] &(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  cuenta1[0];
  assign _041_[2] = cuenta1[2] &(* src = "contador_synth.v:31|contador_synth.v:33|<techmap.v>:260|<techmap.v>:229" *)  _041_[1];
  assign _044_[1] = cuenta4[1] &(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:260|<techmap.v>:221" *)  cuenta4[0];
  assign _044_[2] = cuenta4[2] &(* src = "contador_synth.v:37|contador_synth.v:33|<techmap.v>:260|<techmap.v>:229" *)  _044_[1];
  assign _006_[4] = 1'h0;
  assign _007_[31:5] = 27'h0000000;
  assign _008_[31:5] = 27'h0000000;
  assign _009_[31:5] = 27'h0000000;
  assign _010_[31:5] = 27'h0000000;
  assign _011_[31:5] = 27'h0000000;
  assign _027_[1:0] = idx[1:0];
  assign _028_[2] = idx[2];
  assign { _033_[24], _033_[19], _033_[14], _033_[9], _033_[4] } = 5'h00;
  assign _034_[4] = 1'h0;
  assign { _040_[31:3], _040_[0] } = { 28'h0000000, _007_[4], cuenta0[0] };
  assign { _041_[31:3], _041_[0] } = { 28'h0000000, _008_[4], cuenta1[0] };
  assign { _042_[31:3], _042_[0] } = { 28'h0000000, _009_[4], cuenta2[0] };
  assign { _043_[31:3], _043_[0] } = { 28'h0000000, _010_[4], cuenta3[0] };
  assign { _044_[31:3], _044_[0] } = { 28'h0000000, _011_[4], cuenta4[0] };
endmodule

(* dynports =  1  *)
(* src = "memoria_synth.v:8" *)
module memoria_synth(FIFO_synth_data_in, wr_ptr, rd_ptr, clk, write_enable, read_enable, FIFO_synth_data_out);
  (* src = "memoria_synth.v:23" *)
  wire [2:0] _000_;
  (* src = "memoria_synth.v:23" *)
  wire [11:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire [11:0] _017_;
  wire [11:0] _018_;
  wire [11:0] _019_;
  wire [11:0] _020_;
  wire [11:0] _021_;
  wire [11:0] _022_;
  wire [11:0] _023_;
  wire [11:0] _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire [11:0] _033_;
  wire [11:0] _034_;
  wire [11:0] _035_;
  wire [11:0] _036_;
  wire [11:0] _037_;
  wire [11:0] _038_;
  wire [11:0] _039_;
  wire [11:0] _040_;
  (* src = "memoria_synth.v:12" *)
  input [11:0] FIFO_synth_data_in;
  (* src = "memoria_synth.v:18" *)
  output [11:0] FIFO_synth_data_out;
  reg [11:0] FIFO_synth_data_out;
  (* src = "memoria_synth.v:15" *)
  input clk;
  reg [11:0] \ram[0] ;
  reg [11:0] \ram[1] ;
  reg [11:0] \ram[2] ;
  reg [11:0] \ram[3] ;
  reg [11:0] \ram[4] ;
  reg [11:0] \ram[5] ;
  reg [11:0] \ram[6] ;
  reg [11:0] \ram[7] ;
  (* src = "memoria_synth.v:14" *)
  input [2:0] rd_ptr;
  (* src = "memoria_synth.v:17" *)
  input read_enable;
  (* src = "memoria_synth.v:13" *)
  input [2:0] wr_ptr;
  (* src = "memoria_synth.v:16" *)
  input write_enable;
  assign _023_[0] = rd_ptr[0] ? \ram[7] [0] : \ram[6] [0];
  assign _023_[1] = rd_ptr[0] ? \ram[7] [1] : \ram[6] [1];
  assign _023_[2] = rd_ptr[0] ? \ram[7] [2] : \ram[6] [2];
  assign _023_[3] = rd_ptr[0] ? \ram[7] [3] : \ram[6] [3];
  assign _023_[4] = rd_ptr[0] ? \ram[7] [4] : \ram[6] [4];
  assign _023_[5] = rd_ptr[0] ? \ram[7] [5] : \ram[6] [5];
  assign _023_[6] = rd_ptr[0] ? \ram[7] [6] : \ram[6] [6];
  assign _023_[7] = rd_ptr[0] ? \ram[7] [7] : \ram[6] [7];
  assign _023_[8] = rd_ptr[0] ? \ram[7] [8] : \ram[6] [8];
  assign _023_[9] = rd_ptr[0] ? \ram[7] [9] : \ram[6] [9];
  assign _023_[10] = rd_ptr[0] ? \ram[7] [10] : \ram[6] [10];
  assign _023_[11] = rd_ptr[0] ? \ram[7] [11] : \ram[6] [11];
  assign _022_[0] = rd_ptr[0] ? \ram[5] [0] : \ram[4] [0];
  assign _022_[1] = rd_ptr[0] ? \ram[5] [1] : \ram[4] [1];
  assign _022_[2] = rd_ptr[0] ? \ram[5] [2] : \ram[4] [2];
  assign _022_[3] = rd_ptr[0] ? \ram[5] [3] : \ram[4] [3];
  assign _022_[4] = rd_ptr[0] ? \ram[5] [4] : \ram[4] [4];
  assign _022_[5] = rd_ptr[0] ? \ram[5] [5] : \ram[4] [5];
  assign _022_[6] = rd_ptr[0] ? \ram[5] [6] : \ram[4] [6];
  assign _022_[7] = rd_ptr[0] ? \ram[5] [7] : \ram[4] [7];
  assign _022_[8] = rd_ptr[0] ? \ram[5] [8] : \ram[4] [8];
  assign _022_[9] = rd_ptr[0] ? \ram[5] [9] : \ram[4] [9];
  assign _022_[10] = rd_ptr[0] ? \ram[5] [10] : \ram[4] [10];
  assign _022_[11] = rd_ptr[0] ? \ram[5] [11] : \ram[4] [11];
  assign _021_[0] = rd_ptr[0] ? \ram[3] [0] : \ram[2] [0];
  assign _021_[1] = rd_ptr[0] ? \ram[3] [1] : \ram[2] [1];
  assign _021_[2] = rd_ptr[0] ? \ram[3] [2] : \ram[2] [2];
  assign _021_[3] = rd_ptr[0] ? \ram[3] [3] : \ram[2] [3];
  assign _021_[4] = rd_ptr[0] ? \ram[3] [4] : \ram[2] [4];
  assign _021_[5] = rd_ptr[0] ? \ram[3] [5] : \ram[2] [5];
  assign _021_[6] = rd_ptr[0] ? \ram[3] [6] : \ram[2] [6];
  assign _021_[7] = rd_ptr[0] ? \ram[3] [7] : \ram[2] [7];
  assign _021_[8] = rd_ptr[0] ? \ram[3] [8] : \ram[2] [8];
  assign _021_[9] = rd_ptr[0] ? \ram[3] [9] : \ram[2] [9];
  assign _021_[10] = rd_ptr[0] ? \ram[3] [10] : \ram[2] [10];
  assign _021_[11] = rd_ptr[0] ? \ram[3] [11] : \ram[2] [11];
  assign _035_[0] = _027_ ? _001_[0] : \ram[2] [0];
  assign _035_[1] = _027_ ? _001_[1] : \ram[2] [1];
  assign _035_[2] = _027_ ? _001_[2] : \ram[2] [2];
  assign _035_[3] = _027_ ? _001_[3] : \ram[2] [3];
  assign _035_[4] = _027_ ? _001_[4] : \ram[2] [4];
  assign _035_[5] = _027_ ? _001_[5] : \ram[2] [5];
  assign _035_[6] = _027_ ? _001_[6] : \ram[2] [6];
  assign _035_[7] = _027_ ? _001_[7] : \ram[2] [7];
  assign _035_[8] = _027_ ? _001_[8] : \ram[2] [8];
  assign _035_[9] = _027_ ? _001_[9] : \ram[2] [9];
  assign _035_[10] = _027_ ? _001_[10] : \ram[2] [10];
  assign _035_[11] = _027_ ? _001_[11] : \ram[2] [11];
  assign _040_[0] = _032_ ? _001_[0] : \ram[7] [0];
  assign _040_[1] = _032_ ? _001_[1] : \ram[7] [1];
  assign _040_[2] = _032_ ? _001_[2] : \ram[7] [2];
  assign _040_[3] = _032_ ? _001_[3] : \ram[7] [3];
  assign _040_[4] = _032_ ? _001_[4] : \ram[7] [4];
  assign _040_[5] = _032_ ? _001_[5] : \ram[7] [5];
  assign _040_[6] = _032_ ? _001_[6] : \ram[7] [6];
  assign _040_[7] = _032_ ? _001_[7] : \ram[7] [7];
  assign _040_[8] = _032_ ? _001_[8] : \ram[7] [8];
  assign _040_[9] = _032_ ? _001_[9] : \ram[7] [9];
  assign _040_[10] = _032_ ? _001_[10] : \ram[7] [10];
  assign _040_[11] = _032_ ? _001_[11] : \ram[7] [11];
  assign _039_[0] = _031_ ? _001_[0] : \ram[6] [0];
  assign _039_[1] = _031_ ? _001_[1] : \ram[6] [1];
  assign _039_[2] = _031_ ? _001_[2] : \ram[6] [2];
  assign _039_[3] = _031_ ? _001_[3] : \ram[6] [3];
  assign _039_[4] = _031_ ? _001_[4] : \ram[6] [4];
  assign _039_[5] = _031_ ? _001_[5] : \ram[6] [5];
  assign _039_[6] = _031_ ? _001_[6] : \ram[6] [6];
  assign _039_[7] = _031_ ? _001_[7] : \ram[6] [7];
  assign _039_[8] = _031_ ? _001_[8] : \ram[6] [8];
  assign _039_[9] = _031_ ? _001_[9] : \ram[6] [9];
  assign _039_[10] = _031_ ? _001_[10] : \ram[6] [10];
  assign _039_[11] = _031_ ? _001_[11] : \ram[6] [11];
  assign _038_[0] = _030_ ? _001_[0] : \ram[5] [0];
  assign _038_[1] = _030_ ? _001_[1] : \ram[5] [1];
  assign _038_[2] = _030_ ? _001_[2] : \ram[5] [2];
  assign _038_[3] = _030_ ? _001_[3] : \ram[5] [3];
  assign _038_[4] = _030_ ? _001_[4] : \ram[5] [4];
  assign _038_[5] = _030_ ? _001_[5] : \ram[5] [5];
  assign _038_[6] = _030_ ? _001_[6] : \ram[5] [6];
  assign _038_[7] = _030_ ? _001_[7] : \ram[5] [7];
  assign _038_[8] = _030_ ? _001_[8] : \ram[5] [8];
  assign _038_[9] = _030_ ? _001_[9] : \ram[5] [9];
  assign _038_[10] = _030_ ? _001_[10] : \ram[5] [10];
  assign _038_[11] = _030_ ? _001_[11] : \ram[5] [11];
  assign _037_[0] = _029_ ? _001_[0] : \ram[4] [0];
  assign _037_[1] = _029_ ? _001_[1] : \ram[4] [1];
  assign _037_[2] = _029_ ? _001_[2] : \ram[4] [2];
  assign _037_[3] = _029_ ? _001_[3] : \ram[4] [3];
  assign _037_[4] = _029_ ? _001_[4] : \ram[4] [4];
  assign _037_[5] = _029_ ? _001_[5] : \ram[4] [5];
  assign _037_[6] = _029_ ? _001_[6] : \ram[4] [6];
  assign _037_[7] = _029_ ? _001_[7] : \ram[4] [7];
  assign _037_[8] = _029_ ? _001_[8] : \ram[4] [8];
  assign _037_[9] = _029_ ? _001_[9] : \ram[4] [9];
  assign _037_[10] = _029_ ? _001_[10] : \ram[4] [10];
  assign _037_[11] = _029_ ? _001_[11] : \ram[4] [11];
  assign _036_[0] = _028_ ? _001_[0] : \ram[3] [0];
  assign _036_[1] = _028_ ? _001_[1] : \ram[3] [1];
  assign _036_[2] = _028_ ? _001_[2] : \ram[3] [2];
  assign _036_[3] = _028_ ? _001_[3] : \ram[3] [3];
  assign _036_[4] = _028_ ? _001_[4] : \ram[3] [4];
  assign _036_[5] = _028_ ? _001_[5] : \ram[3] [5];
  assign _036_[6] = _028_ ? _001_[6] : \ram[3] [6];
  assign _036_[7] = _028_ ? _001_[7] : \ram[3] [7];
  assign _036_[8] = _028_ ? _001_[8] : \ram[3] [8];
  assign _036_[9] = _028_ ? _001_[9] : \ram[3] [9];
  assign _036_[10] = _028_ ? _001_[10] : \ram[3] [10];
  assign _036_[11] = _028_ ? _001_[11] : \ram[3] [11];
  assign _034_[0] = _026_ ? _001_[0] : \ram[1] [0];
  assign _034_[1] = _026_ ? _001_[1] : \ram[1] [1];
  assign _034_[2] = _026_ ? _001_[2] : \ram[1] [2];
  assign _034_[3] = _026_ ? _001_[3] : \ram[1] [3];
  assign _034_[4] = _026_ ? _001_[4] : \ram[1] [4];
  assign _034_[5] = _026_ ? _001_[5] : \ram[1] [5];
  assign _034_[6] = _026_ ? _001_[6] : \ram[1] [6];
  assign _034_[7] = _026_ ? _001_[7] : \ram[1] [7];
  assign _034_[8] = _026_ ? _001_[8] : \ram[1] [8];
  assign _034_[9] = _026_ ? _001_[9] : \ram[1] [9];
  assign _034_[10] = _026_ ? _001_[10] : \ram[1] [10];
  assign _034_[11] = _026_ ? _001_[11] : \ram[1] [11];
  assign _033_[0] = _025_ ? _001_[0] : \ram[0] [0];
  assign _033_[1] = _025_ ? _001_[1] : \ram[0] [1];
  assign _033_[2] = _025_ ? _001_[2] : \ram[0] [2];
  assign _033_[3] = _025_ ? _001_[3] : \ram[0] [3];
  assign _033_[4] = _025_ ? _001_[4] : \ram[0] [4];
  assign _033_[5] = _025_ ? _001_[5] : \ram[0] [5];
  assign _033_[6] = _025_ ? _001_[6] : \ram[0] [6];
  assign _033_[7] = _025_ ? _001_[7] : \ram[0] [7];
  assign _033_[8] = _025_ ? _001_[8] : \ram[0] [8];
  assign _033_[9] = _025_ ? _001_[9] : \ram[0] [9];
  assign _033_[10] = _025_ ? _001_[10] : \ram[0] [10];
  assign _033_[11] = _025_ ? _001_[11] : \ram[0] [11];
  assign _020_[0] = rd_ptr[0] ? \ram[1] [0] : \ram[0] [0];
  assign _020_[1] = rd_ptr[0] ? \ram[1] [1] : \ram[0] [1];
  assign _020_[2] = rd_ptr[0] ? \ram[1] [2] : \ram[0] [2];
  assign _020_[3] = rd_ptr[0] ? \ram[1] [3] : \ram[0] [3];
  assign _020_[4] = rd_ptr[0] ? \ram[1] [4] : \ram[0] [4];
  assign _020_[5] = rd_ptr[0] ? \ram[1] [5] : \ram[0] [5];
  assign _020_[6] = rd_ptr[0] ? \ram[1] [6] : \ram[0] [6];
  assign _020_[7] = rd_ptr[0] ? \ram[1] [7] : \ram[0] [7];
  assign _020_[8] = rd_ptr[0] ? \ram[1] [8] : \ram[0] [8];
  assign _020_[9] = rd_ptr[0] ? \ram[1] [9] : \ram[0] [9];
  assign _020_[10] = rd_ptr[0] ? \ram[1] [10] : \ram[0] [10];
  assign _020_[11] = rd_ptr[0] ? \ram[1] [11] : \ram[0] [11];
  assign _019_[0] = rd_ptr[1] ? _023_[0] : _022_[0];
  assign _019_[1] = rd_ptr[1] ? _023_[1] : _022_[1];
  assign _019_[2] = rd_ptr[1] ? _023_[2] : _022_[2];
  assign _019_[3] = rd_ptr[1] ? _023_[3] : _022_[3];
  assign _019_[4] = rd_ptr[1] ? _023_[4] : _022_[4];
  assign _019_[5] = rd_ptr[1] ? _023_[5] : _022_[5];
  assign _019_[6] = rd_ptr[1] ? _023_[6] : _022_[6];
  assign _019_[7] = rd_ptr[1] ? _023_[7] : _022_[7];
  assign _019_[8] = rd_ptr[1] ? _023_[8] : _022_[8];
  assign _019_[9] = rd_ptr[1] ? _023_[9] : _022_[9];
  assign _019_[10] = rd_ptr[1] ? _023_[10] : _022_[10];
  assign _019_[11] = rd_ptr[1] ? _023_[11] : _022_[11];
  assign _018_[0] = rd_ptr[1] ? _021_[0] : _020_[0];
  assign _018_[1] = rd_ptr[1] ? _021_[1] : _020_[1];
  assign _018_[2] = rd_ptr[1] ? _021_[2] : _020_[2];
  assign _018_[3] = rd_ptr[1] ? _021_[3] : _020_[3];
  assign _018_[4] = rd_ptr[1] ? _021_[4] : _020_[4];
  assign _018_[5] = rd_ptr[1] ? _021_[5] : _020_[5];
  assign _018_[6] = rd_ptr[1] ? _021_[6] : _020_[6];
  assign _018_[7] = rd_ptr[1] ? _021_[7] : _020_[7];
  assign _018_[8] = rd_ptr[1] ? _021_[8] : _020_[8];
  assign _018_[9] = rd_ptr[1] ? _021_[9] : _020_[9];
  assign _018_[10] = rd_ptr[1] ? _021_[10] : _020_[10];
  assign _018_[11] = rd_ptr[1] ? _021_[11] : _020_[11];
  assign _024_[0] = rd_ptr[2] ? _019_[0] : _018_[0];
  assign _024_[1] = rd_ptr[2] ? _019_[1] : _018_[1];
  assign _024_[2] = rd_ptr[2] ? _019_[2] : _018_[2];
  assign _024_[3] = rd_ptr[2] ? _019_[3] : _018_[3];
  assign _024_[4] = rd_ptr[2] ? _019_[4] : _018_[4];
  assign _024_[5] = rd_ptr[2] ? _019_[5] : _018_[5];
  assign _024_[6] = rd_ptr[2] ? _019_[6] : _018_[6];
  assign _024_[7] = rd_ptr[2] ? _019_[7] : _018_[7];
  assign _024_[8] = rd_ptr[2] ? _019_[8] : _018_[8];
  assign _024_[9] = rd_ptr[2] ? _019_[9] : _018_[9];
  assign _024_[10] = rd_ptr[2] ? _019_[10] : _018_[10];
  assign _024_[11] = rd_ptr[2] ? _019_[11] : _018_[11];
  assign _000_[0] = write_enable ? (* src = "memoria_synth.v:24" *) wr_ptr[0] : 1'hx;
  assign _000_[1] = write_enable ? (* src = "memoria_synth.v:24" *) wr_ptr[1] : 1'hx;
  assign _000_[2] = write_enable ? (* src = "memoria_synth.v:24" *) wr_ptr[2] : 1'hx;
  assign _017_[0] = read_enable ? _024_[0] : FIFO_synth_data_out[0];
  assign _017_[1] = read_enable ? _024_[1] : FIFO_synth_data_out[1];
  assign _017_[2] = read_enable ? _024_[2] : FIFO_synth_data_out[2];
  assign _017_[3] = read_enable ? _024_[3] : FIFO_synth_data_out[3];
  assign _017_[4] = read_enable ? _024_[4] : FIFO_synth_data_out[4];
  assign _017_[5] = read_enable ? _024_[5] : FIFO_synth_data_out[5];
  assign _017_[6] = read_enable ? _024_[6] : FIFO_synth_data_out[6];
  assign _017_[7] = read_enable ? _024_[7] : FIFO_synth_data_out[7];
  assign _017_[8] = read_enable ? _024_[8] : FIFO_synth_data_out[8];
  assign _017_[9] = read_enable ? _024_[9] : FIFO_synth_data_out[9];
  assign _017_[10] = read_enable ? _024_[10] : FIFO_synth_data_out[10];
  assign _017_[11] = read_enable ? _024_[11] : FIFO_synth_data_out[11];
  assign _001_[0] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[0] : 1'hx;
  assign _001_[1] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[1] : 1'hx;
  assign _001_[2] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[2] : 1'hx;
  assign _001_[3] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[3] : 1'hx;
  assign _001_[4] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[4] : 1'hx;
  assign _001_[5] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[5] : 1'hx;
  assign _001_[6] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[6] : 1'hx;
  assign _001_[7] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[7] : 1'hx;
  assign _001_[8] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[8] : 1'hx;
  assign _001_[9] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[9] : 1'hx;
  assign _001_[10] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[10] : 1'hx;
  assign _001_[11] = write_enable ? (* src = "memoria_synth.v:24" *) FIFO_synth_data_in[11] : 1'hx;
  assign _015_ = ~_000_[1];
  assign _016_ = ~_000_[2];
  assign _014_ = ~_000_[0];
  always @(posedge clk)
      \ram[0] [0] <= _033_[0];
  always @(posedge clk)
      \ram[0] [1] <= _033_[1];
  always @(posedge clk)
      \ram[0] [2] <= _033_[2];
  always @(posedge clk)
      \ram[0] [3] <= _033_[3];
  always @(posedge clk)
      \ram[0] [4] <= _033_[4];
  always @(posedge clk)
      \ram[0] [5] <= _033_[5];
  always @(posedge clk)
      \ram[0] [6] <= _033_[6];
  always @(posedge clk)
      \ram[0] [7] <= _033_[7];
  always @(posedge clk)
      \ram[0] [8] <= _033_[8];
  always @(posedge clk)
      \ram[0] [9] <= _033_[9];
  always @(posedge clk)
      \ram[0] [10] <= _033_[10];
  always @(posedge clk)
      \ram[0] [11] <= _033_[11];
  always @(posedge clk)
      \ram[6] [0] <= _039_[0];
  always @(posedge clk)
      \ram[6] [1] <= _039_[1];
  always @(posedge clk)
      \ram[6] [2] <= _039_[2];
  always @(posedge clk)
      \ram[6] [3] <= _039_[3];
  always @(posedge clk)
      \ram[6] [4] <= _039_[4];
  always @(posedge clk)
      \ram[6] [5] <= _039_[5];
  always @(posedge clk)
      \ram[6] [6] <= _039_[6];
  always @(posedge clk)
      \ram[6] [7] <= _039_[7];
  always @(posedge clk)
      \ram[6] [8] <= _039_[8];
  always @(posedge clk)
      \ram[6] [9] <= _039_[9];
  always @(posedge clk)
      \ram[6] [10] <= _039_[10];
  always @(posedge clk)
      \ram[6] [11] <= _039_[11];
  always @(posedge clk)
      \ram[4] [0] <= _037_[0];
  always @(posedge clk)
      \ram[4] [1] <= _037_[1];
  always @(posedge clk)
      \ram[4] [2] <= _037_[2];
  always @(posedge clk)
      \ram[4] [3] <= _037_[3];
  always @(posedge clk)
      \ram[4] [4] <= _037_[4];
  always @(posedge clk)
      \ram[4] [5] <= _037_[5];
  always @(posedge clk)
      \ram[4] [6] <= _037_[6];
  always @(posedge clk)
      \ram[4] [7] <= _037_[7];
  always @(posedge clk)
      \ram[4] [8] <= _037_[8];
  always @(posedge clk)
      \ram[4] [9] <= _037_[9];
  always @(posedge clk)
      \ram[4] [10] <= _037_[10];
  always @(posedge clk)
      \ram[4] [11] <= _037_[11];
  always @(posedge clk)
      \ram[5] [0] <= _038_[0];
  always @(posedge clk)
      \ram[5] [1] <= _038_[1];
  always @(posedge clk)
      \ram[5] [2] <= _038_[2];
  always @(posedge clk)
      \ram[5] [3] <= _038_[3];
  always @(posedge clk)
      \ram[5] [4] <= _038_[4];
  always @(posedge clk)
      \ram[5] [5] <= _038_[5];
  always @(posedge clk)
      \ram[5] [6] <= _038_[6];
  always @(posedge clk)
      \ram[5] [7] <= _038_[7];
  always @(posedge clk)
      \ram[5] [8] <= _038_[8];
  always @(posedge clk)
      \ram[5] [9] <= _038_[9];
  always @(posedge clk)
      \ram[5] [10] <= _038_[10];
  always @(posedge clk)
      \ram[5] [11] <= _038_[11];
  always @(posedge clk)
      \ram[2] [0] <= _035_[0];
  always @(posedge clk)
      \ram[2] [1] <= _035_[1];
  always @(posedge clk)
      \ram[2] [2] <= _035_[2];
  always @(posedge clk)
      \ram[2] [3] <= _035_[3];
  always @(posedge clk)
      \ram[2] [4] <= _035_[4];
  always @(posedge clk)
      \ram[2] [5] <= _035_[5];
  always @(posedge clk)
      \ram[2] [6] <= _035_[6];
  always @(posedge clk)
      \ram[2] [7] <= _035_[7];
  always @(posedge clk)
      \ram[2] [8] <= _035_[8];
  always @(posedge clk)
      \ram[2] [9] <= _035_[9];
  always @(posedge clk)
      \ram[2] [10] <= _035_[10];
  always @(posedge clk)
      \ram[2] [11] <= _035_[11];
  always @(posedge clk)
      \ram[3] [0] <= _036_[0];
  always @(posedge clk)
      \ram[3] [1] <= _036_[1];
  always @(posedge clk)
      \ram[3] [2] <= _036_[2];
  always @(posedge clk)
      \ram[3] [3] <= _036_[3];
  always @(posedge clk)
      \ram[3] [4] <= _036_[4];
  always @(posedge clk)
      \ram[3] [5] <= _036_[5];
  always @(posedge clk)
      \ram[3] [6] <= _036_[6];
  always @(posedge clk)
      \ram[3] [7] <= _036_[7];
  always @(posedge clk)
      \ram[3] [8] <= _036_[8];
  always @(posedge clk)
      \ram[3] [9] <= _036_[9];
  always @(posedge clk)
      \ram[3] [10] <= _036_[10];
  always @(posedge clk)
      \ram[3] [11] <= _036_[11];
  always @(posedge clk)
      FIFO_synth_data_out[0] <= _017_[0];
  always @(posedge clk)
      FIFO_synth_data_out[1] <= _017_[1];
  always @(posedge clk)
      FIFO_synth_data_out[2] <= _017_[2];
  always @(posedge clk)
      FIFO_synth_data_out[3] <= _017_[3];
  always @(posedge clk)
      FIFO_synth_data_out[4] <= _017_[4];
  always @(posedge clk)
      FIFO_synth_data_out[5] <= _017_[5];
  always @(posedge clk)
      FIFO_synth_data_out[6] <= _017_[6];
  always @(posedge clk)
      FIFO_synth_data_out[7] <= _017_[7];
  always @(posedge clk)
      FIFO_synth_data_out[8] <= _017_[8];
  always @(posedge clk)
      FIFO_synth_data_out[9] <= _017_[9];
  always @(posedge clk)
      FIFO_synth_data_out[10] <= _017_[10];
  always @(posedge clk)
      FIFO_synth_data_out[11] <= _017_[11];
  always @(posedge clk)
      \ram[7] [0] <= _040_[0];
  always @(posedge clk)
      \ram[7] [1] <= _040_[1];
  always @(posedge clk)
      \ram[7] [2] <= _040_[2];
  always @(posedge clk)
      \ram[7] [3] <= _040_[3];
  always @(posedge clk)
      \ram[7] [4] <= _040_[4];
  always @(posedge clk)
      \ram[7] [5] <= _040_[5];
  always @(posedge clk)
      \ram[7] [6] <= _040_[6];
  always @(posedge clk)
      \ram[7] [7] <= _040_[7];
  always @(posedge clk)
      \ram[7] [8] <= _040_[8];
  always @(posedge clk)
      \ram[7] [9] <= _040_[9];
  always @(posedge clk)
      \ram[7] [10] <= _040_[10];
  always @(posedge clk)
      \ram[7] [11] <= _040_[11];
  always @(posedge clk)
      \ram[1] [0] <= _034_[0];
  always @(posedge clk)
      \ram[1] [1] <= _034_[1];
  always @(posedge clk)
      \ram[1] [2] <= _034_[2];
  always @(posedge clk)
      \ram[1] [3] <= _034_[3];
  always @(posedge clk)
      \ram[1] [4] <= _034_[4];
  always @(posedge clk)
      \ram[1] [5] <= _034_[5];
  always @(posedge clk)
      \ram[1] [6] <= _034_[6];
  always @(posedge clk)
      \ram[1] [7] <= _034_[7];
  always @(posedge clk)
      \ram[1] [8] <= _034_[8];
  always @(posedge clk)
      \ram[1] [9] <= _034_[9];
  always @(posedge clk)
      \ram[1] [10] <= _034_[10];
  always @(posedge clk)
      \ram[1] [11] <= _034_[11];
  assign _007_ = _000_[0] & _005_;
  assign _028_ = _007_ & write_enable;
  assign _027_ = _006_ & write_enable;
  assign _006_ = _014_ & _005_;
  assign _032_ = _013_ & write_enable;
  assign _013_ = _000_[0] & _011_;
  assign _031_ = _012_ & write_enable;
  assign _012_ = _014_ & _011_;
  assign _011_ = _000_[1] & _000_[2];
  assign _030_ = _010_ & write_enable;
  assign _010_ = _000_[0] & _008_;
  assign _029_ = _009_ & write_enable;
  assign _009_ = _014_ & _008_;
  assign _008_ = _015_ & _000_[2];
  assign _005_ = _000_[1] & _016_;
  assign _026_ = _004_ & write_enable;
  assign _004_ = _000_[0] & _002_;
  assign _025_ = _003_ & write_enable;
  assign _003_ = _014_ & _002_;
  assign _002_ = _015_ & _016_;
endmodule
