
BoardA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005ef4  08005ef4  00006ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f7c  08005f7c  00007010  2**0
                  CONTENTS
  4 .ARM          00000000  08005f7c  08005f7c  00007010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f7c  08005f7c  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f7c  08005f7c  00006f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f80  08005f80  00006f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005f84  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019dc  20000010  08005f94  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019ec  08005f94  000079ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014da7  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000313f  00000000  00000000  0001bde7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  0001ef28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f3f  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a0d  00000000  00000000  00021237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001454f  00000000  00000000  00048c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f867c  00000000  00000000  0005d193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015580f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005290  00000000  00000000  00155854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0015aae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005edc 	.word	0x08005edc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08005edc 	.word	0x08005edc

080001d0 <motor_commThreadFunc>:
osTimerId_t timer_comm;

volatile uint32_t control = 0;
volatile uint32_t ms = 0;

void motor_commThreadFunc(void *argument){
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b084      	sub	sp, #16
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
	for(;;){
		osThreadFlagsWait(FLAG_PERIODIC, osFlagsWaitAll, osWaitForever);
 80001d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80001dc:	2101      	movs	r1, #1
 80001de:	2001      	movs	r0, #1
 80001e0:	f002 fdac 	bl	8002d3c <osThreadFlagsWait>
		// communication
		uint32_t speed = motor_readSpeed(ms);
 80001e4:	4b07      	ldr	r3, [pc, #28]	@ (8000204 <motor_commThreadFunc+0x34>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4618      	mov	r0, r3
 80001ea:	f000 f8cf 	bl	800038c <motor_readSpeed>
 80001ee:	60f8      	str	r0, [r7, #12]
		motor_sendSpeed(speed);
 80001f0:	68f8      	ldr	r0, [r7, #12]
 80001f2:	f000 f8d6 	bl	80003a2 <motor_sendSpeed>
		control = motor_getControl();
 80001f6:	f000 f8de 	bl	80003b6 <motor_getControl>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a02      	ldr	r2, [pc, #8]	@ (8000208 <motor_commThreadFunc+0x38>)
 80001fe:	6013      	str	r3, [r2, #0]
	for(;;){
 8000200:	bf00      	nop
 8000202:	e7e9      	b.n	80001d8 <motor_commThreadFunc+0x8>
 8000204:	20000040 	.word	0x20000040
 8000208:	2000003c 	.word	0x2000003c

0800020c <motor_applyControlFunc>:
	}
}

void motor_applyControlFunc(void* argument){
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
	for(;;){
		osThreadFlagsWait(FLAG_PERIODIC, osFlagsWaitAll, osWaitForever);
 8000214:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000218:	2101      	movs	r1, #1
 800021a:	2001      	movs	r0, #1
 800021c:	f002 fd8e 	bl	8002d3c <osThreadFlagsWait>
		motor_applyControl(control);
 8000220:	4b03      	ldr	r3, [pc, #12]	@ (8000230 <motor_applyControlFunc+0x24>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f897 	bl	8000358 <motor_applyControl>
		osThreadFlagsWait(FLAG_PERIODIC, osFlagsWaitAll, osWaitForever);
 800022a:	bf00      	nop
 800022c:	e7f2      	b.n	8000214 <motor_applyControlFunc+0x8>
 800022e:	bf00      	nop
 8000230:	2000003c 	.word	0x2000003c

08000234 <TimerCallback>:
	}
}

void TimerCallback(void *argument) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
    osThreadId_t tid = (osThreadId_t)argument;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	60fb      	str	r3, [r7, #12]
    osThreadFlagsSet(tid, FLAG_PERIODIC);
 8000240:	2101      	movs	r1, #1
 8000242:	68f8      	ldr	r0, [r7, #12]
 8000244:	f002 fd2c 	bl	8002ca0 <osThreadFlagsSet>
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}

08000250 <app_init>:

void app_init(){
 8000250:	b580      	push	{r7, lr}
 8000252:	b092      	sub	sp, #72	@ 0x48
 8000254:	af00      	add	r7, sp, #0

	control = 0;
 8000256:	4b2a      	ldr	r3, [pc, #168]	@ (8000300 <app_init+0xb0>)
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800025c:	2100      	movs	r1, #0
 800025e:	4829      	ldr	r0, [pc, #164]	@ (8000304 <app_init+0xb4>)
 8000260:	f001 fd24 	bl	8001cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000264:	2104      	movs	r1, #4
 8000266:	4827      	ldr	r0, [pc, #156]	@ (8000304 <app_init+0xb4>)
 8000268:	f001 fd20 	bl	8001cac <HAL_TIM_PWM_Start>

	// Initialize Threads
	const osThreadAttr_t comm_attr = { .priority = osPriorityAboveNormal };
 800026c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000270:	2224      	movs	r2, #36	@ 0x24
 8000272:	2100      	movs	r1, #0
 8000274:	4618      	mov	r0, r3
 8000276:	f005 fdf7 	bl	8005e68 <memset>
 800027a:	2320      	movs	r3, #32
 800027c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	motor_commHandle = osThreadNew(motor_commThreadFunc, NULL, &comm_attr);
 800027e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000282:	461a      	mov	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	4820      	ldr	r0, [pc, #128]	@ (8000308 <app_init+0xb8>)
 8000288:	f002 fc78 	bl	8002b7c <osThreadNew>
 800028c:	4603      	mov	r3, r0
 800028e:	4a1f      	ldr	r2, [pc, #124]	@ (800030c <app_init+0xbc>)
 8000290:	6013      	str	r3, [r2, #0]

	const osThreadAttr_t ctrl_attr = { .priority = osPriorityNormal };
 8000292:	463b      	mov	r3, r7
 8000294:	2224      	movs	r2, #36	@ 0x24
 8000296:	2100      	movs	r1, #0
 8000298:	4618      	mov	r0, r3
 800029a:	f005 fde5 	bl	8005e68 <memset>
 800029e:	2318      	movs	r3, #24
 80002a0:	61bb      	str	r3, [r7, #24]
	motor_applyControlHandle = osThreadNew(motor_applyControlFunc, NULL, &ctrl_attr);
 80002a2:	463b      	mov	r3, r7
 80002a4:	461a      	mov	r2, r3
 80002a6:	2100      	movs	r1, #0
 80002a8:	4819      	ldr	r0, [pc, #100]	@ (8000310 <app_init+0xc0>)
 80002aa:	f002 fc67 	bl	8002b7c <osThreadNew>
 80002ae:	4603      	mov	r3, r0
 80002b0:	4a18      	ldr	r2, [pc, #96]	@ (8000314 <app_init+0xc4>)
 80002b2:	6013      	str	r3, [r2, #0]

	// Initialize OsTimers
	timer_comm = osTimerNew(TimerCallback, osTimerPeriodic, (void*)motor_commHandle, NULL);
 80002b4:	4b15      	ldr	r3, [pc, #84]	@ (800030c <app_init+0xbc>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	2300      	movs	r3, #0
 80002ba:	2101      	movs	r1, #1
 80002bc:	4816      	ldr	r0, [pc, #88]	@ (8000318 <app_init+0xc8>)
 80002be:	f002 fdef 	bl	8002ea0 <osTimerNew>
 80002c2:	4603      	mov	r3, r0
 80002c4:	4a15      	ldr	r2, [pc, #84]	@ (800031c <app_init+0xcc>)
 80002c6:	6013      	str	r3, [r2, #0]
	osTimerStart(timer_comm, PERIOD_COMM);
 80002c8:	4b14      	ldr	r3, [pc, #80]	@ (800031c <app_init+0xcc>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	210f      	movs	r1, #15
 80002ce:	4618      	mov	r0, r3
 80002d0:	f002 fe62 	bl	8002f98 <osTimerStart>

	timer_ctrl = osTimerNew(TimerCallback, osTimerPeriodic, (void*)motor_applyControlHandle, NULL);
 80002d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000314 <app_init+0xc4>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	2300      	movs	r3, #0
 80002da:	2101      	movs	r1, #1
 80002dc:	480e      	ldr	r0, [pc, #56]	@ (8000318 <app_init+0xc8>)
 80002de:	f002 fddf 	bl	8002ea0 <osTimerNew>
 80002e2:	4603      	mov	r3, r0
 80002e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000320 <app_init+0xd0>)
 80002e6:	6013      	str	r3, [r2, #0]
	osTimerStart(timer_ctrl, PERIOD_CTRL);
 80002e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000320 <app_init+0xd0>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	210a      	movs	r1, #10
 80002ee:	4618      	mov	r0, r3
 80002f0:	f002 fe52 	bl	8002f98 <osTimerStart>

	motor_turnOn();
 80002f4:	f000 f820 	bl	8000338 <motor_turnOn>

}
 80002f8:	bf00      	nop
 80002fa:	3748      	adds	r7, #72	@ 0x48
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	2000003c 	.word	0x2000003c
 8000304:	20000090 	.word	0x20000090
 8000308:	080001d1 	.word	0x080001d1
 800030c:	20000030 	.word	0x20000030
 8000310:	0800020d 	.word	0x0800020d
 8000314:	2000002c 	.word	0x2000002c
 8000318:	08000235 	.word	0x08000235
 800031c:	20000038 	.word	0x20000038
 8000320:	20000034 	.word	0x20000034

08000324 <app_loop>:

void app_loop(void){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	// Do nothing
	   osThreadFlagsWait(0x01, osFlagsWaitAll, osWaitForever);
 8000328:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800032c:	2101      	movs	r1, #1
 800032e:	2001      	movs	r0, #1
 8000330:	f002 fd04 	bl	8002d3c <osThreadFlagsWait>
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}

08000338 <motor_turnOn>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
}

// Turns on the motor
void motor_turnOn(void){
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
	// Set PA5 and PA6 high â†’ motor ON
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800033c:	2201      	movs	r2, #1
 800033e:	2120      	movs	r1, #32
 8000340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000344:	f000 fe16 	bl	8000f74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000348:	2201      	movs	r2, #1
 800034a:	2140      	movs	r1, #64	@ 0x40
 800034c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000350:	f000 fe10 	bl	8000f74 <HAL_GPIO_WritePin>
}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}

08000358 <motor_applyControl>:

// Applies specific duty cycle to the motor
void motor_applyControl(uint32_t control){
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]

	control = 1<<30;
 8000360:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000364:	607b      	str	r3, [r7, #4]
	if(control > 65535) control = 65535;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800036c:	d302      	bcc.n	8000374 <motor_applyControl+0x1c>
 800036e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000372:	607b      	str	r3, [r7, #4]

	// Apply the duty cycle to both channels
//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, control);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, control);
 8000374:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <motor_applyControl+0x30>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	687a      	ldr	r2, [r7, #4]
 800037a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	20000090 	.word	0x20000090

0800038c <motor_readSpeed>:

// Reads the speed of the motor via the encoder
// ms is the time
uint32_t motor_readSpeed(uint32_t ms){
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
	return 0;
 8000394:	2300      	movs	r3, #0
}
 8000396:	4618      	mov	r0, r3
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr

080003a2 <motor_sendSpeed>:

// Sends the speed to BoardB via Ethernet Cable
void motor_sendSpeed(uint32_t speed){
 80003a2:	b480      	push	{r7}
 80003a4:	b083      	sub	sp, #12
 80003a6:	af00      	add	r7, sp, #0
 80003a8:	6078      	str	r0, [r7, #4]

}
 80003aa:	bf00      	nop
 80003ac:	370c      	adds	r7, #12
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr

080003b6 <motor_getControl>:

// Get Control from BoardB
uint32_t motor_getControl(void){
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
	return 65535;
 80003ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80003be:	4618      	mov	r0, r3
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr

080003c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003cc:	f000 facd 	bl	800096a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003d0:	f000 f81e 	bl	8000410 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d4:	f000 f92e 	bl	8000634 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003d8:	f000 f86c 	bl	80004b4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80003dc:	f000 f8c4 	bl	8000568 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80003e0:	f002 fb82 	bl	8002ae8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003e4:	4a07      	ldr	r2, [pc, #28]	@ (8000404 <main+0x3c>)
 80003e6:	2100      	movs	r1, #0
 80003e8:	4807      	ldr	r0, [pc, #28]	@ (8000408 <main+0x40>)
 80003ea:	f002 fbc7 	bl	8002b7c <osThreadNew>
 80003ee:	4603      	mov	r3, r0
 80003f0:	4a06      	ldr	r2, [pc, #24]	@ (800040c <main+0x44>)
 80003f2:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  app_init();
 80003f4:	f7ff ff2c 	bl	8000250 <app_init>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80003f8:	f002 fb9a 	bl	8002b30 <osKernelStart>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  app_loop();
 80003fc:	f7ff ff92 	bl	8000324 <app_loop>
 8000400:	e7fc      	b.n	80003fc <main+0x34>
 8000402:	bf00      	nop
 8000404:	08005f18 	.word	0x08005f18
 8000408:	080006c9 	.word	0x080006c9
 800040c:	200000dc 	.word	0x200000dc

08000410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b096      	sub	sp, #88	@ 0x58
 8000414:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000416:	f107 0314 	add.w	r3, r7, #20
 800041a:	2244      	movs	r2, #68	@ 0x44
 800041c:	2100      	movs	r1, #0
 800041e:	4618      	mov	r0, r3
 8000420:	f005 fd22 	bl	8005e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000424:	463b      	mov	r3, r7
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	605a      	str	r2, [r3, #4]
 800042c:	609a      	str	r2, [r3, #8]
 800042e:	60da      	str	r2, [r3, #12]
 8000430:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000432:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000436:	f000 fdc3 	bl	8000fc0 <HAL_PWREx_ControlVoltageScaling>
 800043a:	4603      	mov	r3, r0
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000440:	f000 f94a 	bl	80006d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000444:	2310      	movs	r3, #16
 8000446:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000448:	2301      	movs	r3, #1
 800044a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800044c:	2300      	movs	r3, #0
 800044e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000450:	2360      	movs	r3, #96	@ 0x60
 8000452:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000454:	2302      	movs	r3, #2
 8000456:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000458:	2301      	movs	r3, #1
 800045a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800045c:	2301      	movs	r3, #1
 800045e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000460:	2314      	movs	r3, #20
 8000462:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000464:	2307      	movs	r3, #7
 8000466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000468:	2302      	movs	r3, #2
 800046a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800046c:	2302      	movs	r3, #2
 800046e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000470:	f107 0314 	add.w	r3, r7, #20
 8000474:	4618      	mov	r0, r3
 8000476:	f000 fdf9 	bl	800106c <HAL_RCC_OscConfig>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000480:	f000 f92a 	bl	80006d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000484:	230f      	movs	r3, #15
 8000486:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000488:	2303      	movs	r3, #3
 800048a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000490:	2300      	movs	r3, #0
 8000492:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	2102      	movs	r1, #2
 800049c:	4618      	mov	r0, r3
 800049e:	f001 f9c1 	bl	8001824 <HAL_RCC_ClockConfig>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80004a8:	f000 f916 	bl	80006d8 <Error_Handler>
  }
}
 80004ac:	bf00      	nop
 80004ae:	3758      	adds	r7, #88	@ 0x58
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08c      	sub	sp, #48	@ 0x30
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80004ba:	f107 030c 	add.w	r3, r7, #12
 80004be:	2224      	movs	r2, #36	@ 0x24
 80004c0:	2100      	movs	r1, #0
 80004c2:	4618      	mov	r0, r3
 80004c4:	f005 fcd0 	bl	8005e68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004c8:	463b      	mov	r3, r7
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
 80004ce:	605a      	str	r2, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004d2:	4b23      	ldr	r3, [pc, #140]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004d4:	4a23      	ldr	r2, [pc, #140]	@ (8000564 <MX_TIM1_Init+0xb0>)
 80004d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80004d8:	4b21      	ldr	r3, [pc, #132]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004da:	2200      	movs	r2, #0
 80004dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004de:	4b20      	ldr	r3, [pc, #128]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80004e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004f8:	4b19      	ldr	r3, [pc, #100]	@ (8000560 <MX_TIM1_Init+0xac>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80004fe:	2303      	movs	r3, #3
 8000500:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000502:	2300      	movs	r3, #0
 8000504:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000506:	2301      	movs	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800050a:	2300      	movs	r3, #0
 800050c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000512:	2300      	movs	r3, #0
 8000514:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000516:	2301      	movs	r3, #1
 8000518:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800051a:	2300      	movs	r3, #0
 800051c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000522:	f107 030c 	add.w	r3, r7, #12
 8000526:	4619      	mov	r1, r3
 8000528:	480d      	ldr	r0, [pc, #52]	@ (8000560 <MX_TIM1_Init+0xac>)
 800052a:	f001 fcc5 	bl	8001eb8 <HAL_TIM_Encoder_Init>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000534:	f000 f8d0 	bl	80006d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000538:	2300      	movs	r3, #0
 800053a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800053c:	2300      	movs	r3, #0
 800053e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000540:	2300      	movs	r3, #0
 8000542:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000544:	463b      	mov	r3, r7
 8000546:	4619      	mov	r1, r3
 8000548:	4805      	ldr	r0, [pc, #20]	@ (8000560 <MX_TIM1_Init+0xac>)
 800054a:	f002 fa11 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000554:	f000 f8c0 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000558:	bf00      	nop
 800055a:	3730      	adds	r7, #48	@ 0x30
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000044 	.word	0x20000044
 8000564:	40012c00 	.word	0x40012c00

08000568 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	@ 0x28
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800056e:	f107 031c 	add.w	r3, r7, #28
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800057a:	463b      	mov	r3, r7
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]
 8000588:	615a      	str	r2, [r3, #20]
 800058a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800058c:	4b27      	ldr	r3, [pc, #156]	@ (800062c <MX_TIM3_Init+0xc4>)
 800058e:	4a28      	ldr	r2, [pc, #160]	@ (8000630 <MX_TIM3_Init+0xc8>)
 8000590:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000592:	4b26      	ldr	r3, [pc, #152]	@ (800062c <MX_TIM3_Init+0xc4>)
 8000594:	2200      	movs	r2, #0
 8000596:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000598:	4b24      	ldr	r3, [pc, #144]	@ (800062c <MX_TIM3_Init+0xc4>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800059e:	4b23      	ldr	r3, [pc, #140]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80005a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005a6:	4b21      	ldr	r3, [pc, #132]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ac:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005b2:	481e      	ldr	r0, [pc, #120]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005b4:	f001 fb22 	bl	8001bfc <HAL_TIM_PWM_Init>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80005be:	f000 f88b 	bl	80006d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c2:	2300      	movs	r3, #0
 80005c4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c6:	2300      	movs	r3, #0
 80005c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005ca:	f107 031c 	add.w	r3, r7, #28
 80005ce:	4619      	mov	r1, r3
 80005d0:	4816      	ldr	r0, [pc, #88]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005d2:	f002 f9cd 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80005dc:	f000 f87c 	bl	80006d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005e0:	2360      	movs	r3, #96	@ 0x60
 80005e2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005f0:	463b      	mov	r3, r7
 80005f2:	2200      	movs	r2, #0
 80005f4:	4619      	mov	r1, r3
 80005f6:	480d      	ldr	r0, [pc, #52]	@ (800062c <MX_TIM3_Init+0xc4>)
 80005f8:	f001 fd04 	bl	8002004 <HAL_TIM_PWM_ConfigChannel>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000602:	f000 f869 	bl	80006d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000606:	463b      	mov	r3, r7
 8000608:	2204      	movs	r2, #4
 800060a:	4619      	mov	r1, r3
 800060c:	4807      	ldr	r0, [pc, #28]	@ (800062c <MX_TIM3_Init+0xc4>)
 800060e:	f001 fcf9 	bl	8002004 <HAL_TIM_PWM_ConfigChannel>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000618:	f000 f85e 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800061c:	4803      	ldr	r0, [pc, #12]	@ (800062c <MX_TIM3_Init+0xc4>)
 800061e:	f000 f8ed 	bl	80007fc <HAL_TIM_MspPostInit>

}
 8000622:	bf00      	nop
 8000624:	3728      	adds	r7, #40	@ 0x28
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000090 	.word	0x20000090
 8000630:	40000400 	.word	0x40000400

08000634 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063a:	f107 030c 	add.w	r3, r7, #12
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800064a:	4b1e      	ldr	r3, [pc, #120]	@ (80006c4 <MX_GPIO_Init+0x90>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	4a1d      	ldr	r2, [pc, #116]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000656:	4b1b      	ldr	r3, [pc, #108]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	4b18      	ldr	r3, [pc, #96]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	4a17      	ldr	r2, [pc, #92]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066e:	4b15      	ldr	r3, [pc, #84]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <MX_GPIO_Init+0x90>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	4a11      	ldr	r2, [pc, #68]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000680:	f043 0302 	orr.w	r3, r3, #2
 8000684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000686:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <MX_GPIO_Init+0x90>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	f003 0302 	and.w	r3, r3, #2
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	2160      	movs	r1, #96	@ 0x60
 8000696:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800069a:	f000 fc6b 	bl	8000f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800069e:	2360      	movs	r3, #96	@ 0x60
 80006a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a2:	2301      	movs	r3, #1
 80006a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	4619      	mov	r1, r3
 80006b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b8:	f000 fab2 	bl	8000c20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006bc:	bf00      	nop
 80006be:	3720      	adds	r7, #32
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40021000 	.word	0x40021000

080006c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f002 fbb4 	bl	8002e3e <osDelay>
 80006d6:	e7fb      	b.n	80006d0 <StartDefaultTask+0x8>

080006d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006dc:	b672      	cpsid	i
}
 80006de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <Error_Handler+0x8>

080006e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <HAL_MspInit+0x4c>)
 80006ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006ee:	4a10      	ldr	r2, [pc, #64]	@ (8000730 <HAL_MspInit+0x4c>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80006f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <HAL_MspInit+0x4c>)
 80006f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <HAL_MspInit+0x4c>)
 8000704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000706:	4a0a      	ldr	r2, [pc, #40]	@ (8000730 <HAL_MspInit+0x4c>)
 8000708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070c:	6593      	str	r3, [r2, #88]	@ 0x58
 800070e:	4b08      	ldr	r3, [pc, #32]	@ (8000730 <HAL_MspInit+0x4c>)
 8000710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	210f      	movs	r1, #15
 800071e:	f06f 0001 	mvn.w	r0, #1
 8000722:	f000 fa54 	bl	8000bce <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40021000 	.word	0x40021000

08000734 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <HAL_TIM_Encoder_MspInit+0x80>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d129      	bne.n	80007aa <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000756:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8000758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800075a:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 800075c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000760:	6613      	str	r3, [r2, #96]	@ 0x60
 8000762:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8000764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	4a11      	ldr	r2, [pc, #68]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077a:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <HAL_TIM_Encoder_MspInit+0x84>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000786:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800078a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	2302      	movs	r3, #2
 800078e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000794:	2300      	movs	r3, #0
 8000796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000798:	2301      	movs	r3, #1
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007a6:	f000 fa3b 	bl	8000c20 <HAL_GPIO_Init>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80007aa:	bf00      	nop
 80007ac:	3728      	adds	r7, #40	@ 0x28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40012c00 	.word	0x40012c00
 80007b8:	40021000 	.word	0x40021000

080007bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <HAL_TIM_PWM_MspInit+0x38>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d10b      	bne.n	80007e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80007ce:	4b0a      	ldr	r3, [pc, #40]	@ (80007f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d2:	4a09      	ldr	r2, [pc, #36]	@ (80007f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80007da:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80007dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80007e6:	bf00      	nop
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40000400 	.word	0x40000400
 80007f8:	40021000 	.word	0x40021000

080007fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	@ 0x28
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a1f      	ldr	r2, [pc, #124]	@ (8000898 <HAL_TIM_MspPostInit+0x9c>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d138      	bne.n	8000890 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	4a1e      	ldr	r2, [pc, #120]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	4b19      	ldr	r3, [pc, #100]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	4a18      	ldr	r2, [pc, #96]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <HAL_TIM_MspPostInit+0xa0>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800084e:	2380      	movs	r3, #128	@ 0x80
 8000850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800085e:	2302      	movs	r3, #2
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800086c:	f000 f9d8 	bl	8000c20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000870:	2310      	movs	r3, #16
 8000872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000880:	2302      	movs	r3, #2
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	4619      	mov	r1, r3
 800088a:	4805      	ldr	r0, [pc, #20]	@ (80008a0 <HAL_TIM_MspPostInit+0xa4>)
 800088c:	f000 f9c8 	bl	8000c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40000400 	.word	0x40000400
 800089c:	40021000 	.word	0x40021000
 80008a0:	48000400 	.word	0x48000400

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <NMI_Handler+0x4>

080008ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <HardFault_Handler+0x4>

080008b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <MemManage_Handler+0x4>

080008bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <BusFault_Handler+0x4>

080008c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <UsageFault_Handler+0x4>

080008cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008de:	f000 f899 	bl	8000a14 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008e2:	f003 ff93 	bl	800480c <xTaskGetSchedulerState>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d001      	beq.n	80008f0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008ec:	f005 f83c 	bl	8005968 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <SystemInit+0x20>)
 80008fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008fe:	4a05      	ldr	r2, [pc, #20]	@ (8000914 <SystemInit+0x20>)
 8000900:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000904:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000918:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000950 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800091c:	f7ff ffea 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480c      	ldr	r0, [pc, #48]	@ (8000954 <LoopForever+0x6>)
  ldr r1, =_edata
 8000922:	490d      	ldr	r1, [pc, #52]	@ (8000958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000924:	4a0d      	ldr	r2, [pc, #52]	@ (800095c <LoopForever+0xe>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000938:	4c0a      	ldr	r4, [pc, #40]	@ (8000964 <LoopForever+0x16>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000946:	f005 fa97 	bl	8005e78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800094a:	f7ff fd3d 	bl	80003c8 <main>

0800094e <LoopForever>:

LoopForever:
    b LoopForever
 800094e:	e7fe      	b.n	800094e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000950:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800095c:	08005f84 	.word	0x08005f84
  ldr r2, =_sbss
 8000960:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000964:	200019ec 	.word	0x200019ec

08000968 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC1_2_IRQHandler>

0800096a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000970:	2300      	movs	r3, #0
 8000972:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000974:	2003      	movs	r0, #3
 8000976:	f000 f91f 	bl	8000bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800097a:	200f      	movs	r0, #15
 800097c:	f000 f80e 	bl	800099c <HAL_InitTick>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e001      	b.n	8000990 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800098c:	f7ff feaa 	bl	80006e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000990:	79fb      	ldrb	r3, [r7, #7]
}
 8000992:	4618      	mov	r0, r3
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009a4:	2300      	movs	r3, #0
 80009a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80009a8:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <HAL_InitTick+0x6c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d023      	beq.n	80009f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <HAL_InitTick+0x70>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <HAL_InitTick+0x6c>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009be:	fbb3 f3f1 	udiv	r3, r3, r1
 80009c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 f91d 	bl	8000c06 <HAL_SYSTICK_Config>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d10f      	bne.n	80009f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2b0f      	cmp	r3, #15
 80009d6:	d809      	bhi.n	80009ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d8:	2200      	movs	r2, #0
 80009da:	6879      	ldr	r1, [r7, #4]
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009e0:	f000 f8f5 	bl	8000bce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <HAL_InitTick+0x74>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6013      	str	r3, [r2, #0]
 80009ea:	e007      	b.n	80009fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	e004      	b.n	80009fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009f2:	2301      	movs	r3, #1
 80009f4:	73fb      	strb	r3, [r7, #15]
 80009f6:	e001      	b.n	80009fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009f8:	2301      	movs	r3, #1
 80009fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000008 	.word	0x20000008
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	20000004 	.word	0x20000004

08000a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a18:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <HAL_IncTick+0x20>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_IncTick+0x24>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a04      	ldr	r2, [pc, #16]	@ (8000a38 <HAL_IncTick+0x24>)
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000008 	.word	0x20000008
 8000a38:	200000e0 	.word	0x200000e0

08000a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a40:	4b03      	ldr	r3, [pc, #12]	@ (8000a50 <HAL_GetTick+0x14>)
 8000a42:	681b      	ldr	r3, [r3, #0]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	200000e0 	.word	0x200000e0

08000a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a70:	4013      	ands	r3, r2
 8000a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a86:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	60d3      	str	r3, [r2, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa0:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	f003 0307 	and.w	r3, r3, #7
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	db0a      	blt.n	8000ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	490c      	ldr	r1, [pc, #48]	@ (8000b04 <__NVIC_SetPriority+0x4c>)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	0112      	lsls	r2, r2, #4
 8000ad8:	b2d2      	uxtb	r2, r2
 8000ada:	440b      	add	r3, r1
 8000adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae0:	e00a      	b.n	8000af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4908      	ldr	r1, [pc, #32]	@ (8000b08 <__NVIC_SetPriority+0x50>)
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	f003 030f 	and.w	r3, r3, #15
 8000aee:	3b04      	subs	r3, #4
 8000af0:	0112      	lsls	r2, r2, #4
 8000af2:	b2d2      	uxtb	r2, r2
 8000af4:	440b      	add	r3, r1
 8000af6:	761a      	strb	r2, [r3, #24]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000e100 	.word	0xe000e100
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b089      	sub	sp, #36	@ 0x24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	f003 0307 	and.w	r3, r3, #7
 8000b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	f1c3 0307 	rsb	r3, r3, #7
 8000b26:	2b04      	cmp	r3, #4
 8000b28:	bf28      	it	cs
 8000b2a:	2304      	movcs	r3, #4
 8000b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	3304      	adds	r3, #4
 8000b32:	2b06      	cmp	r3, #6
 8000b34:	d902      	bls.n	8000b3c <NVIC_EncodePriority+0x30>
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3b03      	subs	r3, #3
 8000b3a:	e000      	b.n	8000b3e <NVIC_EncodePriority+0x32>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	43da      	mvns	r2, r3
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	401a      	ands	r2, r3
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5e:	43d9      	mvns	r1, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b64:	4313      	orrs	r3, r2
         );
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3724      	adds	r7, #36	@ 0x24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b84:	d301      	bcc.n	8000b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00f      	b.n	8000baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb4 <SysTick_Config+0x40>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b92:	210f      	movs	r1, #15
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b98:	f7ff ff8e 	bl	8000ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b9c:	4b05      	ldr	r3, [pc, #20]	@ (8000bb4 <SysTick_Config+0x40>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ba2:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <SysTick_Config+0x40>)
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	e000e010 	.word	0xe000e010

08000bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff ff47 	bl	8000a54 <__NVIC_SetPriorityGrouping>
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b086      	sub	sp, #24
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000be0:	f7ff ff5c 	bl	8000a9c <__NVIC_GetPriorityGrouping>
 8000be4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	68b9      	ldr	r1, [r7, #8]
 8000bea:	6978      	ldr	r0, [r7, #20]
 8000bec:	f7ff ff8e 	bl	8000b0c <NVIC_EncodePriority>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf6:	4611      	mov	r1, r2
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff5d 	bl	8000ab8 <__NVIC_SetPriority>
}
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff ffb0 	bl	8000b74 <SysTick_Config>
 8000c14:	4603      	mov	r3, r0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c2e:	e17f      	b.n	8000f30 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	2101      	movs	r1, #1
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 8171 	beq.w	8000f2a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f003 0303 	and.w	r3, r3, #3
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d005      	beq.n	8000c60 <HAL_GPIO_Init+0x40>
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f003 0303 	and.w	r3, r3, #3
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d130      	bne.n	8000cc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	4013      	ands	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	68da      	ldr	r2, [r3, #12]
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	fa02 f303 	lsl.w	r3, r2, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c96:	2201      	movs	r2, #1
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	091b      	lsrs	r3, r3, #4
 8000cac:	f003 0201 	and.w	r2, r3, #1
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0303 	and.w	r3, r3, #3
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d118      	bne.n	8000d00 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	08db      	lsrs	r3, r3, #3
 8000cea:	f003 0201 	and.w	r2, r3, #1
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	693a      	ldr	r2, [r7, #16]
 8000cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	d017      	beq.n	8000d3c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	2203      	movs	r2, #3
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4013      	ands	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d123      	bne.n	8000d90 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d54:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	220f      	movs	r2, #15
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	43db      	mvns	r3, r3
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	691a      	ldr	r2, [r3, #16]
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	08da      	lsrs	r2, r3, #3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3208      	adds	r2, #8
 8000d8a:	6939      	ldr	r1, [r7, #16]
 8000d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0203 	and.w	r2, r3, #3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	f000 80ac 	beq.w	8000f2a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f50 <HAL_GPIO_Init+0x330>)
 8000dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dd6:	4a5e      	ldr	r2, [pc, #376]	@ (8000f50 <HAL_GPIO_Init+0x330>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dde:	4b5c      	ldr	r3, [pc, #368]	@ (8000f50 <HAL_GPIO_Init+0x330>)
 8000de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000dea:	4a5a      	ldr	r2, [pc, #360]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	089b      	lsrs	r3, r3, #2
 8000df0:	3302      	adds	r3, #2
 8000df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	220f      	movs	r2, #15
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000e14:	d025      	beq.n	8000e62 <HAL_GPIO_Init+0x242>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a4f      	ldr	r2, [pc, #316]	@ (8000f58 <HAL_GPIO_Init+0x338>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d01f      	beq.n	8000e5e <HAL_GPIO_Init+0x23e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a4e      	ldr	r2, [pc, #312]	@ (8000f5c <HAL_GPIO_Init+0x33c>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d019      	beq.n	8000e5a <HAL_GPIO_Init+0x23a>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a4d      	ldr	r2, [pc, #308]	@ (8000f60 <HAL_GPIO_Init+0x340>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d013      	beq.n	8000e56 <HAL_GPIO_Init+0x236>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a4c      	ldr	r2, [pc, #304]	@ (8000f64 <HAL_GPIO_Init+0x344>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d00d      	beq.n	8000e52 <HAL_GPIO_Init+0x232>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a4b      	ldr	r2, [pc, #300]	@ (8000f68 <HAL_GPIO_Init+0x348>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d007      	beq.n	8000e4e <HAL_GPIO_Init+0x22e>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a4a      	ldr	r2, [pc, #296]	@ (8000f6c <HAL_GPIO_Init+0x34c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d101      	bne.n	8000e4a <HAL_GPIO_Init+0x22a>
 8000e46:	2306      	movs	r3, #6
 8000e48:	e00c      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e4a:	2307      	movs	r3, #7
 8000e4c:	e00a      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e4e:	2305      	movs	r3, #5
 8000e50:	e008      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e52:	2304      	movs	r3, #4
 8000e54:	e006      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e56:	2303      	movs	r3, #3
 8000e58:	e004      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	e002      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e62:	2300      	movs	r3, #0
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	f002 0203 	and.w	r2, r2, #3
 8000e6a:	0092      	lsls	r2, r2, #2
 8000e6c:	4093      	lsls	r3, r2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e74:	4937      	ldr	r1, [pc, #220]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	089b      	lsrs	r3, r3, #2
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e82:	4b3b      	ldr	r3, [pc, #236]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ea6:	4a32      	ldr	r2, [pc, #200]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000eac:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d003      	beq.n	8000ed0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ed0:	4a27      	ldr	r2, [pc, #156]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000ed6:	4b26      	ldr	r3, [pc, #152]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d003      	beq.n	8000efa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000efa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000f00:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d003      	beq.n	8000f24 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f24:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <HAL_GPIO_Init+0x350>)
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa22 f303 	lsr.w	r3, r2, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f47f ae78 	bne.w	8000c30 <HAL_GPIO_Init+0x10>
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	371c      	adds	r7, #28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40010000 	.word	0x40010000
 8000f58:	48000400 	.word	0x48000400
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	48000c00 	.word	0x48000c00
 8000f64:	48001000 	.word	0x48001000
 8000f68:	48001400 	.word	0x48001400
 8000f6c:	48001800 	.word	0x48001800
 8000f70:	40010400 	.word	0x40010400

08000f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	807b      	strh	r3, [r7, #2]
 8000f80:	4613      	mov	r3, r2
 8000f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f84:	787b      	ldrb	r3, [r7, #1]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d003      	beq.n	8000f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f8a:	887a      	ldrh	r2, [r7, #2]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f90:	e002      	b.n	8000f98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f92:	887a      	ldrh	r2, [r7, #2]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000fa8:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <HAL_PWREx_GetVoltageRange+0x18>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fce:	d130      	bne.n	8001032 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fd0:	4b23      	ldr	r3, [pc, #140]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000fdc:	d038      	beq.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fde:	4b20      	ldr	r3, [pc, #128]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000fe6:	4a1e      	ldr	r2, [pc, #120]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fee:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2232      	movs	r2, #50	@ 0x32
 8000ff4:	fb02 f303 	mul.w	r3, r2, r3
 8000ff8:	4a1b      	ldr	r2, [pc, #108]	@ (8001068 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffe:	0c9b      	lsrs	r3, r3, #18
 8001000:	3301      	adds	r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001004:	e002      	b.n	800100c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3b01      	subs	r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001018:	d102      	bne.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x60>
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1f2      	bne.n	8001006 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800102c:	d110      	bne.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e00f      	b.n	8001052 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001032:	4b0b      	ldr	r3, [pc, #44]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800103a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800103e:	d007      	beq.n	8001050 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001040:	4b07      	ldr	r3, [pc, #28]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001048:	4a05      	ldr	r2, [pc, #20]	@ (8001060 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800104a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800104e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40007000 	.word	0x40007000
 8001064:	20000000 	.word	0x20000000
 8001068:	431bde83 	.word	0x431bde83

0800106c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e3ca      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800107e:	4b97      	ldr	r3, [pc, #604]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001088:	4b94      	ldr	r3, [pc, #592]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 80e4 	beq.w	8001268 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <HAL_RCC_OscConfig+0x4a>
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	2b0c      	cmp	r3, #12
 80010aa:	f040 808b 	bne.w	80011c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	f040 8087 	bne.w	80011c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010b6:	4b89      	ldr	r3, [pc, #548]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x62>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e3a2      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a1a      	ldr	r2, [r3, #32]
 80010d2:	4b82      	ldr	r3, [pc, #520]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <HAL_RCC_OscConfig+0x7c>
 80010de:	4b7f      	ldr	r3, [pc, #508]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80010e6:	e005      	b.n	80010f4 <HAL_RCC_OscConfig+0x88>
 80010e8:	4b7c      	ldr	r3, [pc, #496]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80010ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d223      	bcs.n	8001140 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fd1d 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	e383      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800110c:	4b73      	ldr	r3, [pc, #460]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a72      	ldr	r2, [pc, #456]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001112:	f043 0308 	orr.w	r3, r3, #8
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b70      	ldr	r3, [pc, #448]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	496d      	ldr	r1, [pc, #436]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001126:	4313      	orrs	r3, r2
 8001128:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800112a:	4b6c      	ldr	r3, [pc, #432]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	4968      	ldr	r1, [pc, #416]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800113a:	4313      	orrs	r3, r2
 800113c:	604b      	str	r3, [r1, #4]
 800113e:	e025      	b.n	800118c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001140:	4b66      	ldr	r3, [pc, #408]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a65      	ldr	r2, [pc, #404]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001146:	f043 0308 	orr.w	r3, r3, #8
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b63      	ldr	r3, [pc, #396]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	4960      	ldr	r1, [pc, #384]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800115a:	4313      	orrs	r3, r2
 800115c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800115e:	4b5f      	ldr	r3, [pc, #380]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	021b      	lsls	r3, r3, #8
 800116c:	495b      	ldr	r1, [pc, #364]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800116e:	4313      	orrs	r3, r2
 8001170:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d109      	bne.n	800118c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a1b      	ldr	r3, [r3, #32]
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fcdd 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e343      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800118c:	f000 fc4a 	bl	8001a24 <HAL_RCC_GetSysClockFreq>
 8001190:	4602      	mov	r2, r0
 8001192:	4b52      	ldr	r3, [pc, #328]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	091b      	lsrs	r3, r3, #4
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	4950      	ldr	r1, [pc, #320]	@ (80012e0 <HAL_RCC_OscConfig+0x274>)
 800119e:	5ccb      	ldrb	r3, [r1, r3]
 80011a0:	f003 031f 	and.w	r3, r3, #31
 80011a4:	fa22 f303 	lsr.w	r3, r2, r3
 80011a8:	4a4e      	ldr	r2, [pc, #312]	@ (80012e4 <HAL_RCC_OscConfig+0x278>)
 80011aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80011ac:	4b4e      	ldr	r3, [pc, #312]	@ (80012e8 <HAL_RCC_OscConfig+0x27c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fbf3 	bl	800099c <HAL_InitTick>
 80011b6:	4603      	mov	r3, r0
 80011b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d052      	beq.n	8001266 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	e327      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d032      	beq.n	8001232 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011cc:	4b43      	ldr	r3, [pc, #268]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a42      	ldr	r2, [pc, #264]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011d8:	f7ff fc30 	bl	8000a3c <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011e0:	f7ff fc2c 	bl	8000a3c <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e310      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011f2:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011fe:	4b37      	ldr	r3, [pc, #220]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a36      	ldr	r2, [pc, #216]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001204:	f043 0308 	orr.w	r3, r3, #8
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	4931      	ldr	r1, [pc, #196]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800121c:	4b2f      	ldr	r3, [pc, #188]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69db      	ldr	r3, [r3, #28]
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	492c      	ldr	r1, [pc, #176]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800122c:	4313      	orrs	r3, r2
 800122e:	604b      	str	r3, [r1, #4]
 8001230:	e01a      	b.n	8001268 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001232:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a29      	ldr	r2, [pc, #164]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001238:	f023 0301 	bic.w	r3, r3, #1
 800123c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800123e:	f7ff fbfd 	bl	8000a3c <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001246:	f7ff fbf9 	bl	8000a3c <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e2dd      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001258:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f0      	bne.n	8001246 <HAL_RCC_OscConfig+0x1da>
 8001264:	e000      	b.n	8001268 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001266:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	2b00      	cmp	r3, #0
 8001272:	d074      	beq.n	800135e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b08      	cmp	r3, #8
 8001278:	d005      	beq.n	8001286 <HAL_RCC_OscConfig+0x21a>
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	2b0c      	cmp	r3, #12
 800127e:	d10e      	bne.n	800129e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	2b03      	cmp	r3, #3
 8001284:	d10b      	bne.n	800129e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d064      	beq.n	800135c <HAL_RCC_OscConfig+0x2f0>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d160      	bne.n	800135c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e2ba      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012a6:	d106      	bne.n	80012b6 <HAL_RCC_OscConfig+0x24a>
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0b      	ldr	r2, [pc, #44]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e026      	b.n	8001304 <HAL_RCC_OscConfig+0x298>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012be:	d115      	bne.n	80012ec <HAL_RCC_OscConfig+0x280>
 80012c0:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a05      	ldr	r2, [pc, #20]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	4b03      	ldr	r3, [pc, #12]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a02      	ldr	r2, [pc, #8]	@ (80012dc <HAL_RCC_OscConfig+0x270>)
 80012d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	e014      	b.n	8001304 <HAL_RCC_OscConfig+0x298>
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000
 80012e0:	08005f3c 	.word	0x08005f3c
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000004 	.word	0x20000004
 80012ec:	4ba0      	ldr	r3, [pc, #640]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a9f      	ldr	r2, [pc, #636]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80012f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a9c      	ldr	r2, [pc, #624]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80012fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d013      	beq.n	8001334 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130c:	f7ff fb96 	bl	8000a3c <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001314:	f7ff fb92 	bl	8000a3c <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	@ 0x64
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e276      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001326:	4b92      	ldr	r3, [pc, #584]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x2a8>
 8001332:	e014      	b.n	800135e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001334:	f7ff fb82 	bl	8000a3c <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fb7e 	bl	8000a3c <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	@ 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e262      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800134e:	4b88      	ldr	r3, [pc, #544]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0x2d0>
 800135a:	e000      	b.n	800135e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d060      	beq.n	800142c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d005      	beq.n	800137c <HAL_RCC_OscConfig+0x310>
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	2b0c      	cmp	r3, #12
 8001374:	d119      	bne.n	80013aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d116      	bne.n	80013aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800137c:	4b7c      	ldr	r3, [pc, #496]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_RCC_OscConfig+0x328>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d101      	bne.n	8001394 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e23f      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	4b76      	ldr	r3, [pc, #472]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	061b      	lsls	r3, r3, #24
 80013a2:	4973      	ldr	r1, [pc, #460]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013a8:	e040      	b.n	800142c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d023      	beq.n	80013fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b2:	4b6f      	ldr	r3, [pc, #444]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a6e      	ldr	r2, [pc, #440]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013be:	f7ff fb3d 	bl	8000a3c <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c6:	f7ff fb39 	bl	8000a3c <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e21d      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013d8:	4b65      	ldr	r3, [pc, #404]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f0      	beq.n	80013c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e4:	4b62      	ldr	r3, [pc, #392]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	061b      	lsls	r3, r3, #24
 80013f2:	495f      	ldr	r1, [pc, #380]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]
 80013f8:	e018      	b.n	800142c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001404:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff fb19 	bl	8000a3c <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140e:	f7ff fb15 	bl	8000a3c <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1f9      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001420:	4b53      	ldr	r3, [pc, #332]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f0      	bne.n	800140e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0308 	and.w	r3, r3, #8
 8001434:	2b00      	cmp	r3, #0
 8001436:	d03c      	beq.n	80014b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d01c      	beq.n	800147a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001440:	4b4b      	ldr	r3, [pc, #300]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001442:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001446:	4a4a      	ldr	r2, [pc, #296]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001450:	f7ff faf4 	bl	8000a3c <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001458:	f7ff faf0 	bl	8000a3c <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e1d4      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800146a:	4b41      	ldr	r3, [pc, #260]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800146c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d0ef      	beq.n	8001458 <HAL_RCC_OscConfig+0x3ec>
 8001478:	e01b      	b.n	80014b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800147a:	4b3d      	ldr	r3, [pc, #244]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800147c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001480:	4a3b      	ldr	r2, [pc, #236]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001482:	f023 0301 	bic.w	r3, r3, #1
 8001486:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800148a:	f7ff fad7 	bl	8000a3c <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001492:	f7ff fad3 	bl	8000a3c <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e1b7      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a4:	4b32      	ldr	r3, [pc, #200]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80014a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1ef      	bne.n	8001492 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f000 80a6 	beq.w	800160c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80014c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10d      	bne.n	80014ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d0:	4b27      	ldr	r3, [pc, #156]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d4:	4a26      	ldr	r2, [pc, #152]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014da:	6593      	str	r3, [r2, #88]	@ 0x58
 80014dc:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e8:	2301      	movs	r3, #1
 80014ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ec:	4b21      	ldr	r3, [pc, #132]	@ (8001574 <HAL_RCC_OscConfig+0x508>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d118      	bne.n	800152a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001574 <HAL_RCC_OscConfig+0x508>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001574 <HAL_RCC_OscConfig+0x508>)
 80014fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001502:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001504:	f7ff fa9a 	bl	8000a3c <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150c:	f7ff fa96 	bl	8000a3c <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e17a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800151e:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <HAL_RCC_OscConfig+0x508>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d108      	bne.n	8001544 <HAL_RCC_OscConfig+0x4d8>
 8001532:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001538:	4a0d      	ldr	r2, [pc, #52]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001542:	e029      	b.n	8001598 <HAL_RCC_OscConfig+0x52c>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2b05      	cmp	r3, #5
 800154a:	d115      	bne.n	8001578 <HAL_RCC_OscConfig+0x50c>
 800154c:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800154e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001552:	4a07      	ldr	r2, [pc, #28]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001554:	f043 0304 	orr.w	r3, r3, #4
 8001558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 800155e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001562:	4a03      	ldr	r2, [pc, #12]	@ (8001570 <HAL_RCC_OscConfig+0x504>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800156c:	e014      	b.n	8001598 <HAL_RCC_OscConfig+0x52c>
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	40007000 	.word	0x40007000
 8001578:	4b9c      	ldr	r3, [pc, #624]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800157a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800157e:	4a9b      	ldr	r2, [pc, #620]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001588:	4b98      	ldr	r3, [pc, #608]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800158a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800158e:	4a97      	ldr	r2, [pc, #604]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001590:	f023 0304 	bic.w	r3, r3, #4
 8001594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d016      	beq.n	80015ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a0:	f7ff fa4c 	bl	8000a3c <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a6:	e00a      	b.n	80015be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a8:	f7ff fa48 	bl	8000a3c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e12a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015be:	4b8b      	ldr	r3, [pc, #556]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80015c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0ed      	beq.n	80015a8 <HAL_RCC_OscConfig+0x53c>
 80015cc:	e015      	b.n	80015fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ce:	f7ff fa35 	bl	8000a3c <HAL_GetTick>
 80015d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015d4:	e00a      	b.n	80015ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d6:	f7ff fa31 	bl	8000a3c <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d901      	bls.n	80015ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e113      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015ec:	4b7f      	ldr	r3, [pc, #508]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80015ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1ed      	bne.n	80015d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015fa:	7ffb      	ldrb	r3, [r7, #31]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d105      	bne.n	800160c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001600:	4b7a      	ldr	r3, [pc, #488]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001604:	4a79      	ldr	r2, [pc, #484]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001606:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800160a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80fe 	beq.w	8001812 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161a:	2b02      	cmp	r3, #2
 800161c:	f040 80d0 	bne.w	80017c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001620:	4b72      	ldr	r3, [pc, #456]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f003 0203 	and.w	r2, r3, #3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001630:	429a      	cmp	r2, r3
 8001632:	d130      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	3b01      	subs	r3, #1
 8001640:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001642:	429a      	cmp	r2, r3
 8001644:	d127      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001650:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001652:	429a      	cmp	r2, r3
 8001654:	d11f      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001660:	2a07      	cmp	r2, #7
 8001662:	bf14      	ite	ne
 8001664:	2201      	movne	r2, #1
 8001666:	2200      	moveq	r2, #0
 8001668:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800166a:	4293      	cmp	r3, r2
 800166c:	d113      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	3b01      	subs	r3, #1
 800167c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800167e:	429a      	cmp	r2, r3
 8001680:	d109      	bne.n	8001696 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	085b      	lsrs	r3, r3, #1
 800168e:	3b01      	subs	r3, #1
 8001690:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001692:	429a      	cmp	r2, r3
 8001694:	d06e      	beq.n	8001774 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	2b0c      	cmp	r3, #12
 800169a:	d069      	beq.n	8001770 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800169c:	4b53      	ldr	r3, [pc, #332]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d105      	bne.n	80016b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80016a8:	4b50      	ldr	r3, [pc, #320]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e0ad      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80016b8:	4b4c      	ldr	r3, [pc, #304]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a4b      	ldr	r2, [pc, #300]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80016be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016c4:	f7ff f9ba 	bl	8000a3c <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016cc:	f7ff f9b6 	bl	8000a3c <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e09a      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016de:	4b43      	ldr	r3, [pc, #268]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ea:	4b40      	ldr	r3, [pc, #256]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	4b40      	ldr	r3, [pc, #256]	@ (80017f0 <HAL_RCC_OscConfig+0x784>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80016fa:	3a01      	subs	r2, #1
 80016fc:	0112      	lsls	r2, r2, #4
 80016fe:	4311      	orrs	r1, r2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001704:	0212      	lsls	r2, r2, #8
 8001706:	4311      	orrs	r1, r2
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800170c:	0852      	lsrs	r2, r2, #1
 800170e:	3a01      	subs	r2, #1
 8001710:	0552      	lsls	r2, r2, #21
 8001712:	4311      	orrs	r1, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001718:	0852      	lsrs	r2, r2, #1
 800171a:	3a01      	subs	r2, #1
 800171c:	0652      	lsls	r2, r2, #25
 800171e:	4311      	orrs	r1, r2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001724:	0912      	lsrs	r2, r2, #4
 8001726:	0452      	lsls	r2, r2, #17
 8001728:	430a      	orrs	r2, r1
 800172a:	4930      	ldr	r1, [pc, #192]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800172c:	4313      	orrs	r3, r2
 800172e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001730:	4b2e      	ldr	r3, [pc, #184]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a2d      	ldr	r2, [pc, #180]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800173a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800173c:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	4a2a      	ldr	r2, [pc, #168]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001746:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001748:	f7ff f978 	bl	8000a3c <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff f974 	bl	8000a3c <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e058      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001762:	4b22      	ldr	r3, [pc, #136]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800176e:	e050      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e04f      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001774:	4b1d      	ldr	r3, [pc, #116]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d148      	bne.n	8001812 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001780:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a19      	ldr	r2, [pc, #100]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800178a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4a16      	ldr	r2, [pc, #88]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 8001792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001796:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001798:	f7ff f950 	bl	8000a3c <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff f94c 	bl	8000a3c <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e030      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x734>
 80017be:	e028      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	2b0c      	cmp	r3, #12
 80017c4:	d023      	beq.n	800180e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a08      	ldr	r2, [pc, #32]	@ (80017ec <HAL_RCC_OscConfig+0x780>)
 80017cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d2:	f7ff f933 	bl	8000a3c <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d8:	e00c      	b.n	80017f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017da:	f7ff f92f 	bl	8000a3c <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d905      	bls.n	80017f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e013      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017f4:	4b09      	ldr	r3, [pc, #36]	@ (800181c <HAL_RCC_OscConfig+0x7b0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1ec      	bne.n	80017da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_RCC_OscConfig+0x7b0>)
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	4905      	ldr	r1, [pc, #20]	@ (800181c <HAL_RCC_OscConfig+0x7b0>)
 8001806:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <HAL_RCC_OscConfig+0x7b4>)
 8001808:	4013      	ands	r3, r2
 800180a:	60cb      	str	r3, [r1, #12]
 800180c:	e001      	b.n	8001812 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3720      	adds	r7, #32
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40021000 	.word	0x40021000
 8001820:	feeefffc 	.word	0xfeeefffc

08001824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0e7      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001838:	4b75      	ldr	r3, [pc, #468]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d910      	bls.n	8001868 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001846:	4b72      	ldr	r3, [pc, #456]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f023 0207 	bic.w	r2, r3, #7
 800184e:	4970      	ldr	r1, [pc, #448]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	4313      	orrs	r3, r2
 8001854:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	4b6e      	ldr	r3, [pc, #440]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e0cf      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d010      	beq.n	8001896 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	4b66      	ldr	r3, [pc, #408]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001880:	429a      	cmp	r2, r3
 8001882:	d908      	bls.n	8001896 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001884:	4b63      	ldr	r3, [pc, #396]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4960      	ldr	r1, [pc, #384]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001892:	4313      	orrs	r3, r2
 8001894:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d04c      	beq.n	800193c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d107      	bne.n	80018ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d121      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e0a6      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d107      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018c2:	4b54      	ldr	r3, [pc, #336]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d115      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e09a      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d107      	bne.n	80018ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018da:	4b4e      	ldr	r3, [pc, #312]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e08e      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e086      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018fa:	4b46      	ldr	r3, [pc, #280]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f023 0203 	bic.w	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4943      	ldr	r1, [pc, #268]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800190c:	f7ff f896 	bl	8000a3c <HAL_GetTick>
 8001910:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001912:	e00a      	b.n	800192a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001914:	f7ff f892 	bl	8000a3c <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e06e      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 020c 	and.w	r2, r3, #12
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	429a      	cmp	r2, r3
 800193a:	d1eb      	bne.n	8001914 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d010      	beq.n	800196a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	4b31      	ldr	r3, [pc, #196]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001954:	429a      	cmp	r2, r3
 8001956:	d208      	bcs.n	800196a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001958:	4b2e      	ldr	r3, [pc, #184]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	492b      	ldr	r1, [pc, #172]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 8001966:	4313      	orrs	r3, r2
 8001968:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800196a:	4b29      	ldr	r3, [pc, #164]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	429a      	cmp	r2, r3
 8001976:	d210      	bcs.n	800199a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001978:	4b25      	ldr	r3, [pc, #148]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f023 0207 	bic.w	r2, r3, #7
 8001980:	4923      	ldr	r1, [pc, #140]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001988:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <HAL_RCC_ClockConfig+0x1ec>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d001      	beq.n	800199a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e036      	b.n	8001a08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d008      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	4918      	ldr	r1, [pc, #96]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d009      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019c4:	4b13      	ldr	r3, [pc, #76]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	4910      	ldr	r1, [pc, #64]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019d8:	f000 f824 	bl	8001a24 <HAL_RCC_GetSysClockFreq>
 80019dc:	4602      	mov	r2, r0
 80019de:	4b0d      	ldr	r3, [pc, #52]	@ (8001a14 <HAL_RCC_ClockConfig+0x1f0>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	091b      	lsrs	r3, r3, #4
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	490b      	ldr	r1, [pc, #44]	@ (8001a18 <HAL_RCC_ClockConfig+0x1f4>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	f003 031f 	and.w	r3, r3, #31
 80019f0:	fa22 f303 	lsr.w	r3, r2, r3
 80019f4:	4a09      	ldr	r2, [pc, #36]	@ (8001a1c <HAL_RCC_ClockConfig+0x1f8>)
 80019f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019f8:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <HAL_RCC_ClockConfig+0x1fc>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe ffcd 	bl	800099c <HAL_InitTick>
 8001a02:	4603      	mov	r3, r0
 8001a04:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a06:	7afb      	ldrb	r3, [r7, #11]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40022000 	.word	0x40022000
 8001a14:	40021000 	.word	0x40021000
 8001a18:	08005f3c 	.word	0x08005f3c
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	20000004 	.word	0x20000004

08001a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	@ 0x24
 8001a28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a32:	4b3e      	ldr	r3, [pc, #248]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a3c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d005      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0x34>
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	2b0c      	cmp	r3, #12
 8001a50:	d121      	bne.n	8001a96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d11e      	bne.n	8001a96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a58:	4b34      	ldr	r3, [pc, #208]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d107      	bne.n	8001a74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a64:	4b31      	ldr	r3, [pc, #196]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a6a:	0a1b      	lsrs	r3, r3, #8
 8001a6c:	f003 030f 	and.w	r3, r3, #15
 8001a70:	61fb      	str	r3, [r7, #28]
 8001a72:	e005      	b.n	8001a80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a74:	4b2d      	ldr	r3, [pc, #180]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a80:	4a2b      	ldr	r2, [pc, #172]	@ (8001b30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d10d      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	2b04      	cmp	r3, #4
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a9c:	4b25      	ldr	r3, [pc, #148]	@ (8001b34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	e004      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	2b08      	cmp	r3, #8
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001aaa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	2b0c      	cmp	r3, #12
 8001ab0:	d134      	bne.n	8001b1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d003      	beq.n	8001aca <HAL_RCC_GetSysClockFreq+0xa6>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d003      	beq.n	8001ad0 <HAL_RCC_GetSysClockFreq+0xac>
 8001ac8:	e005      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	@ (8001b34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001acc:	617b      	str	r3, [r7, #20]
      break;
 8001ace:	e005      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ad2:	617b      	str	r3, [r7, #20]
      break;
 8001ad4:	e002      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	617b      	str	r3, [r7, #20]
      break;
 8001ada:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001adc:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	0a1b      	lsrs	r3, r3, #8
 8001af0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	fb03 f202 	mul.w	r2, r3, r2
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	0e5b      	lsrs	r3, r3, #25
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b1c:	69bb      	ldr	r3, [r7, #24]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3724      	adds	r7, #36	@ 0x24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	08005f4c 	.word	0x08005f4c
 8001b34:	00f42400 	.word	0x00f42400
 8001b38:	007a1200 	.word	0x007a1200

08001b3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b48:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b54:	f7ff fa26 	bl	8000fa4 <HAL_PWREx_GetVoltageRange>
 8001b58:	6178      	str	r0, [r7, #20]
 8001b5a:	e014      	b.n	8001b86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b5c:	4b25      	ldr	r3, [pc, #148]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b60:	4a24      	ldr	r2, [pc, #144]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b68:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b74:	f7ff fa16 	bl	8000fa4 <HAL_PWREx_GetVoltageRange>
 8001b78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b8c:	d10b      	bne.n	8001ba6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2b80      	cmp	r3, #128	@ 0x80
 8001b92:	d919      	bls.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2ba0      	cmp	r3, #160	@ 0xa0
 8001b98:	d902      	bls.n	8001ba0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	e013      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	e010      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b80      	cmp	r3, #128	@ 0x80
 8001baa:	d902      	bls.n	8001bb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001bac:	2303      	movs	r3, #3
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	e00a      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b80      	cmp	r3, #128	@ 0x80
 8001bb6:	d102      	bne.n	8001bbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bb8:	2302      	movs	r3, #2
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	e004      	b.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b70      	cmp	r3, #112	@ 0x70
 8001bc2:	d101      	bne.n	8001bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f023 0207 	bic.w	r2, r3, #7
 8001bd0:	4909      	ldr	r1, [pc, #36]	@ (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bd8:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d001      	beq.n	8001bea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40022000 	.word	0x40022000

08001bfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e049      	b.n	8001ca2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d106      	bne.n	8001c28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7fe fdca 	bl	80007bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3304      	adds	r3, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	f000 faf6 	bl	800222c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d109      	bne.n	8001cd0 <HAL_TIM_PWM_Start+0x24>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	bf14      	ite	ne
 8001cc8:	2301      	movne	r3, #1
 8001cca:	2300      	moveq	r3, #0
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	e03c      	b.n	8001d4a <HAL_TIM_PWM_Start+0x9e>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d109      	bne.n	8001cea <HAL_TIM_PWM_Start+0x3e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	bf14      	ite	ne
 8001ce2:	2301      	movne	r3, #1
 8001ce4:	2300      	moveq	r3, #0
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	e02f      	b.n	8001d4a <HAL_TIM_PWM_Start+0x9e>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d109      	bne.n	8001d04 <HAL_TIM_PWM_Start+0x58>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	bf14      	ite	ne
 8001cfc:	2301      	movne	r3, #1
 8001cfe:	2300      	moveq	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	e022      	b.n	8001d4a <HAL_TIM_PWM_Start+0x9e>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	2b0c      	cmp	r3, #12
 8001d08:	d109      	bne.n	8001d1e <HAL_TIM_PWM_Start+0x72>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	bf14      	ite	ne
 8001d16:	2301      	movne	r3, #1
 8001d18:	2300      	moveq	r3, #0
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	e015      	b.n	8001d4a <HAL_TIM_PWM_Start+0x9e>
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	2b10      	cmp	r3, #16
 8001d22:	d109      	bne.n	8001d38 <HAL_TIM_PWM_Start+0x8c>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	bf14      	ite	ne
 8001d30:	2301      	movne	r3, #1
 8001d32:	2300      	moveq	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	e008      	b.n	8001d4a <HAL_TIM_PWM_Start+0x9e>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	bf14      	ite	ne
 8001d44:	2301      	movne	r3, #1
 8001d46:	2300      	moveq	r3, #0
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e09c      	b.n	8001e8c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d104      	bne.n	8001d62 <HAL_TIM_PWM_Start+0xb6>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d60:	e023      	b.n	8001daa <HAL_TIM_PWM_Start+0xfe>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d104      	bne.n	8001d72 <HAL_TIM_PWM_Start+0xc6>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d70:	e01b      	b.n	8001daa <HAL_TIM_PWM_Start+0xfe>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	2b08      	cmp	r3, #8
 8001d76:	d104      	bne.n	8001d82 <HAL_TIM_PWM_Start+0xd6>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d80:	e013      	b.n	8001daa <HAL_TIM_PWM_Start+0xfe>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d104      	bne.n	8001d92 <HAL_TIM_PWM_Start+0xe6>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001d90:	e00b      	b.n	8001daa <HAL_TIM_PWM_Start+0xfe>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	2b10      	cmp	r3, #16
 8001d96:	d104      	bne.n	8001da2 <HAL_TIM_PWM_Start+0xf6>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001da0:	e003      	b.n	8001daa <HAL_TIM_PWM_Start+0xfe>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2202      	movs	r2, #2
 8001da6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2201      	movs	r2, #1
 8001db0:	6839      	ldr	r1, [r7, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fdb6 	bl	8002924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a35      	ldr	r2, [pc, #212]	@ (8001e94 <HAL_TIM_PWM_Start+0x1e8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_TIM_PWM_Start+0x13e>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a34      	ldr	r2, [pc, #208]	@ (8001e98 <HAL_TIM_PWM_Start+0x1ec>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00e      	beq.n	8001dea <HAL_TIM_PWM_Start+0x13e>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a32      	ldr	r2, [pc, #200]	@ (8001e9c <HAL_TIM_PWM_Start+0x1f0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d009      	beq.n	8001dea <HAL_TIM_PWM_Start+0x13e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a31      	ldr	r2, [pc, #196]	@ (8001ea0 <HAL_TIM_PWM_Start+0x1f4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d004      	beq.n	8001dea <HAL_TIM_PWM_Start+0x13e>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea4 <HAL_TIM_PWM_Start+0x1f8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d101      	bne.n	8001dee <HAL_TIM_PWM_Start+0x142>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_TIM_PWM_Start+0x144>
 8001dee:	2300      	movs	r3, #0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a22      	ldr	r2, [pc, #136]	@ (8001e94 <HAL_TIM_PWM_Start+0x1e8>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d01d      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e16:	d018      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ea8 <HAL_TIM_PWM_Start+0x1fc>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d013      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a21      	ldr	r2, [pc, #132]	@ (8001eac <HAL_TIM_PWM_Start+0x200>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d00e      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb0 <HAL_TIM_PWM_Start+0x204>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d009      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a17      	ldr	r2, [pc, #92]	@ (8001e98 <HAL_TIM_PWM_Start+0x1ec>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d004      	beq.n	8001e4a <HAL_TIM_PWM_Start+0x19e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <HAL_TIM_PWM_Start+0x1f0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d115      	bne.n	8001e76 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <HAL_TIM_PWM_Start+0x208>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b06      	cmp	r3, #6
 8001e5a:	d015      	beq.n	8001e88 <HAL_TIM_PWM_Start+0x1dc>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e62:	d011      	beq.n	8001e88 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e74:	e008      	b.n	8001e88 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0201 	orr.w	r2, r2, #1
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	e000      	b.n	8001e8a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40012c00 	.word	0x40012c00
 8001e98:	40013400 	.word	0x40013400
 8001e9c:	40014000 	.word	0x40014000
 8001ea0:	40014400 	.word	0x40014400
 8001ea4:	40014800 	.word	0x40014800
 8001ea8:	40000400 	.word	0x40000400
 8001eac:	40000800 	.word	0x40000800
 8001eb0:	40000c00 	.word	0x40000c00
 8001eb4:	00010007 	.word	0x00010007

08001eb8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e097      	b.n	8001ffc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d106      	bne.n	8001ee6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7fe fc27 	bl	8000734 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2202      	movs	r2, #2
 8001eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8001efc:	f023 0307 	bic.w	r3, r3, #7
 8001f00:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	f000 f98d 	bl	800222c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f3a:	f023 0303 	bic.w	r3, r3, #3
 8001f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	021b      	lsls	r3, r3, #8
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001f58:	f023 030c 	bic.w	r3, r3, #12
 8001f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001f64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	4313      	orrs	r3, r2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	011a      	lsls	r2, r3, #4
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	6a1b      	ldr	r3, [r3, #32]
 8001f86:	031b      	lsls	r3, r3, #12
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001f96:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8001f9e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	011b      	lsls	r3, r3, #4
 8001faa:	4313      	orrs	r3, r2
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800201e:	2302      	movs	r3, #2
 8002020:	e0ff      	b.n	8002222 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b14      	cmp	r3, #20
 800202e:	f200 80f0 	bhi.w	8002212 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002032:	a201      	add	r2, pc, #4	@ (adr r2, 8002038 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002038:	0800208d 	.word	0x0800208d
 800203c:	08002213 	.word	0x08002213
 8002040:	08002213 	.word	0x08002213
 8002044:	08002213 	.word	0x08002213
 8002048:	080020cd 	.word	0x080020cd
 800204c:	08002213 	.word	0x08002213
 8002050:	08002213 	.word	0x08002213
 8002054:	08002213 	.word	0x08002213
 8002058:	0800210f 	.word	0x0800210f
 800205c:	08002213 	.word	0x08002213
 8002060:	08002213 	.word	0x08002213
 8002064:	08002213 	.word	0x08002213
 8002068:	0800214f 	.word	0x0800214f
 800206c:	08002213 	.word	0x08002213
 8002070:	08002213 	.word	0x08002213
 8002074:	08002213 	.word	0x08002213
 8002078:	08002191 	.word	0x08002191
 800207c:	08002213 	.word	0x08002213
 8002080:	08002213 	.word	0x08002213
 8002084:	08002213 	.word	0x08002213
 8002088:	080021d1 	.word	0x080021d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68b9      	ldr	r1, [r7, #8]
 8002092:	4618      	mov	r0, r3
 8002094:	f000 f96a 	bl	800236c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	699a      	ldr	r2, [r3, #24]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0208 	orr.w	r2, r2, #8
 80020a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	699a      	ldr	r2, [r3, #24]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0204 	bic.w	r2, r2, #4
 80020b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6999      	ldr	r1, [r3, #24]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	691a      	ldr	r2, [r3, #16]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	619a      	str	r2, [r3, #24]
      break;
 80020ca:	e0a5      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68b9      	ldr	r1, [r7, #8]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 f9dc 	bl	8002490 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	699a      	ldr	r2, [r3, #24]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	699a      	ldr	r2, [r3, #24]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6999      	ldr	r1, [r3, #24]
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	021a      	lsls	r2, r3, #8
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	619a      	str	r2, [r3, #24]
      break;
 800210c:	e084      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68b9      	ldr	r1, [r7, #8]
 8002114:	4618      	mov	r0, r3
 8002116:	f000 fa47 	bl	80025a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	69da      	ldr	r2, [r3, #28]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0208 	orr.w	r2, r2, #8
 8002128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 0204 	bic.w	r2, r2, #4
 8002138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	69d9      	ldr	r1, [r3, #28]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	61da      	str	r2, [r3, #28]
      break;
 800214c:	e064      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68b9      	ldr	r1, [r7, #8]
 8002154:	4618      	mov	r0, r3
 8002156:	f000 fab1 	bl	80026bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	69da      	ldr	r2, [r3, #28]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002168:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	69da      	ldr	r2, [r3, #28]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002178:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	69d9      	ldr	r1, [r3, #28]
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	021a      	lsls	r2, r3, #8
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	61da      	str	r2, [r3, #28]
      break;
 800218e:	e043      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fafa 	bl	8002790 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0208 	orr.w	r2, r2, #8
 80021aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0204 	bic.w	r2, r2, #4
 80021ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80021ce:	e023      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 fb3e 	bl	8002858 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	021a      	lsls	r2, r3, #8
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002210:	e002      	b.n	8002218 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	75fb      	strb	r3, [r7, #23]
      break;
 8002216:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002220:	7dfb      	ldrb	r3, [r7, #23]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3718      	adds	r7, #24
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop

0800222c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a43      	ldr	r2, [pc, #268]	@ (800234c <TIM_Base_SetConfig+0x120>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d013      	beq.n	800226c <TIM_Base_SetConfig+0x40>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800224a:	d00f      	beq.n	800226c <TIM_Base_SetConfig+0x40>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a40      	ldr	r2, [pc, #256]	@ (8002350 <TIM_Base_SetConfig+0x124>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d00b      	beq.n	800226c <TIM_Base_SetConfig+0x40>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a3f      	ldr	r2, [pc, #252]	@ (8002354 <TIM_Base_SetConfig+0x128>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d007      	beq.n	800226c <TIM_Base_SetConfig+0x40>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a3e      	ldr	r2, [pc, #248]	@ (8002358 <TIM_Base_SetConfig+0x12c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d003      	beq.n	800226c <TIM_Base_SetConfig+0x40>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a3d      	ldr	r2, [pc, #244]	@ (800235c <TIM_Base_SetConfig+0x130>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d108      	bne.n	800227e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002272:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a32      	ldr	r2, [pc, #200]	@ (800234c <TIM_Base_SetConfig+0x120>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01f      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800228c:	d01b      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a2f      	ldr	r2, [pc, #188]	@ (8002350 <TIM_Base_SetConfig+0x124>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d017      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a2e      	ldr	r2, [pc, #184]	@ (8002354 <TIM_Base_SetConfig+0x128>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d013      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002358 <TIM_Base_SetConfig+0x12c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00f      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a2c      	ldr	r2, [pc, #176]	@ (800235c <TIM_Base_SetConfig+0x130>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00b      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002360 <TIM_Base_SetConfig+0x134>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002364 <TIM_Base_SetConfig+0x138>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d003      	beq.n	80022c6 <TIM_Base_SetConfig+0x9a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a29      	ldr	r2, [pc, #164]	@ (8002368 <TIM_Base_SetConfig+0x13c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d108      	bne.n	80022d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <TIM_Base_SetConfig+0x120>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00f      	beq.n	800231e <TIM_Base_SetConfig+0xf2>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a16      	ldr	r2, [pc, #88]	@ (800235c <TIM_Base_SetConfig+0x130>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d00b      	beq.n	800231e <TIM_Base_SetConfig+0xf2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a15      	ldr	r2, [pc, #84]	@ (8002360 <TIM_Base_SetConfig+0x134>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d007      	beq.n	800231e <TIM_Base_SetConfig+0xf2>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a14      	ldr	r2, [pc, #80]	@ (8002364 <TIM_Base_SetConfig+0x138>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d003      	beq.n	800231e <TIM_Base_SetConfig+0xf2>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a13      	ldr	r2, [pc, #76]	@ (8002368 <TIM_Base_SetConfig+0x13c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d103      	bne.n	8002326 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	691a      	ldr	r2, [r3, #16]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f043 0204 	orr.w	r2, r3, #4
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	601a      	str	r2, [r3, #0]
}
 800233e:	bf00      	nop
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40012c00 	.word	0x40012c00
 8002350:	40000400 	.word	0x40000400
 8002354:	40000800 	.word	0x40000800
 8002358:	40000c00 	.word	0x40000c00
 800235c:	40013400 	.word	0x40013400
 8002360:	40014000 	.word	0x40014000
 8002364:	40014400 	.word	0x40014400
 8002368:	40014800 	.word	0x40014800

0800236c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800236c:	b480      	push	{r7}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	f023 0201 	bic.w	r2, r3, #1
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800239a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800239e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f023 0303 	bic.w	r3, r3, #3
 80023a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f023 0302 	bic.w	r3, r3, #2
 80023b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a2d      	ldr	r2, [pc, #180]	@ (800247c <TIM_OC1_SetConfig+0x110>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d00f      	beq.n	80023ec <TIM_OC1_SetConfig+0x80>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002480 <TIM_OC1_SetConfig+0x114>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00b      	beq.n	80023ec <TIM_OC1_SetConfig+0x80>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002484 <TIM_OC1_SetConfig+0x118>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d007      	beq.n	80023ec <TIM_OC1_SetConfig+0x80>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a2a      	ldr	r2, [pc, #168]	@ (8002488 <TIM_OC1_SetConfig+0x11c>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d003      	beq.n	80023ec <TIM_OC1_SetConfig+0x80>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a29      	ldr	r2, [pc, #164]	@ (800248c <TIM_OC1_SetConfig+0x120>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d10e      	bne.n	800240a <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f023 0204 	bic.w	r2, r3, #4
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f023 0308 	bic.w	r3, r3, #8
 80023fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	4313      	orrs	r3, r2
 8002408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a1b      	ldr	r2, [pc, #108]	@ (800247c <TIM_OC1_SetConfig+0x110>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d00f      	beq.n	8002432 <TIM_OC1_SetConfig+0xc6>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a1a      	ldr	r2, [pc, #104]	@ (8002480 <TIM_OC1_SetConfig+0x114>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00b      	beq.n	8002432 <TIM_OC1_SetConfig+0xc6>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a19      	ldr	r2, [pc, #100]	@ (8002484 <TIM_OC1_SetConfig+0x118>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d007      	beq.n	8002432 <TIM_OC1_SetConfig+0xc6>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a18      	ldr	r2, [pc, #96]	@ (8002488 <TIM_OC1_SetConfig+0x11c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d003      	beq.n	8002432 <TIM_OC1_SetConfig+0xc6>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a17      	ldr	r2, [pc, #92]	@ (800248c <TIM_OC1_SetConfig+0x120>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d111      	bne.n	8002456 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4313      	orrs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	621a      	str	r2, [r3, #32]
}
 8002470:	bf00      	nop
 8002472:	371c      	adds	r7, #28
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40012c00 	.word	0x40012c00
 8002480:	40013400 	.word	0x40013400
 8002484:	40014000 	.word	0x40014000
 8002488:	40014400 	.word	0x40014400
 800248c:	40014800 	.word	0x40014800

08002490 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	f023 0210 	bic.w	r2, r3, #16
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 0320 	bic.w	r3, r3, #32
 80024de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a29      	ldr	r2, [pc, #164]	@ (8002594 <TIM_OC2_SetConfig+0x104>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d003      	beq.n	80024fc <TIM_OC2_SetConfig+0x6c>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a28      	ldr	r2, [pc, #160]	@ (8002598 <TIM_OC2_SetConfig+0x108>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d10f      	bne.n	800251c <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800250e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a1d      	ldr	r2, [pc, #116]	@ (8002594 <TIM_OC2_SetConfig+0x104>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d00f      	beq.n	8002544 <TIM_OC2_SetConfig+0xb4>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a1c      	ldr	r2, [pc, #112]	@ (8002598 <TIM_OC2_SetConfig+0x108>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d00b      	beq.n	8002544 <TIM_OC2_SetConfig+0xb4>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a1b      	ldr	r2, [pc, #108]	@ (800259c <TIM_OC2_SetConfig+0x10c>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d007      	beq.n	8002544 <TIM_OC2_SetConfig+0xb4>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a1a      	ldr	r2, [pc, #104]	@ (80025a0 <TIM_OC2_SetConfig+0x110>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d003      	beq.n	8002544 <TIM_OC2_SetConfig+0xb4>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a19      	ldr	r2, [pc, #100]	@ (80025a4 <TIM_OC2_SetConfig+0x114>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d113      	bne.n	800256c <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800254a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002552:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	621a      	str	r2, [r3, #32]
}
 8002586:	bf00      	nop
 8002588:	371c      	adds	r7, #28
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	40012c00 	.word	0x40012c00
 8002598:	40013400 	.word	0x40013400
 800259c:	40014000 	.word	0x40014000
 80025a0:	40014400 	.word	0x40014400
 80025a4:	40014800 	.word	0x40014800

080025a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f023 0303 	bic.w	r3, r3, #3
 80025e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80025f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a28      	ldr	r2, [pc, #160]	@ (80026a8 <TIM_OC3_SetConfig+0x100>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d003      	beq.n	8002612 <TIM_OC3_SetConfig+0x6a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a27      	ldr	r2, [pc, #156]	@ (80026ac <TIM_OC3_SetConfig+0x104>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10f      	bne.n	8002632 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	021b      	lsls	r3, r3, #8
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	4313      	orrs	r3, r2
 8002630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a1c      	ldr	r2, [pc, #112]	@ (80026a8 <TIM_OC3_SetConfig+0x100>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00f      	beq.n	800265a <TIM_OC3_SetConfig+0xb2>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1b      	ldr	r2, [pc, #108]	@ (80026ac <TIM_OC3_SetConfig+0x104>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00b      	beq.n	800265a <TIM_OC3_SetConfig+0xb2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a1a      	ldr	r2, [pc, #104]	@ (80026b0 <TIM_OC3_SetConfig+0x108>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d007      	beq.n	800265a <TIM_OC3_SetConfig+0xb2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a19      	ldr	r2, [pc, #100]	@ (80026b4 <TIM_OC3_SetConfig+0x10c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d003      	beq.n	800265a <TIM_OC3_SetConfig+0xb2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a18      	ldr	r2, [pc, #96]	@ (80026b8 <TIM_OC3_SetConfig+0x110>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d113      	bne.n	8002682 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	621a      	str	r2, [r3, #32]
}
 800269c:	bf00      	nop
 800269e:	371c      	adds	r7, #28
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40012c00 	.word	0x40012c00
 80026ac:	40013400 	.word	0x40013400
 80026b0:	40014000 	.word	0x40014000
 80026b4:	40014400 	.word	0x40014400
 80026b8:	40014800 	.word	0x40014800

080026bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026bc:	b480      	push	{r7}
 80026be:	b087      	sub	sp, #28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	021b      	lsls	r3, r3, #8
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4313      	orrs	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800270a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	031b      	lsls	r3, r3, #12
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a18      	ldr	r2, [pc, #96]	@ (800277c <TIM_OC4_SetConfig+0xc0>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d00f      	beq.n	8002740 <TIM_OC4_SetConfig+0x84>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a17      	ldr	r2, [pc, #92]	@ (8002780 <TIM_OC4_SetConfig+0xc4>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d00b      	beq.n	8002740 <TIM_OC4_SetConfig+0x84>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a16      	ldr	r2, [pc, #88]	@ (8002784 <TIM_OC4_SetConfig+0xc8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d007      	beq.n	8002740 <TIM_OC4_SetConfig+0x84>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a15      	ldr	r2, [pc, #84]	@ (8002788 <TIM_OC4_SetConfig+0xcc>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d003      	beq.n	8002740 <TIM_OC4_SetConfig+0x84>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a14      	ldr	r2, [pc, #80]	@ (800278c <TIM_OC4_SetConfig+0xd0>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d109      	bne.n	8002754 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002746:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	019b      	lsls	r3, r3, #6
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	4313      	orrs	r3, r2
 8002752:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	621a      	str	r2, [r3, #32]
}
 800276e:	bf00      	nop
 8002770:	371c      	adds	r7, #28
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	40012c00 	.word	0x40012c00
 8002780:	40013400 	.word	0x40013400
 8002784:	40014000 	.word	0x40014000
 8002788:	40014400 	.word	0x40014400
 800278c:	40014800 	.word	0x40014800

08002790 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002790:	b480      	push	{r7}
 8002792:	b087      	sub	sp, #28
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80027d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	041b      	lsls	r3, r3, #16
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a17      	ldr	r2, [pc, #92]	@ (8002844 <TIM_OC5_SetConfig+0xb4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00f      	beq.n	800280a <TIM_OC5_SetConfig+0x7a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a16      	ldr	r2, [pc, #88]	@ (8002848 <TIM_OC5_SetConfig+0xb8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d00b      	beq.n	800280a <TIM_OC5_SetConfig+0x7a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a15      	ldr	r2, [pc, #84]	@ (800284c <TIM_OC5_SetConfig+0xbc>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d007      	beq.n	800280a <TIM_OC5_SetConfig+0x7a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a14      	ldr	r2, [pc, #80]	@ (8002850 <TIM_OC5_SetConfig+0xc0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d003      	beq.n	800280a <TIM_OC5_SetConfig+0x7a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a13      	ldr	r2, [pc, #76]	@ (8002854 <TIM_OC5_SetConfig+0xc4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d109      	bne.n	800281e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002810:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	4313      	orrs	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	621a      	str	r2, [r3, #32]
}
 8002838:	bf00      	nop
 800283a:	371c      	adds	r7, #28
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	40012c00 	.word	0x40012c00
 8002848:	40013400 	.word	0x40013400
 800284c:	40014000 	.word	0x40014000
 8002850:	40014400 	.word	0x40014400
 8002854:	40014800 	.word	0x40014800

08002858 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800288a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	4313      	orrs	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800289e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	051b      	lsls	r3, r3, #20
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a18      	ldr	r2, [pc, #96]	@ (8002910 <TIM_OC6_SetConfig+0xb8>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d00f      	beq.n	80028d4 <TIM_OC6_SetConfig+0x7c>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a17      	ldr	r2, [pc, #92]	@ (8002914 <TIM_OC6_SetConfig+0xbc>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d00b      	beq.n	80028d4 <TIM_OC6_SetConfig+0x7c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a16      	ldr	r2, [pc, #88]	@ (8002918 <TIM_OC6_SetConfig+0xc0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d007      	beq.n	80028d4 <TIM_OC6_SetConfig+0x7c>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a15      	ldr	r2, [pc, #84]	@ (800291c <TIM_OC6_SetConfig+0xc4>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d003      	beq.n	80028d4 <TIM_OC6_SetConfig+0x7c>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a14      	ldr	r2, [pc, #80]	@ (8002920 <TIM_OC6_SetConfig+0xc8>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d109      	bne.n	80028e8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	029b      	lsls	r3, r3, #10
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	621a      	str	r2, [r3, #32]
}
 8002902:	bf00      	nop
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	40012c00 	.word	0x40012c00
 8002914:	40013400 	.word	0x40013400
 8002918:	40014000 	.word	0x40014000
 800291c:	40014400 	.word	0x40014400
 8002920:	40014800 	.word	0x40014800

08002924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002924:	b480      	push	{r7}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	2201      	movs	r2, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6a1a      	ldr	r2, [r3, #32]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	43db      	mvns	r3, r3
 8002946:	401a      	ands	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a1a      	ldr	r2, [r3, #32]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	f003 031f 	and.w	r3, r3, #31
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	431a      	orrs	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	621a      	str	r2, [r3, #32]
}
 8002962:	bf00      	nop
 8002964:	371c      	adds	r7, #28
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002984:	2302      	movs	r3, #2
 8002986:	e068      	b.n	8002a5a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002a68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d004      	beq.n	80029bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a2d      	ldr	r2, [pc, #180]	@ (8002a6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d108      	bne.n	80029ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80029c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	4313      	orrs	r3, r2
 80029de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002a68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d01d      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029fa:	d018      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a1b      	ldr	r2, [pc, #108]	@ (8002a70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d013      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002a74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d00e      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a18      	ldr	r2, [pc, #96]	@ (8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d009      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a13      	ldr	r2, [pc, #76]	@ (8002a6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d004      	beq.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a14      	ldr	r2, [pc, #80]	@ (8002a7c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d10c      	bne.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40013400 	.word	0x40013400
 8002a70:	40000400 	.word	0x40000400
 8002a74:	40000800 	.word	0x40000800
 8002a78:	40000c00 	.word	0x40000c00
 8002a7c:	40014000 	.word	0x40014000

08002a80 <__NVIC_SetPriority>:
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	db0a      	blt.n	8002aaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	490c      	ldr	r1, [pc, #48]	@ (8002acc <__NVIC_SetPriority+0x4c>)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	0112      	lsls	r2, r2, #4
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002aa8:	e00a      	b.n	8002ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	4908      	ldr	r1, [pc, #32]	@ (8002ad0 <__NVIC_SetPriority+0x50>)
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	3b04      	subs	r3, #4
 8002ab8:	0112      	lsls	r2, r2, #4
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	440b      	add	r3, r1
 8002abe:	761a      	strb	r2, [r3, #24]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	e000e100 	.word	0xe000e100
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002ad8:	2100      	movs	r1, #0
 8002ada:	f06f 0004 	mvn.w	r0, #4
 8002ade:	f7ff ffcf 	bl	8002a80 <__NVIC_SetPriority>
#endif
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002aee:	f3ef 8305 	mrs	r3, IPSR
 8002af2:	603b      	str	r3, [r7, #0]
  return(result);
 8002af4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002afa:	f06f 0305 	mvn.w	r3, #5
 8002afe:	607b      	str	r3, [r7, #4]
 8002b00:	e00c      	b.n	8002b1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002b02:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <osKernelInitialize+0x44>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d105      	bne.n	8002b16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <osKernelInitialize+0x44>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	607b      	str	r3, [r7, #4]
 8002b14:	e002      	b.n	8002b1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b1c:	687b      	ldr	r3, [r7, #4]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	200000e4 	.word	0x200000e4

08002b30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b36:	f3ef 8305 	mrs	r3, IPSR
 8002b3a:	603b      	str	r3, [r7, #0]
  return(result);
 8002b3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002b42:	f06f 0305 	mvn.w	r3, #5
 8002b46:	607b      	str	r3, [r7, #4]
 8002b48:	e010      	b.n	8002b6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <osKernelStart+0x48>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d109      	bne.n	8002b66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002b52:	f7ff ffbf 	bl	8002ad4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002b56:	4b08      	ldr	r3, [pc, #32]	@ (8002b78 <osKernelStart+0x48>)
 8002b58:	2202      	movs	r2, #2
 8002b5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002b5c:	f001 fa08 	bl	8003f70 <vTaskStartScheduler>
      stat = osOK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	607b      	str	r3, [r7, #4]
 8002b64:	e002      	b.n	8002b6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b6c:	687b      	ldr	r3, [r7, #4]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	200000e4 	.word	0x200000e4

08002b7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08e      	sub	sp, #56	@ 0x38
 8002b80:	af04      	add	r7, sp, #16
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b8c:	f3ef 8305 	mrs	r3, IPSR
 8002b90:	617b      	str	r3, [r7, #20]
  return(result);
 8002b92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d17e      	bne.n	8002c96 <osThreadNew+0x11a>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d07b      	beq.n	8002c96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002b9e:	2380      	movs	r3, #128	@ 0x80
 8002ba0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002ba2:	2318      	movs	r3, #24
 8002ba4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002bae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d045      	beq.n	8002c42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <osThreadNew+0x48>
        name = attr->name;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d008      	beq.n	8002bea <osThreadNew+0x6e>
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	2b38      	cmp	r3, #56	@ 0x38
 8002bdc:	d805      	bhi.n	8002bea <osThreadNew+0x6e>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <osThreadNew+0x72>
        return (NULL);
 8002bea:	2300      	movs	r3, #0
 8002bec:	e054      	b.n	8002c98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	089b      	lsrs	r3, r3, #2
 8002bfc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00e      	beq.n	8002c24 <osThreadNew+0xa8>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	2b5b      	cmp	r3, #91	@ 0x5b
 8002c0c:	d90a      	bls.n	8002c24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d006      	beq.n	8002c24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <osThreadNew+0xa8>
        mem = 1;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	e010      	b.n	8002c46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10c      	bne.n	8002c46 <osThreadNew+0xca>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d108      	bne.n	8002c46 <osThreadNew+0xca>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d104      	bne.n	8002c46 <osThreadNew+0xca>
          mem = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	e001      	b.n	8002c46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d110      	bne.n	8002c6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c54:	9202      	str	r2, [sp, #8]
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	6a3a      	ldr	r2, [r7, #32]
 8002c60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f000 ffa8 	bl	8003bb8 <xTaskCreateStatic>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	613b      	str	r3, [r7, #16]
 8002c6c:	e013      	b.n	8002c96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d110      	bne.n	8002c96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	f107 0310 	add.w	r3, r7, #16
 8002c7c:	9301      	str	r3, [sp, #4]
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 fff6 	bl	8003c78 <xTaskCreate>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d001      	beq.n	8002c96 <osThreadNew+0x11a>
            hTask = NULL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002c96:	693b      	ldr	r3, [r7, #16]
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3728      	adds	r7, #40	@ 0x28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af02      	add	r7, sp, #8
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <osThreadFlagsSet+0x1a>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	da03      	bge.n	8002cc2 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8002cba:	f06f 0303 	mvn.w	r3, #3
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	e035      	b.n	8002d2e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8002cc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cc8:	f3ef 8305 	mrs	r3, IPSR
 8002ccc:	613b      	str	r3, [r7, #16]
  return(result);
 8002cce:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01f      	beq.n	8002d14 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8002cd8:	f107 0308 	add.w	r3, r7, #8
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	6839      	ldr	r1, [r7, #0]
 8002ce4:	6978      	ldr	r0, [r7, #20]
 8002ce6:	f001 ff33 	bl	8004b50 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8002cea:	f107 030c 	add.w	r3, r7, #12
 8002cee:	2200      	movs	r2, #0
 8002cf0:	9200      	str	r2, [sp, #0]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	6978      	ldr	r0, [r7, #20]
 8002cf8:	f001 ff2a 	bl	8004b50 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d015      	beq.n	8002d2e <osThreadFlagsSet+0x8e>
 8002d02:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <osThreadFlagsSet+0x98>)
 8002d04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	f3bf 8f4f 	dsb	sy
 8002d0e:	f3bf 8f6f 	isb	sy
 8002d12:	e00c      	b.n	8002d2e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8002d14:	2300      	movs	r3, #0
 8002d16:	2201      	movs	r2, #1
 8002d18:	6839      	ldr	r1, [r7, #0]
 8002d1a:	6978      	ldr	r0, [r7, #20]
 8002d1c:	f001 fe5e 	bl	80049dc <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8002d20:	f107 030c 	add.w	r3, r7, #12
 8002d24:	2200      	movs	r2, #0
 8002d26:	2100      	movs	r1, #0
 8002d28:	6978      	ldr	r0, [r7, #20]
 8002d2a:	f001 fe57 	bl	80049dc <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	e000ed04 	.word	0xe000ed04

08002d3c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08c      	sub	sp, #48	@ 0x30
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d48:	f3ef 8305 	mrs	r3, IPSR
 8002d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8002d4e:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8002d54:	f06f 0305 	mvn.w	r3, #5
 8002d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d5a:	e06b      	b.n	8002e34 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	da03      	bge.n	8002d6a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8002d62:	f06f 0303 	mvn.w	r3, #3
 8002d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d68:	e064      	b.n	8002e34 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d78:	e001      	b.n	8002d7e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8002d86:	f001 fa07 	bl	8004198 <xTaskGetTickCount>
 8002d8a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8002d8c:	f107 0210 	add.w	r2, r7, #16
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d94:	2000      	movs	r0, #0
 8002d96:	f001 fdc7 	bl	8004928 <xTaskNotifyWait>
 8002d9a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d137      	bne.n	8002e12 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8002da2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4013      	ands	r3, r2
 8002da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dae:	4313      	orrs	r3, r2
 8002db0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00c      	beq.n	8002dd6 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d032      	beq.n	8002e2e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10f      	bne.n	8002dee <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8002dce:	f06f 0302 	mvn.w	r3, #2
 8002dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8002dd4:	e02e      	b.n	8002e34 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d128      	bne.n	8002e32 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d103      	bne.n	8002dee <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8002de6:	f06f 0302 	mvn.w	r3, #2
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8002dec:	e022      	b.n	8002e34 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8002dee:	f001 f9d3 	bl	8004198 <xTaskGetTickCount>
 8002df2:	4602      	mov	r2, r0
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d902      	bls.n	8002e08 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e06:	e00e      	b.n	8002e26 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8002e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e10:	e009      	b.n	8002e26 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d103      	bne.n	8002e20 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8002e18:	f06f 0302 	mvn.w	r3, #2
 8002e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e1e:	e002      	b.n	8002e26 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8002e20:	f06f 0301 	mvn.w	r3, #1
 8002e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1af      	bne.n	8002d8c <osThreadFlagsWait+0x50>
 8002e2c:	e002      	b.n	8002e34 <osThreadFlagsWait+0xf8>
            break;
 8002e2e:	bf00      	nop
 8002e30:	e000      	b.n	8002e34 <osThreadFlagsWait+0xf8>
            break;
 8002e32:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8002e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3730      	adds	r7, #48	@ 0x30
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b084      	sub	sp, #16
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e46:	f3ef 8305 	mrs	r3, IPSR
 8002e4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <osDelay+0x1c>
    stat = osErrorISR;
 8002e52:	f06f 0305 	mvn.w	r3, #5
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	e007      	b.n	8002e6a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <osDelay+0x2c>
      vTaskDelay(ticks);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f001 f84d 	bl	8003f04 <vTaskDelay>
    }
  }

  return (stat);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f002 fb93 	bl	80055a8 <pvTimerGetTimerID>
 8002e82:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <TimerCallback+0x22>
    callb->func (callb->arg);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	6852      	ldr	r2, [r2, #4]
 8002e92:	4610      	mov	r0, r2
 8002e94:	4798      	blx	r3
  }
}
 8002e96:	bf00      	nop
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08c      	sub	sp, #48	@ 0x30
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	460b      	mov	r3, r1
 8002eae:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002eb4:	f3ef 8305 	mrs	r3, IPSR
 8002eb8:	613b      	str	r3, [r7, #16]
  return(result);
 8002eba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d163      	bne.n	8002f88 <osTimerNew+0xe8>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d060      	beq.n	8002f88 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8002ec6:	2008      	movs	r0, #8
 8002ec8:	f002 fde0 	bl	8005a8c <pvPortMalloc>
 8002ecc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d059      	beq.n	8002f88 <osTimerNew+0xe8>
      callb->func = func;
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8002ee0:	7afb      	ldrb	r3, [r7, #11]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d102      	bne.n	8002eec <osTimerNew+0x4c>
        reload = pdFALSE;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e001      	b.n	8002ef0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8002eec:	2301      	movs	r3, #1
 8002eee:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8002ef0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ef4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d01c      	beq.n	8002f3a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <osTimerNew+0x6e>
          name = attr->name;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d006      	beq.n	8002f24 <osTimerNew+0x84>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2b2b      	cmp	r3, #43	@ 0x2b
 8002f1c:	d902      	bls.n	8002f24 <osTimerNew+0x84>
          mem = 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61bb      	str	r3, [r7, #24]
 8002f22:	e00c      	b.n	8002f3e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d108      	bne.n	8002f3e <osTimerNew+0x9e>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d104      	bne.n	8002f3e <osTimerNew+0x9e>
            mem = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61bb      	str	r3, [r7, #24]
 8002f38:	e001      	b.n	8002f3e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d10c      	bne.n	8002f5e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	9301      	str	r3, [sp, #4]
 8002f4a:	4b12      	ldr	r3, [pc, #72]	@ (8002f94 <osTimerNew+0xf4>)
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	69fa      	ldr	r2, [r7, #28]
 8002f52:	2101      	movs	r1, #1
 8002f54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002f56:	f001 ff9a 	bl	8004e8e <xTimerCreateStatic>
 8002f5a:	6238      	str	r0, [r7, #32]
 8002f5c:	e00b      	b.n	8002f76 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d108      	bne.n	8002f76 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8002f64:	4b0b      	ldr	r3, [pc, #44]	@ (8002f94 <osTimerNew+0xf4>)
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	69fa      	ldr	r2, [r7, #28]
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002f70:	f001 ff6c 	bl	8004e4c <xTimerCreate>
 8002f74:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <osTimerNew+0xe8>
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <osTimerNew+0xe8>
        vPortFree (callb);
 8002f82:	6978      	ldr	r0, [r7, #20]
 8002f84:	f002 fe50 	bl	8005c28 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8002f88:	6a3b      	ldr	r3, [r7, #32]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3728      	adds	r7, #40	@ 0x28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	08002e75 	.word	0x08002e75

08002f98 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002fa6:	f3ef 8305 	mrs	r3, IPSR
 8002faa:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fac:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <osTimerStart+0x22>
    stat = osErrorISR;
 8002fb2:	f06f 0305 	mvn.w	r3, #5
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	e017      	b.n	8002fea <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d103      	bne.n	8002fc8 <osTimerStart+0x30>
    stat = osErrorParameter;
 8002fc0:	f06f 0303 	mvn.w	r3, #3
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	e010      	b.n	8002fea <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8002fc8:	2300      	movs	r3, #0
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	2104      	movs	r1, #4
 8002fd2:	6938      	ldr	r0, [r7, #16]
 8002fd4:	f001 ffd8 	bl	8004f88 <xTimerGenericCommand>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d102      	bne.n	8002fe4 <osTimerStart+0x4c>
      stat = osOK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	e002      	b.n	8002fea <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8002fe4:	f06f 0302 	mvn.w	r3, #2
 8002fe8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8002fea:	697b      	ldr	r3, [r7, #20]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4a07      	ldr	r2, [pc, #28]	@ (8003020 <vApplicationGetIdleTaskMemory+0x2c>)
 8003004:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4a06      	ldr	r2, [pc, #24]	@ (8003024 <vApplicationGetIdleTaskMemory+0x30>)
 800300a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2280      	movs	r2, #128	@ 0x80
 8003010:	601a      	str	r2, [r3, #0]
}
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	200000e8 	.word	0x200000e8
 8003024:	20000144 	.word	0x20000144

08003028 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a07      	ldr	r2, [pc, #28]	@ (8003054 <vApplicationGetTimerTaskMemory+0x2c>)
 8003038:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	4a06      	ldr	r2, [pc, #24]	@ (8003058 <vApplicationGetTimerTaskMemory+0x30>)
 800303e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003046:	601a      	str	r2, [r3, #0]
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	20000344 	.word	0x20000344
 8003058:	200003a0 	.word	0x200003a0

0800305c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f103 0208 	add.w	r2, r3, #8
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003074:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f103 0208 	add.w	r2, r3, #8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f103 0208 	add.w	r2, r3, #8
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030b6:	b480      	push	{r7}
 80030b8:	b085      	sub	sp, #20
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	601a      	str	r2, [r3, #0]
}
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030fe:	b480      	push	{r7}
 8003100:	b085      	sub	sp, #20
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003114:	d103      	bne.n	800311e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	e00c      	b.n	8003138 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	3308      	adds	r3, #8
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	e002      	b.n	800312c <vListInsert+0x2e>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	429a      	cmp	r2, r3
 8003136:	d2f6      	bcs.n	8003126 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	601a      	str	r2, [r3, #0]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6892      	ldr	r2, [r2, #8]
 8003186:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6852      	ldr	r2, [r2, #4]
 8003190:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	429a      	cmp	r2, r3
 800319a:	d103      	bne.n	80031a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	1e5a      	subs	r2, r3, #1
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d10b      	bne.n	80031f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80031d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031dc:	f383 8811 	msr	BASEPRI, r3
 80031e0:	f3bf 8f6f 	isb	sy
 80031e4:	f3bf 8f4f 	dsb	sy
 80031e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80031ea:	bf00      	nop
 80031ec:	bf00      	nop
 80031ee:	e7fd      	b.n	80031ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80031f0:	f002 fb2a 	bl	8005848 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fc:	68f9      	ldr	r1, [r7, #12]
 80031fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003200:	fb01 f303 	mul.w	r3, r1, r3
 8003204:	441a      	add	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003220:	3b01      	subs	r3, #1
 8003222:	68f9      	ldr	r1, [r7, #12]
 8003224:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003226:	fb01 f303 	mul.w	r3, r1, r3
 800322a:	441a      	add	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	22ff      	movs	r2, #255	@ 0xff
 8003234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	22ff      	movs	r2, #255	@ 0xff
 800323c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d114      	bne.n	8003270 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d01a      	beq.n	8003284 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	3310      	adds	r3, #16
 8003252:	4618      	mov	r0, r3
 8003254:	f001 f91a 	bl	800448c <xTaskRemoveFromEventList>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d012      	beq.n	8003284 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <xQueueGenericReset+0xd0>)
 8003260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	f3bf 8f4f 	dsb	sy
 800326a:	f3bf 8f6f 	isb	sy
 800326e:	e009      	b.n	8003284 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3310      	adds	r3, #16
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff fef1 	bl	800305c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	3324      	adds	r3, #36	@ 0x24
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff feec 	bl	800305c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003284:	f002 fb12 	bl	80058ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003288:	2301      	movs	r3, #1
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000ed04 	.word	0xe000ed04

08003298 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08e      	sub	sp, #56	@ 0x38
 800329c:	af02      	add	r7, sp, #8
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
 80032a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10b      	bne.n	80032c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80032ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b0:	f383 8811 	msr	BASEPRI, r3
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80032be:	bf00      	nop
 80032c0:	bf00      	nop
 80032c2:	e7fd      	b.n	80032c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10b      	bne.n	80032e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80032ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ce:	f383 8811 	msr	BASEPRI, r3
 80032d2:	f3bf 8f6f 	isb	sy
 80032d6:	f3bf 8f4f 	dsb	sy
 80032da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	e7fd      	b.n	80032de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <xQueueGenericCreateStatic+0x56>
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <xQueueGenericCreateStatic+0x5a>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <xQueueGenericCreateStatic+0x5c>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10b      	bne.n	8003310 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80032f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032fc:	f383 8811 	msr	BASEPRI, r3
 8003300:	f3bf 8f6f 	isb	sy
 8003304:	f3bf 8f4f 	dsb	sy
 8003308:	623b      	str	r3, [r7, #32]
}
 800330a:	bf00      	nop
 800330c:	bf00      	nop
 800330e:	e7fd      	b.n	800330c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d102      	bne.n	800331c <xQueueGenericCreateStatic+0x84>
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <xQueueGenericCreateStatic+0x88>
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <xQueueGenericCreateStatic+0x8a>
 8003320:	2300      	movs	r3, #0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10b      	bne.n	800333e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800332a:	f383 8811 	msr	BASEPRI, r3
 800332e:	f3bf 8f6f 	isb	sy
 8003332:	f3bf 8f4f 	dsb	sy
 8003336:	61fb      	str	r3, [r7, #28]
}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	e7fd      	b.n	800333a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800333e:	2350      	movs	r3, #80	@ 0x50
 8003340:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2b50      	cmp	r3, #80	@ 0x50
 8003346:	d00b      	beq.n	8003360 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	61bb      	str	r3, [r7, #24]
}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003360:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00d      	beq.n	8003388 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800336c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003374:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	4613      	mov	r3, r2
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f805 	bl	8003392 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800338a:	4618      	mov	r0, r3
 800338c:	3730      	adds	r7, #48	@ 0x30
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b084      	sub	sp, #16
 8003396:	af00      	add	r7, sp, #0
 8003398:	60f8      	str	r0, [r7, #12]
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	607a      	str	r2, [r7, #4]
 800339e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d103      	bne.n	80033ae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	e002      	b.n	80033b4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80033c0:	2101      	movs	r1, #1
 80033c2:	69b8      	ldr	r0, [r7, #24]
 80033c4:	f7ff fefe 	bl	80031c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80033d0:	bf00      	nop
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08e      	sub	sp, #56	@ 0x38
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80033e6:	2300      	movs	r3, #0
 80033e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80033ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10b      	bne.n	800340c <xQueueGenericSend+0x34>
	__asm volatile
 80033f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f8:	f383 8811 	msr	BASEPRI, r3
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003406:	bf00      	nop
 8003408:	bf00      	nop
 800340a:	e7fd      	b.n	8003408 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d103      	bne.n	800341a <xQueueGenericSend+0x42>
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <xQueueGenericSend+0x46>
 800341a:	2301      	movs	r3, #1
 800341c:	e000      	b.n	8003420 <xQueueGenericSend+0x48>
 800341e:	2300      	movs	r3, #0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10b      	bne.n	800343c <xQueueGenericSend+0x64>
	__asm volatile
 8003424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003428:	f383 8811 	msr	BASEPRI, r3
 800342c:	f3bf 8f6f 	isb	sy
 8003430:	f3bf 8f4f 	dsb	sy
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003436:	bf00      	nop
 8003438:	bf00      	nop
 800343a:	e7fd      	b.n	8003438 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d103      	bne.n	800344a <xQueueGenericSend+0x72>
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003446:	2b01      	cmp	r3, #1
 8003448:	d101      	bne.n	800344e <xQueueGenericSend+0x76>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <xQueueGenericSend+0x78>
 800344e:	2300      	movs	r3, #0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10b      	bne.n	800346c <xQueueGenericSend+0x94>
	__asm volatile
 8003454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003458:	f383 8811 	msr	BASEPRI, r3
 800345c:	f3bf 8f6f 	isb	sy
 8003460:	f3bf 8f4f 	dsb	sy
 8003464:	623b      	str	r3, [r7, #32]
}
 8003466:	bf00      	nop
 8003468:	bf00      	nop
 800346a:	e7fd      	b.n	8003468 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800346c:	f001 f9ce 	bl	800480c <xTaskGetSchedulerState>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d102      	bne.n	800347c <xQueueGenericSend+0xa4>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <xQueueGenericSend+0xa8>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <xQueueGenericSend+0xaa>
 8003480:	2300      	movs	r3, #0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10b      	bne.n	800349e <xQueueGenericSend+0xc6>
	__asm volatile
 8003486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800348a:	f383 8811 	msr	BASEPRI, r3
 800348e:	f3bf 8f6f 	isb	sy
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	61fb      	str	r3, [r7, #28]
}
 8003498:	bf00      	nop
 800349a:	bf00      	nop
 800349c:	e7fd      	b.n	800349a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800349e:	f002 f9d3 	bl	8005848 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d302      	bcc.n	80034b4 <xQueueGenericSend+0xdc>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d129      	bne.n	8003508 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	68b9      	ldr	r1, [r7, #8]
 80034b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034ba:	f000 fa0f 	bl	80038dc <prvCopyDataToQueue>
 80034be:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d010      	beq.n	80034ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ca:	3324      	adds	r3, #36	@ 0x24
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 ffdd 	bl	800448c <xTaskRemoveFromEventList>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d013      	beq.n	8003500 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80034d8:	4b3f      	ldr	r3, [pc, #252]	@ (80035d8 <xQueueGenericSend+0x200>)
 80034da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	f3bf 8f4f 	dsb	sy
 80034e4:	f3bf 8f6f 	isb	sy
 80034e8:	e00a      	b.n	8003500 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80034ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80034f0:	4b39      	ldr	r3, [pc, #228]	@ (80035d8 <xQueueGenericSend+0x200>)
 80034f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	f3bf 8f4f 	dsb	sy
 80034fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003500:	f002 f9d4 	bl	80058ac <vPortExitCritical>
				return pdPASS;
 8003504:	2301      	movs	r3, #1
 8003506:	e063      	b.n	80035d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d103      	bne.n	8003516 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800350e:	f002 f9cd 	bl	80058ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003512:	2300      	movs	r3, #0
 8003514:	e05c      	b.n	80035d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003518:	2b00      	cmp	r3, #0
 800351a:	d106      	bne.n	800352a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4618      	mov	r0, r3
 8003522:	f001 f817 	bl	8004554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003526:	2301      	movs	r3, #1
 8003528:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800352a:	f002 f9bf 	bl	80058ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800352e:	f000 fd87 	bl	8004040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003532:	f002 f989 	bl	8005848 <vPortEnterCritical>
 8003536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800353c:	b25b      	sxtb	r3, r3
 800353e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003542:	d103      	bne.n	800354c <xQueueGenericSend+0x174>
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	2200      	movs	r2, #0
 8003548:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800354c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003552:	b25b      	sxtb	r3, r3
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003558:	d103      	bne.n	8003562 <xQueueGenericSend+0x18a>
 800355a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003562:	f002 f9a3 	bl	80058ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003566:	1d3a      	adds	r2, r7, #4
 8003568:	f107 0314 	add.w	r3, r7, #20
 800356c:	4611      	mov	r1, r2
 800356e:	4618      	mov	r0, r3
 8003570:	f001 f806 	bl	8004580 <xTaskCheckForTimeOut>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d124      	bne.n	80035c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800357a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800357c:	f000 faa6 	bl	8003acc <prvIsQueueFull>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d018      	beq.n	80035b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003588:	3310      	adds	r3, #16
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4611      	mov	r1, r2
 800358e:	4618      	mov	r0, r3
 8003590:	f000 ff2a 	bl	80043e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003596:	f000 fa31 	bl	80039fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800359a:	f000 fd5f 	bl	800405c <xTaskResumeAll>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f47f af7c 	bne.w	800349e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80035a6:	4b0c      	ldr	r3, [pc, #48]	@ (80035d8 <xQueueGenericSend+0x200>)
 80035a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	f3bf 8f6f 	isb	sy
 80035b6:	e772      	b.n	800349e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80035b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035ba:	f000 fa1f 	bl	80039fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80035be:	f000 fd4d 	bl	800405c <xTaskResumeAll>
 80035c2:	e76c      	b.n	800349e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80035c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035c6:	f000 fa19 	bl	80039fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80035ca:	f000 fd47 	bl	800405c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80035ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3738      	adds	r7, #56	@ 0x38
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	e000ed04 	.word	0xe000ed04

080035dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b090      	sub	sp, #64	@ 0x40
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
 80035e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80035ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d10b      	bne.n	800360c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80035f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035f8:	f383 8811 	msr	BASEPRI, r3
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f3bf 8f4f 	dsb	sy
 8003604:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003606:	bf00      	nop
 8003608:	bf00      	nop
 800360a:	e7fd      	b.n	8003608 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <xQueueGenericSendFromISR+0x3e>
 8003612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <xQueueGenericSendFromISR+0x42>
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <xQueueGenericSendFromISR+0x44>
 800361e:	2300      	movs	r3, #0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10b      	bne.n	800363c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003636:	bf00      	nop
 8003638:	bf00      	nop
 800363a:	e7fd      	b.n	8003638 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	2b02      	cmp	r3, #2
 8003640:	d103      	bne.n	800364a <xQueueGenericSendFromISR+0x6e>
 8003642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <xQueueGenericSendFromISR+0x72>
 800364a:	2301      	movs	r3, #1
 800364c:	e000      	b.n	8003650 <xQueueGenericSendFromISR+0x74>
 800364e:	2300      	movs	r3, #0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10b      	bne.n	800366c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003658:	f383 8811 	msr	BASEPRI, r3
 800365c:	f3bf 8f6f 	isb	sy
 8003660:	f3bf 8f4f 	dsb	sy
 8003664:	623b      	str	r3, [r7, #32]
}
 8003666:	bf00      	nop
 8003668:	bf00      	nop
 800366a:	e7fd      	b.n	8003668 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800366c:	f002 f9cc 	bl	8005a08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003670:	f3ef 8211 	mrs	r2, BASEPRI
 8003674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003678:	f383 8811 	msr	BASEPRI, r3
 800367c:	f3bf 8f6f 	isb	sy
 8003680:	f3bf 8f4f 	dsb	sy
 8003684:	61fa      	str	r2, [r7, #28]
 8003686:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003688:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800368a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800368c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800368e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	429a      	cmp	r2, r3
 8003696:	d302      	bcc.n	800369e <xQueueGenericSendFromISR+0xc2>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d12f      	bne.n	80036fe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800369e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80036b4:	f000 f912 	bl	80038dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80036b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80036bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036c0:	d112      	bne.n	80036e8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d016      	beq.n	80036f8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036cc:	3324      	adds	r3, #36	@ 0x24
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 fedc 	bl	800448c <xTaskRemoveFromEventList>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00e      	beq.n	80036f8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00b      	beq.n	80036f8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	e007      	b.n	80036f8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80036e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80036ec:	3301      	adds	r3, #1
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	b25a      	sxtb	r2, r3
 80036f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80036f8:	2301      	movs	r3, #1
 80036fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80036fc:	e001      	b.n	8003702 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80036fe:	2300      	movs	r3, #0
 8003700:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003704:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800370c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800370e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003710:	4618      	mov	r0, r3
 8003712:	3740      	adds	r7, #64	@ 0x40
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08c      	sub	sp, #48	@ 0x30
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003724:	2300      	movs	r3, #0
 8003726:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800372c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10b      	bne.n	800374a <xQueueReceive+0x32>
	__asm volatile
 8003732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003736:	f383 8811 	msr	BASEPRI, r3
 800373a:	f3bf 8f6f 	isb	sy
 800373e:	f3bf 8f4f 	dsb	sy
 8003742:	623b      	str	r3, [r7, #32]
}
 8003744:	bf00      	nop
 8003746:	bf00      	nop
 8003748:	e7fd      	b.n	8003746 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d103      	bne.n	8003758 <xQueueReceive+0x40>
 8003750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <xQueueReceive+0x44>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <xQueueReceive+0x46>
 800375c:	2300      	movs	r3, #0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10b      	bne.n	800377a <xQueueReceive+0x62>
	__asm volatile
 8003762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003766:	f383 8811 	msr	BASEPRI, r3
 800376a:	f3bf 8f6f 	isb	sy
 800376e:	f3bf 8f4f 	dsb	sy
 8003772:	61fb      	str	r3, [r7, #28]
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	e7fd      	b.n	8003776 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800377a:	f001 f847 	bl	800480c <xTaskGetSchedulerState>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d102      	bne.n	800378a <xQueueReceive+0x72>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <xQueueReceive+0x76>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <xQueueReceive+0x78>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <xQueueReceive+0x94>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	61bb      	str	r3, [r7, #24]
}
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	e7fd      	b.n	80037a8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037ac:	f002 f84c 	bl	8005848 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d01f      	beq.n	80037fc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037c0:	f000 f8f6 	bl	80039b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c6:	1e5a      	subs	r2, r3, #1
 80037c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00f      	beq.n	80037f4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80037d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d6:	3310      	adds	r3, #16
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fe57 	bl	800448c <xTaskRemoveFromEventList>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80037e4:	4b3c      	ldr	r3, [pc, #240]	@ (80038d8 <xQueueReceive+0x1c0>)
 80037e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80037f4:	f002 f85a 	bl	80058ac <vPortExitCritical>
				return pdPASS;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e069      	b.n	80038d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d103      	bne.n	800380a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003802:	f002 f853 	bl	80058ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003806:	2300      	movs	r3, #0
 8003808:	e062      	b.n	80038d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800380a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003810:	f107 0310 	add.w	r3, r7, #16
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fe9d 	bl	8004554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800381a:	2301      	movs	r3, #1
 800381c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800381e:	f002 f845 	bl	80058ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003822:	f000 fc0d 	bl	8004040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003826:	f002 f80f 	bl	8005848 <vPortEnterCritical>
 800382a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003830:	b25b      	sxtb	r3, r3
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003836:	d103      	bne.n	8003840 <xQueueReceive+0x128>
 8003838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003842:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003846:	b25b      	sxtb	r3, r3
 8003848:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800384c:	d103      	bne.n	8003856 <xQueueReceive+0x13e>
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003856:	f002 f829 	bl	80058ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800385a:	1d3a      	adds	r2, r7, #4
 800385c:	f107 0310 	add.w	r3, r7, #16
 8003860:	4611      	mov	r1, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fe8c 	bl	8004580 <xTaskCheckForTimeOut>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d123      	bne.n	80038b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800386e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003870:	f000 f916 	bl	8003aa0 <prvIsQueueEmpty>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d017      	beq.n	80038aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800387a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800387c:	3324      	adds	r3, #36	@ 0x24
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fdb0 	bl	80043e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003888:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800388a:	f000 f8b7 	bl	80039fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800388e:	f000 fbe5 	bl	800405c <xTaskResumeAll>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d189      	bne.n	80037ac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003898:	4b0f      	ldr	r3, [pc, #60]	@ (80038d8 <xQueueReceive+0x1c0>)
 800389a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	f3bf 8f4f 	dsb	sy
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	e780      	b.n	80037ac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80038aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038ac:	f000 f8a6 	bl	80039fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038b0:	f000 fbd4 	bl	800405c <xTaskResumeAll>
 80038b4:	e77a      	b.n	80037ac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80038b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038b8:	f000 f8a0 	bl	80039fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038bc:	f000 fbce 	bl	800405c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038c2:	f000 f8ed 	bl	8003aa0 <prvIsQueueEmpty>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f43f af6f 	beq.w	80037ac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80038ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3730      	adds	r7, #48	@ 0x30
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	e000ed04 	.word	0xe000ed04

080038dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10d      	bne.n	8003916 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d14d      	bne.n	800399e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 ff9e 	bl	8004848 <xTaskPriorityDisinherit>
 800390c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	e043      	b.n	800399e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d119      	bne.n	8003950 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6858      	ldr	r0, [r3, #4]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	461a      	mov	r2, r3
 8003926:	68b9      	ldr	r1, [r7, #8]
 8003928:	f002 faca 	bl	8005ec0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	441a      	add	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	429a      	cmp	r2, r3
 8003944:	d32b      	bcc.n	800399e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	605a      	str	r2, [r3, #4]
 800394e:	e026      	b.n	800399e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	68d8      	ldr	r0, [r3, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	461a      	mov	r2, r3
 800395a:	68b9      	ldr	r1, [r7, #8]
 800395c:	f002 fab0 	bl	8005ec0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	68da      	ldr	r2, [r3, #12]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	425b      	negs	r3, r3
 800396a:	441a      	add	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d207      	bcs.n	800398c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003984:	425b      	negs	r3, r3
 8003986:	441a      	add	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b02      	cmp	r3, #2
 8003990:	d105      	bne.n	800399e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d002      	beq.n	800399e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	3b01      	subs	r3, #1
 800399c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80039a6:	697b      	ldr	r3, [r7, #20]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3718      	adds	r7, #24
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d018      	beq.n	80039f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	441a      	add	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68da      	ldr	r2, [r3, #12]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d303      	bcc.n	80039e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68d9      	ldr	r1, [r3, #12]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ec:	461a      	mov	r2, r3
 80039ee:	6838      	ldr	r0, [r7, #0]
 80039f0:	f002 fa66 	bl	8005ec0 <memcpy>
	}
}
 80039f4:	bf00      	nop
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a04:	f001 ff20 	bl	8005848 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a10:	e011      	b.n	8003a36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d012      	beq.n	8003a40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3324      	adds	r3, #36	@ 0x24
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 fd34 	bl	800448c <xTaskRemoveFromEventList>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a2a:	f000 fe0d 	bl	8004648 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	dce9      	bgt.n	8003a12 <prvUnlockQueue+0x16>
 8003a3e:	e000      	b.n	8003a42 <prvUnlockQueue+0x46>
					break;
 8003a40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	22ff      	movs	r2, #255	@ 0xff
 8003a46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003a4a:	f001 ff2f 	bl	80058ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a4e:	f001 fefb 	bl	8005848 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a5a:	e011      	b.n	8003a80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d012      	beq.n	8003a8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3310      	adds	r3, #16
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f000 fd0f 	bl	800448c <xTaskRemoveFromEventList>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003a74:	f000 fde8 	bl	8004648 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003a78:	7bbb      	ldrb	r3, [r7, #14]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	dce9      	bgt.n	8003a5c <prvUnlockQueue+0x60>
 8003a88:	e000      	b.n	8003a8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003a8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	22ff      	movs	r2, #255	@ 0xff
 8003a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003a94:	f001 ff0a 	bl	80058ac <vPortExitCritical>
}
 8003a98:	bf00      	nop
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003aa8:	f001 fece 	bl	8005848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d102      	bne.n	8003aba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e001      	b.n	8003abe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003abe:	f001 fef5 	bl	80058ac <vPortExitCritical>

	return xReturn;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ad4:	f001 feb8 	bl	8005848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d102      	bne.n	8003aea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	e001      	b.n	8003aee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003aee:	f001 fedd 	bl	80058ac <vPortExitCritical>

	return xReturn;
 8003af2:	68fb      	ldr	r3, [r7, #12]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b06:	2300      	movs	r3, #0
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	e014      	b.n	8003b36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8003b4c <vQueueAddToRegistry+0x50>)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10b      	bne.n	8003b30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b18:	490c      	ldr	r1, [pc, #48]	@ (8003b4c <vQueueAddToRegistry+0x50>)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b22:	4a0a      	ldr	r2, [pc, #40]	@ (8003b4c <vQueueAddToRegistry+0x50>)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	4413      	add	r3, r2
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003b2e:	e006      	b.n	8003b3e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3301      	adds	r3, #1
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b07      	cmp	r3, #7
 8003b3a:	d9e7      	bls.n	8003b0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	200007a0 	.word	0x200007a0

08003b50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b60:	f001 fe72 	bl	8005848 <vPortEnterCritical>
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b6a:	b25b      	sxtb	r3, r3
 8003b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b70:	d103      	bne.n	8003b7a <vQueueWaitForMessageRestricted+0x2a>
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b80:	b25b      	sxtb	r3, r3
 8003b82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b86:	d103      	bne.n	8003b90 <vQueueWaitForMessageRestricted+0x40>
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b90:	f001 fe8c 	bl	80058ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d106      	bne.n	8003baa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	3324      	adds	r3, #36	@ 0x24
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	68b9      	ldr	r1, [r7, #8]
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fc45 	bl	8004434 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003baa:	6978      	ldr	r0, [r7, #20]
 8003bac:	f7ff ff26 	bl	80039fc <prvUnlockQueue>
	}
 8003bb0:	bf00      	nop
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b08e      	sub	sp, #56	@ 0x38
 8003bbc:	af04      	add	r7, sp, #16
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
 8003bc4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10b      	bne.n	8003be4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd0:	f383 8811 	msr	BASEPRI, r3
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	623b      	str	r3, [r7, #32]
}
 8003bde:	bf00      	nop
 8003be0:	bf00      	nop
 8003be2:	e7fd      	b.n	8003be0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10b      	bne.n	8003c02 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bee:	f383 8811 	msr	BASEPRI, r3
 8003bf2:	f3bf 8f6f 	isb	sy
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	61fb      	str	r3, [r7, #28]
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	e7fd      	b.n	8003bfe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c02:	235c      	movs	r3, #92	@ 0x5c
 8003c04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b5c      	cmp	r3, #92	@ 0x5c
 8003c0a:	d00b      	beq.n	8003c24 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c10:	f383 8811 	msr	BASEPRI, r3
 8003c14:	f3bf 8f6f 	isb	sy
 8003c18:	f3bf 8f4f 	dsb	sy
 8003c1c:	61bb      	str	r3, [r7, #24]
}
 8003c1e:	bf00      	nop
 8003c20:	bf00      	nop
 8003c22:	e7fd      	b.n	8003c20 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c24:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d01e      	beq.n	8003c6a <xTaskCreateStatic+0xb2>
 8003c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d01b      	beq.n	8003c6a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c34:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c3a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3e:	2202      	movs	r2, #2
 8003c40:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c44:	2300      	movs	r3, #0
 8003c46:	9303      	str	r3, [sp, #12]
 8003c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4a:	9302      	str	r3, [sp, #8]
 8003c4c:	f107 0314 	add.w	r3, r7, #20
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	68b9      	ldr	r1, [r7, #8]
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 f850 	bl	8003d02 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c64:	f000 f8de 	bl	8003e24 <prvAddNewTaskToReadyList>
 8003c68:	e001      	b.n	8003c6e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c6e:	697b      	ldr	r3, [r7, #20]
	}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3728      	adds	r7, #40	@ 0x28
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08c      	sub	sp, #48	@ 0x30
 8003c7c:	af04      	add	r7, sp, #16
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	4613      	mov	r3, r2
 8003c86:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f001 fefd 	bl	8005a8c <pvPortMalloc>
 8003c92:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00e      	beq.n	8003cb8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c9a:	205c      	movs	r0, #92	@ 0x5c
 8003c9c:	f001 fef6 	bl	8005a8c <pvPortMalloc>
 8003ca0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cae:	e005      	b.n	8003cbc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003cb0:	6978      	ldr	r0, [r7, #20]
 8003cb2:	f001 ffb9 	bl	8005c28 <vPortFree>
 8003cb6:	e001      	b.n	8003cbc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d017      	beq.n	8003cf2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	2300      	movs	r3, #0
 8003cce:	9303      	str	r3, [sp, #12]
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	9302      	str	r3, [sp, #8]
 8003cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f80e 	bl	8003d02 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ce6:	69f8      	ldr	r0, [r7, #28]
 8003ce8:	f000 f89c 	bl	8003e24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003cec:	2301      	movs	r3, #1
 8003cee:	61bb      	str	r3, [r7, #24]
 8003cf0:	e002      	b.n	8003cf8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003cf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003cf6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003cf8:	69bb      	ldr	r3, [r7, #24]
	}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3720      	adds	r7, #32
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b088      	sub	sp, #32
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	60f8      	str	r0, [r7, #12]
 8003d0a:	60b9      	str	r1, [r7, #8]
 8003d0c:	607a      	str	r2, [r7, #4]
 8003d0e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d12:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	461a      	mov	r2, r3
 8003d1a:	21a5      	movs	r1, #165	@ 0xa5
 8003d1c:	f002 f8a4 	bl	8005e68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4413      	add	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	f023 0307 	bic.w	r3, r3, #7
 8003d38:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00b      	beq.n	8003d5c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d48:	f383 8811 	msr	BASEPRI, r3
 8003d4c:	f3bf 8f6f 	isb	sy
 8003d50:	f3bf 8f4f 	dsb	sy
 8003d54:	617b      	str	r3, [r7, #20]
}
 8003d56:	bf00      	nop
 8003d58:	bf00      	nop
 8003d5a:	e7fd      	b.n	8003d58 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d01f      	beq.n	8003da2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d62:	2300      	movs	r3, #0
 8003d64:	61fb      	str	r3, [r7, #28]
 8003d66:	e012      	b.n	8003d8e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	7819      	ldrb	r1, [r3, #0]
 8003d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	4413      	add	r3, r2
 8003d76:	3334      	adds	r3, #52	@ 0x34
 8003d78:	460a      	mov	r2, r1
 8003d7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	4413      	add	r3, r2
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d006      	beq.n	8003d96 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	2b0f      	cmp	r3, #15
 8003d92:	d9e9      	bls.n	8003d68 <prvInitialiseNewTask+0x66>
 8003d94:	e000      	b.n	8003d98 <prvInitialiseNewTask+0x96>
			{
				break;
 8003d96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003da0:	e003      	b.n	8003daa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dac:	2b37      	cmp	r3, #55	@ 0x37
 8003dae:	d901      	bls.n	8003db4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003db0:	2337      	movs	r3, #55	@ 0x37
 8003db2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003db8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dbe:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	3304      	adds	r3, #4
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff f966 	bl	800309c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd2:	3318      	adds	r3, #24
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff f961 	bl	800309c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dde:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df2:	2200      	movs	r2, #0
 8003df4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	68f9      	ldr	r1, [r7, #12]
 8003e02:	69b8      	ldr	r0, [r7, #24]
 8003e04:	f001 fbf2 	bl	80055ec <pxPortInitialiseStack>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e1a:	bf00      	nop
 8003e1c:	3720      	adds	r7, #32
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e2c:	f001 fd0c 	bl	8005848 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e30:	4b2d      	ldr	r3, [pc, #180]	@ (8003ee8 <prvAddNewTaskToReadyList+0xc4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	3301      	adds	r3, #1
 8003e36:	4a2c      	ldr	r2, [pc, #176]	@ (8003ee8 <prvAddNewTaskToReadyList+0xc4>)
 8003e38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8003eec <prvAddNewTaskToReadyList+0xc8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d109      	bne.n	8003e56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e42:	4a2a      	ldr	r2, [pc, #168]	@ (8003eec <prvAddNewTaskToReadyList+0xc8>)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e48:	4b27      	ldr	r3, [pc, #156]	@ (8003ee8 <prvAddNewTaskToReadyList+0xc4>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d110      	bne.n	8003e72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e50:	f000 fc1e 	bl	8004690 <prvInitialiseTaskLists>
 8003e54:	e00d      	b.n	8003e72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e56:	4b26      	ldr	r3, [pc, #152]	@ (8003ef0 <prvAddNewTaskToReadyList+0xcc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d109      	bne.n	8003e72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e5e:	4b23      	ldr	r3, [pc, #140]	@ (8003eec <prvAddNewTaskToReadyList+0xc8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d802      	bhi.n	8003e72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003eec <prvAddNewTaskToReadyList+0xc8>)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e72:	4b20      	ldr	r3, [pc, #128]	@ (8003ef4 <prvAddNewTaskToReadyList+0xd0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3301      	adds	r3, #1
 8003e78:	4a1e      	ldr	r2, [pc, #120]	@ (8003ef4 <prvAddNewTaskToReadyList+0xd0>)
 8003e7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef4 <prvAddNewTaskToReadyList+0xd0>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e88:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef8 <prvAddNewTaskToReadyList+0xd4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d903      	bls.n	8003e98 <prvAddNewTaskToReadyList+0x74>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	4a18      	ldr	r2, [pc, #96]	@ (8003ef8 <prvAddNewTaskToReadyList+0xd4>)
 8003e96:	6013      	str	r3, [r2, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4a15      	ldr	r2, [pc, #84]	@ (8003efc <prvAddNewTaskToReadyList+0xd8>)
 8003ea6:	441a      	add	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4619      	mov	r1, r3
 8003eae:	4610      	mov	r0, r2
 8003eb0:	f7ff f901 	bl	80030b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003eb4:	f001 fcfa 	bl	80058ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <prvAddNewTaskToReadyList+0xcc>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00e      	beq.n	8003ede <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8003eec <prvAddNewTaskToReadyList+0xc8>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d207      	bcs.n	8003ede <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003ece:	4b0c      	ldr	r3, [pc, #48]	@ (8003f00 <prvAddNewTaskToReadyList+0xdc>)
 8003ed0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	f3bf 8f4f 	dsb	sy
 8003eda:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ede:	bf00      	nop
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000cb4 	.word	0x20000cb4
 8003eec:	200007e0 	.word	0x200007e0
 8003ef0:	20000cc0 	.word	0x20000cc0
 8003ef4:	20000cd0 	.word	0x20000cd0
 8003ef8:	20000cbc 	.word	0x20000cbc
 8003efc:	200007e4 	.word	0x200007e4
 8003f00:	e000ed04 	.word	0xe000ed04

08003f04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d018      	beq.n	8003f48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f16:	4b14      	ldr	r3, [pc, #80]	@ (8003f68 <vTaskDelay+0x64>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00b      	beq.n	8003f36 <vTaskDelay+0x32>
	__asm volatile
 8003f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f22:	f383 8811 	msr	BASEPRI, r3
 8003f26:	f3bf 8f6f 	isb	sy
 8003f2a:	f3bf 8f4f 	dsb	sy
 8003f2e:	60bb      	str	r3, [r7, #8]
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	e7fd      	b.n	8003f32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003f36:	f000 f883 	bl	8004040 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fee7 	bl	8004d10 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f42:	f000 f88b 	bl	800405c <xTaskResumeAll>
 8003f46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d107      	bne.n	8003f5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003f4e:	4b07      	ldr	r3, [pc, #28]	@ (8003f6c <vTaskDelay+0x68>)
 8003f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f5e:	bf00      	nop
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000cdc 	.word	0x20000cdc
 8003f6c:	e000ed04 	.word	0xe000ed04

08003f70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b08a      	sub	sp, #40	@ 0x28
 8003f74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f7e:	463a      	mov	r2, r7
 8003f80:	1d39      	adds	r1, r7, #4
 8003f82:	f107 0308 	add.w	r3, r7, #8
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff f834 	bl	8002ff4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f8c:	6839      	ldr	r1, [r7, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	9202      	str	r2, [sp, #8]
 8003f94:	9301      	str	r3, [sp, #4]
 8003f96:	2300      	movs	r3, #0
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	460a      	mov	r2, r1
 8003f9e:	4922      	ldr	r1, [pc, #136]	@ (8004028 <vTaskStartScheduler+0xb8>)
 8003fa0:	4822      	ldr	r0, [pc, #136]	@ (800402c <vTaskStartScheduler+0xbc>)
 8003fa2:	f7ff fe09 	bl	8003bb8 <xTaskCreateStatic>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	4a21      	ldr	r2, [pc, #132]	@ (8004030 <vTaskStartScheduler+0xc0>)
 8003faa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003fac:	4b20      	ldr	r3, [pc, #128]	@ (8004030 <vTaskStartScheduler+0xc0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	e001      	b.n	8003fbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d102      	bne.n	8003fca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003fc4:	f000 fef8 	bl	8004db8 <xTimerCreateTimerTask>
 8003fc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d116      	bne.n	8003ffe <vTaskStartScheduler+0x8e>
	__asm volatile
 8003fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd4:	f383 8811 	msr	BASEPRI, r3
 8003fd8:	f3bf 8f6f 	isb	sy
 8003fdc:	f3bf 8f4f 	dsb	sy
 8003fe0:	613b      	str	r3, [r7, #16]
}
 8003fe2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <vTaskStartScheduler+0xc4>)
 8003fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fec:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <vTaskStartScheduler+0xc8>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ff2:	4b12      	ldr	r3, [pc, #72]	@ (800403c <vTaskStartScheduler+0xcc>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ff8:	f001 fb82 	bl	8005700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ffc:	e00f      	b.n	800401e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004004:	d10b      	bne.n	800401e <vTaskStartScheduler+0xae>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	60fb      	str	r3, [r7, #12]
}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	e7fd      	b.n	800401a <vTaskStartScheduler+0xaa>
}
 800401e:	bf00      	nop
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	08005f00 	.word	0x08005f00
 800402c:	08004661 	.word	0x08004661
 8004030:	20000cd8 	.word	0x20000cd8
 8004034:	20000cd4 	.word	0x20000cd4
 8004038:	20000cc0 	.word	0x20000cc0
 800403c:	20000cb8 	.word	0x20000cb8

08004040 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <vTaskSuspendAll+0x18>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3301      	adds	r3, #1
 800404a:	4a03      	ldr	r2, [pc, #12]	@ (8004058 <vTaskSuspendAll+0x18>)
 800404c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800404e:	bf00      	nop
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	20000cdc 	.word	0x20000cdc

0800405c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004066:	2300      	movs	r3, #0
 8004068:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800406a:	4b42      	ldr	r3, [pc, #264]	@ (8004174 <xTaskResumeAll+0x118>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10b      	bne.n	800408a <xTaskResumeAll+0x2e>
	__asm volatile
 8004072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	603b      	str	r3, [r7, #0]
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	e7fd      	b.n	8004086 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800408a:	f001 fbdd 	bl	8005848 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800408e:	4b39      	ldr	r3, [pc, #228]	@ (8004174 <xTaskResumeAll+0x118>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3b01      	subs	r3, #1
 8004094:	4a37      	ldr	r2, [pc, #220]	@ (8004174 <xTaskResumeAll+0x118>)
 8004096:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004098:	4b36      	ldr	r3, [pc, #216]	@ (8004174 <xTaskResumeAll+0x118>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d162      	bne.n	8004166 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80040a0:	4b35      	ldr	r3, [pc, #212]	@ (8004178 <xTaskResumeAll+0x11c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d05e      	beq.n	8004166 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040a8:	e02f      	b.n	800410a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040aa:	4b34      	ldr	r3, [pc, #208]	@ (800417c <xTaskResumeAll+0x120>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3318      	adds	r3, #24
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff f85a 	bl	8003170 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	3304      	adds	r3, #4
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff f855 	bl	8003170 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004180 <xTaskResumeAll+0x124>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d903      	bls.n	80040da <xTaskResumeAll+0x7e>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d6:	4a2a      	ldr	r2, [pc, #168]	@ (8004180 <xTaskResumeAll+0x124>)
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4a27      	ldr	r2, [pc, #156]	@ (8004184 <xTaskResumeAll+0x128>)
 80040e8:	441a      	add	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	3304      	adds	r3, #4
 80040ee:	4619      	mov	r1, r3
 80040f0:	4610      	mov	r0, r2
 80040f2:	f7fe ffe0 	bl	80030b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040fa:	4b23      	ldr	r3, [pc, #140]	@ (8004188 <xTaskResumeAll+0x12c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	429a      	cmp	r2, r3
 8004102:	d302      	bcc.n	800410a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004104:	4b21      	ldr	r3, [pc, #132]	@ (800418c <xTaskResumeAll+0x130>)
 8004106:	2201      	movs	r2, #1
 8004108:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800410a:	4b1c      	ldr	r3, [pc, #112]	@ (800417c <xTaskResumeAll+0x120>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1cb      	bne.n	80040aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004118:	f000 fb58 	bl	80047cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800411c:	4b1c      	ldr	r3, [pc, #112]	@ (8004190 <xTaskResumeAll+0x134>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d010      	beq.n	800414a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004128:	f000 f846 	bl	80041b8 <xTaskIncrementTick>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004132:	4b16      	ldr	r3, [pc, #88]	@ (800418c <xTaskResumeAll+0x130>)
 8004134:	2201      	movs	r2, #1
 8004136:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3b01      	subs	r3, #1
 800413c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1f1      	bne.n	8004128 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004144:	4b12      	ldr	r3, [pc, #72]	@ (8004190 <xTaskResumeAll+0x134>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800414a:	4b10      	ldr	r3, [pc, #64]	@ (800418c <xTaskResumeAll+0x130>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004152:	2301      	movs	r3, #1
 8004154:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004156:	4b0f      	ldr	r3, [pc, #60]	@ (8004194 <xTaskResumeAll+0x138>)
 8004158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004166:	f001 fba1 	bl	80058ac <vPortExitCritical>

	return xAlreadyYielded;
 800416a:	68bb      	ldr	r3, [r7, #8]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20000cdc 	.word	0x20000cdc
 8004178:	20000cb4 	.word	0x20000cb4
 800417c:	20000c74 	.word	0x20000c74
 8004180:	20000cbc 	.word	0x20000cbc
 8004184:	200007e4 	.word	0x200007e4
 8004188:	200007e0 	.word	0x200007e0
 800418c:	20000cc8 	.word	0x20000cc8
 8004190:	20000cc4 	.word	0x20000cc4
 8004194:	e000ed04 	.word	0xe000ed04

08004198 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800419e:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <xTaskGetTickCount+0x1c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80041a4:	687b      	ldr	r3, [r7, #4]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	20000cb8 	.word	0x20000cb8

080041b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041c2:	4b4f      	ldr	r3, [pc, #316]	@ (8004300 <xTaskIncrementTick+0x148>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f040 8090 	bne.w	80042ec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041cc:	4b4d      	ldr	r3, [pc, #308]	@ (8004304 <xTaskIncrementTick+0x14c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3301      	adds	r3, #1
 80041d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041d4:	4a4b      	ldr	r2, [pc, #300]	@ (8004304 <xTaskIncrementTick+0x14c>)
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d121      	bne.n	8004224 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80041e0:	4b49      	ldr	r3, [pc, #292]	@ (8004308 <xTaskIncrementTick+0x150>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <xTaskIncrementTick+0x4a>
	__asm volatile
 80041ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ee:	f383 8811 	msr	BASEPRI, r3
 80041f2:	f3bf 8f6f 	isb	sy
 80041f6:	f3bf 8f4f 	dsb	sy
 80041fa:	603b      	str	r3, [r7, #0]
}
 80041fc:	bf00      	nop
 80041fe:	bf00      	nop
 8004200:	e7fd      	b.n	80041fe <xTaskIncrementTick+0x46>
 8004202:	4b41      	ldr	r3, [pc, #260]	@ (8004308 <xTaskIncrementTick+0x150>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	4b40      	ldr	r3, [pc, #256]	@ (800430c <xTaskIncrementTick+0x154>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a3e      	ldr	r2, [pc, #248]	@ (8004308 <xTaskIncrementTick+0x150>)
 800420e:	6013      	str	r3, [r2, #0]
 8004210:	4a3e      	ldr	r2, [pc, #248]	@ (800430c <xTaskIncrementTick+0x154>)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	4b3e      	ldr	r3, [pc, #248]	@ (8004310 <xTaskIncrementTick+0x158>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3301      	adds	r3, #1
 800421c:	4a3c      	ldr	r2, [pc, #240]	@ (8004310 <xTaskIncrementTick+0x158>)
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	f000 fad4 	bl	80047cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004224:	4b3b      	ldr	r3, [pc, #236]	@ (8004314 <xTaskIncrementTick+0x15c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	429a      	cmp	r2, r3
 800422c:	d349      	bcc.n	80042c2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800422e:	4b36      	ldr	r3, [pc, #216]	@ (8004308 <xTaskIncrementTick+0x150>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d104      	bne.n	8004242 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004238:	4b36      	ldr	r3, [pc, #216]	@ (8004314 <xTaskIncrementTick+0x15c>)
 800423a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800423e:	601a      	str	r2, [r3, #0]
					break;
 8004240:	e03f      	b.n	80042c2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004242:	4b31      	ldr	r3, [pc, #196]	@ (8004308 <xTaskIncrementTick+0x150>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	429a      	cmp	r2, r3
 8004258:	d203      	bcs.n	8004262 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800425a:	4a2e      	ldr	r2, [pc, #184]	@ (8004314 <xTaskIncrementTick+0x15c>)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004260:	e02f      	b.n	80042c2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	3304      	adds	r3, #4
 8004266:	4618      	mov	r0, r3
 8004268:	f7fe ff82 	bl	8003170 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004270:	2b00      	cmp	r3, #0
 8004272:	d004      	beq.n	800427e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	3318      	adds	r3, #24
 8004278:	4618      	mov	r0, r3
 800427a:	f7fe ff79 	bl	8003170 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004282:	4b25      	ldr	r3, [pc, #148]	@ (8004318 <xTaskIncrementTick+0x160>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d903      	bls.n	8004292 <xTaskIncrementTick+0xda>
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428e:	4a22      	ldr	r2, [pc, #136]	@ (8004318 <xTaskIncrementTick+0x160>)
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4a1f      	ldr	r2, [pc, #124]	@ (800431c <xTaskIncrementTick+0x164>)
 80042a0:	441a      	add	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	3304      	adds	r3, #4
 80042a6:	4619      	mov	r1, r3
 80042a8:	4610      	mov	r0, r2
 80042aa:	f7fe ff04 	bl	80030b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004320 <xTaskIncrementTick+0x168>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d3b8      	bcc.n	800422e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80042bc:	2301      	movs	r3, #1
 80042be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042c0:	e7b5      	b.n	800422e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80042c2:	4b17      	ldr	r3, [pc, #92]	@ (8004320 <xTaskIncrementTick+0x168>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042c8:	4914      	ldr	r1, [pc, #80]	@ (800431c <xTaskIncrementTick+0x164>)
 80042ca:	4613      	mov	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4413      	add	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	440b      	add	r3, r1
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d901      	bls.n	80042de <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80042da:	2301      	movs	r3, #1
 80042dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80042de:	4b11      	ldr	r3, [pc, #68]	@ (8004324 <xTaskIncrementTick+0x16c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d007      	beq.n	80042f6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80042e6:	2301      	movs	r3, #1
 80042e8:	617b      	str	r3, [r7, #20]
 80042ea:	e004      	b.n	80042f6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80042ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004328 <xTaskIncrementTick+0x170>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004328 <xTaskIncrementTick+0x170>)
 80042f4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80042f6:	697b      	ldr	r3, [r7, #20]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	20000cdc 	.word	0x20000cdc
 8004304:	20000cb8 	.word	0x20000cb8
 8004308:	20000c6c 	.word	0x20000c6c
 800430c:	20000c70 	.word	0x20000c70
 8004310:	20000ccc 	.word	0x20000ccc
 8004314:	20000cd4 	.word	0x20000cd4
 8004318:	20000cbc 	.word	0x20000cbc
 800431c:	200007e4 	.word	0x200007e4
 8004320:	200007e0 	.word	0x200007e0
 8004324:	20000cc8 	.word	0x20000cc8
 8004328:	20000cc4 	.word	0x20000cc4

0800432c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004332:	4b28      	ldr	r3, [pc, #160]	@ (80043d4 <vTaskSwitchContext+0xa8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800433a:	4b27      	ldr	r3, [pc, #156]	@ (80043d8 <vTaskSwitchContext+0xac>)
 800433c:	2201      	movs	r2, #1
 800433e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004340:	e042      	b.n	80043c8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004342:	4b25      	ldr	r3, [pc, #148]	@ (80043d8 <vTaskSwitchContext+0xac>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004348:	4b24      	ldr	r3, [pc, #144]	@ (80043dc <vTaskSwitchContext+0xb0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	e011      	b.n	8004374 <vTaskSwitchContext+0x48>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10b      	bne.n	800436e <vTaskSwitchContext+0x42>
	__asm volatile
 8004356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435a:	f383 8811 	msr	BASEPRI, r3
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	f3bf 8f4f 	dsb	sy
 8004366:	607b      	str	r3, [r7, #4]
}
 8004368:	bf00      	nop
 800436a:	bf00      	nop
 800436c:	e7fd      	b.n	800436a <vTaskSwitchContext+0x3e>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3b01      	subs	r3, #1
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	491a      	ldr	r1, [pc, #104]	@ (80043e0 <vTaskSwitchContext+0xb4>)
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0e3      	beq.n	8004350 <vTaskSwitchContext+0x24>
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4613      	mov	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4a13      	ldr	r2, [pc, #76]	@ (80043e0 <vTaskSwitchContext+0xb4>)
 8004394:	4413      	add	r3, r2
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	605a      	str	r2, [r3, #4]
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	3308      	adds	r3, #8
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d104      	bne.n	80043b8 <vTaskSwitchContext+0x8c>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	605a      	str	r2, [r3, #4]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	4a09      	ldr	r2, [pc, #36]	@ (80043e4 <vTaskSwitchContext+0xb8>)
 80043c0:	6013      	str	r3, [r2, #0]
 80043c2:	4a06      	ldr	r2, [pc, #24]	@ (80043dc <vTaskSwitchContext+0xb0>)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6013      	str	r3, [r2, #0]
}
 80043c8:	bf00      	nop
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	20000cdc 	.word	0x20000cdc
 80043d8:	20000cc8 	.word	0x20000cc8
 80043dc:	20000cbc 	.word	0x20000cbc
 80043e0:	200007e4 	.word	0x200007e4
 80043e4:	200007e0 	.word	0x200007e0

080043e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10b      	bne.n	8004410 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043fc:	f383 8811 	msr	BASEPRI, r3
 8004400:	f3bf 8f6f 	isb	sy
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	60fb      	str	r3, [r7, #12]
}
 800440a:	bf00      	nop
 800440c:	bf00      	nop
 800440e:	e7fd      	b.n	800440c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004410:	4b07      	ldr	r3, [pc, #28]	@ (8004430 <vTaskPlaceOnEventList+0x48>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3318      	adds	r3, #24
 8004416:	4619      	mov	r1, r3
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f7fe fe70 	bl	80030fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800441e:	2101      	movs	r1, #1
 8004420:	6838      	ldr	r0, [r7, #0]
 8004422:	f000 fc75 	bl	8004d10 <prvAddCurrentTaskToDelayedList>
}
 8004426:	bf00      	nop
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	200007e0 	.word	0x200007e0

08004434 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444a:	f383 8811 	msr	BASEPRI, r3
 800444e:	f3bf 8f6f 	isb	sy
 8004452:	f3bf 8f4f 	dsb	sy
 8004456:	617b      	str	r3, [r7, #20]
}
 8004458:	bf00      	nop
 800445a:	bf00      	nop
 800445c:	e7fd      	b.n	800445a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800445e:	4b0a      	ldr	r3, [pc, #40]	@ (8004488 <vTaskPlaceOnEventListRestricted+0x54>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3318      	adds	r3, #24
 8004464:	4619      	mov	r1, r3
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f7fe fe25 	bl	80030b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004472:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004476:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	68b8      	ldr	r0, [r7, #8]
 800447c:	f000 fc48 	bl	8004d10 <prvAddCurrentTaskToDelayedList>
	}
 8004480:	bf00      	nop
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	200007e0 	.word	0x200007e0

0800448c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10b      	bne.n	80044ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	60fb      	str	r3, [r7, #12]
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	e7fd      	b.n	80044b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	3318      	adds	r3, #24
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fe fe56 	bl	8003170 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044c4:	4b1d      	ldr	r3, [pc, #116]	@ (800453c <xTaskRemoveFromEventList+0xb0>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d11d      	bne.n	8004508 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	3304      	adds	r3, #4
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7fe fe4d 	bl	8003170 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044da:	4b19      	ldr	r3, [pc, #100]	@ (8004540 <xTaskRemoveFromEventList+0xb4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d903      	bls.n	80044ea <xTaskRemoveFromEventList+0x5e>
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e6:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <xTaskRemoveFromEventList+0xb4>)
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4a13      	ldr	r2, [pc, #76]	@ (8004544 <xTaskRemoveFromEventList+0xb8>)
 80044f8:	441a      	add	r2, r3
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	3304      	adds	r3, #4
 80044fe:	4619      	mov	r1, r3
 8004500:	4610      	mov	r0, r2
 8004502:	f7fe fdd8 	bl	80030b6 <vListInsertEnd>
 8004506:	e005      	b.n	8004514 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	3318      	adds	r3, #24
 800450c:	4619      	mov	r1, r3
 800450e:	480e      	ldr	r0, [pc, #56]	@ (8004548 <xTaskRemoveFromEventList+0xbc>)
 8004510:	f7fe fdd1 	bl	80030b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004518:	4b0c      	ldr	r3, [pc, #48]	@ (800454c <xTaskRemoveFromEventList+0xc0>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451e:	429a      	cmp	r2, r3
 8004520:	d905      	bls.n	800452e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004522:	2301      	movs	r3, #1
 8004524:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004526:	4b0a      	ldr	r3, [pc, #40]	@ (8004550 <xTaskRemoveFromEventList+0xc4>)
 8004528:	2201      	movs	r2, #1
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	e001      	b.n	8004532 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004532:	697b      	ldr	r3, [r7, #20]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3718      	adds	r7, #24
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	20000cdc 	.word	0x20000cdc
 8004540:	20000cbc 	.word	0x20000cbc
 8004544:	200007e4 	.word	0x200007e4
 8004548:	20000c74 	.word	0x20000c74
 800454c:	200007e0 	.word	0x200007e0
 8004550:	20000cc8 	.word	0x20000cc8

08004554 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800455c:	4b06      	ldr	r3, [pc, #24]	@ (8004578 <vTaskInternalSetTimeOutState+0x24>)
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004564:	4b05      	ldr	r3, [pc, #20]	@ (800457c <vTaskInternalSetTimeOutState+0x28>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	605a      	str	r2, [r3, #4]
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	20000ccc 	.word	0x20000ccc
 800457c:	20000cb8 	.word	0x20000cb8

08004580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	613b      	str	r3, [r7, #16]
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10b      	bne.n	80045c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	60fb      	str	r3, [r7, #12]
}
 80045c0:	bf00      	nop
 80045c2:	bf00      	nop
 80045c4:	e7fd      	b.n	80045c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80045c6:	f001 f93f 	bl	8005848 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004640 <xTaskCheckForTimeOut+0xc0>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045e2:	d102      	bne.n	80045ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61fb      	str	r3, [r7, #28]
 80045e8:	e023      	b.n	8004632 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <xTaskCheckForTimeOut+0xc4>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d007      	beq.n	8004606 <xTaskCheckForTimeOut+0x86>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d302      	bcc.n	8004606 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004600:	2301      	movs	r3, #1
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	e015      	b.n	8004632 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	429a      	cmp	r2, r3
 800460e:	d20b      	bcs.n	8004628 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	1ad2      	subs	r2, r2, r3
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7ff ff99 	bl	8004554 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004622:	2300      	movs	r3, #0
 8004624:	61fb      	str	r3, [r7, #28]
 8004626:	e004      	b.n	8004632 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	2200      	movs	r2, #0
 800462c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800462e:	2301      	movs	r3, #1
 8004630:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004632:	f001 f93b 	bl	80058ac <vPortExitCritical>

	return xReturn;
 8004636:	69fb      	ldr	r3, [r7, #28]
}
 8004638:	4618      	mov	r0, r3
 800463a:	3720      	adds	r7, #32
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}
 8004640:	20000cb8 	.word	0x20000cb8
 8004644:	20000ccc 	.word	0x20000ccc

08004648 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800464c:	4b03      	ldr	r3, [pc, #12]	@ (800465c <vTaskMissedYield+0x14>)
 800464e:	2201      	movs	r2, #1
 8004650:	601a      	str	r2, [r3, #0]
}
 8004652:	bf00      	nop
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	20000cc8 	.word	0x20000cc8

08004660 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004668:	f000 f852 	bl	8004710 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <prvIdleTask+0x28>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d9f9      	bls.n	8004668 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004674:	4b05      	ldr	r3, [pc, #20]	@ (800468c <prvIdleTask+0x2c>)
 8004676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004684:	e7f0      	b.n	8004668 <prvIdleTask+0x8>
 8004686:	bf00      	nop
 8004688:	200007e4 	.word	0x200007e4
 800468c:	e000ed04 	.word	0xe000ed04

08004690 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004696:	2300      	movs	r3, #0
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	e00c      	b.n	80046b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4a12      	ldr	r2, [pc, #72]	@ (80046f0 <prvInitialiseTaskLists+0x60>)
 80046a8:	4413      	add	r3, r2
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7fe fcd6 	bl	800305c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3301      	adds	r3, #1
 80046b4:	607b      	str	r3, [r7, #4]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b37      	cmp	r3, #55	@ 0x37
 80046ba:	d9ef      	bls.n	800469c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046bc:	480d      	ldr	r0, [pc, #52]	@ (80046f4 <prvInitialiseTaskLists+0x64>)
 80046be:	f7fe fccd 	bl	800305c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046c2:	480d      	ldr	r0, [pc, #52]	@ (80046f8 <prvInitialiseTaskLists+0x68>)
 80046c4:	f7fe fcca 	bl	800305c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046c8:	480c      	ldr	r0, [pc, #48]	@ (80046fc <prvInitialiseTaskLists+0x6c>)
 80046ca:	f7fe fcc7 	bl	800305c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046ce:	480c      	ldr	r0, [pc, #48]	@ (8004700 <prvInitialiseTaskLists+0x70>)
 80046d0:	f7fe fcc4 	bl	800305c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046d4:	480b      	ldr	r0, [pc, #44]	@ (8004704 <prvInitialiseTaskLists+0x74>)
 80046d6:	f7fe fcc1 	bl	800305c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046da:	4b0b      	ldr	r3, [pc, #44]	@ (8004708 <prvInitialiseTaskLists+0x78>)
 80046dc:	4a05      	ldr	r2, [pc, #20]	@ (80046f4 <prvInitialiseTaskLists+0x64>)
 80046de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046e0:	4b0a      	ldr	r3, [pc, #40]	@ (800470c <prvInitialiseTaskLists+0x7c>)
 80046e2:	4a05      	ldr	r2, [pc, #20]	@ (80046f8 <prvInitialiseTaskLists+0x68>)
 80046e4:	601a      	str	r2, [r3, #0]
}
 80046e6:	bf00      	nop
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	200007e4 	.word	0x200007e4
 80046f4:	20000c44 	.word	0x20000c44
 80046f8:	20000c58 	.word	0x20000c58
 80046fc:	20000c74 	.word	0x20000c74
 8004700:	20000c88 	.word	0x20000c88
 8004704:	20000ca0 	.word	0x20000ca0
 8004708:	20000c6c 	.word	0x20000c6c
 800470c:	20000c70 	.word	0x20000c70

08004710 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004716:	e019      	b.n	800474c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004718:	f001 f896 	bl	8005848 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800471c:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <prvCheckTasksWaitingTermination+0x50>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3304      	adds	r3, #4
 8004728:	4618      	mov	r0, r3
 800472a:	f7fe fd21 	bl	8003170 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800472e:	4b0d      	ldr	r3, [pc, #52]	@ (8004764 <prvCheckTasksWaitingTermination+0x54>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3b01      	subs	r3, #1
 8004734:	4a0b      	ldr	r2, [pc, #44]	@ (8004764 <prvCheckTasksWaitingTermination+0x54>)
 8004736:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004738:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <prvCheckTasksWaitingTermination+0x58>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	3b01      	subs	r3, #1
 800473e:	4a0a      	ldr	r2, [pc, #40]	@ (8004768 <prvCheckTasksWaitingTermination+0x58>)
 8004740:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004742:	f001 f8b3 	bl	80058ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 f810 	bl	800476c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800474c:	4b06      	ldr	r3, [pc, #24]	@ (8004768 <prvCheckTasksWaitingTermination+0x58>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e1      	bne.n	8004718 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	20000c88 	.word	0x20000c88
 8004764:	20000cb4 	.word	0x20000cb4
 8004768:	20000c9c 	.word	0x20000c9c

0800476c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800477a:	2b00      	cmp	r3, #0
 800477c:	d108      	bne.n	8004790 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	4618      	mov	r0, r3
 8004784:	f001 fa50 	bl	8005c28 <vPortFree>
				vPortFree( pxTCB );
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f001 fa4d 	bl	8005c28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800478e:	e019      	b.n	80047c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004796:	2b01      	cmp	r3, #1
 8004798:	d103      	bne.n	80047a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f001 fa44 	bl	8005c28 <vPortFree>
	}
 80047a0:	e010      	b.n	80047c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d00b      	beq.n	80047c4 <prvDeleteTCB+0x58>
	__asm volatile
 80047ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b0:	f383 8811 	msr	BASEPRI, r3
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	60fb      	str	r3, [r7, #12]
}
 80047be:	bf00      	nop
 80047c0:	bf00      	nop
 80047c2:	e7fd      	b.n	80047c0 <prvDeleteTCB+0x54>
	}
 80047c4:	bf00      	nop
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004804 <prvResetNextTaskUnblockTime+0x38>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d104      	bne.n	80047e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004808 <prvResetNextTaskUnblockTime+0x3c>)
 80047de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047e4:	e008      	b.n	80047f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047e6:	4b07      	ldr	r3, [pc, #28]	@ (8004804 <prvResetNextTaskUnblockTime+0x38>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4a04      	ldr	r2, [pc, #16]	@ (8004808 <prvResetNextTaskUnblockTime+0x3c>)
 80047f6:	6013      	str	r3, [r2, #0]
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	20000c6c 	.word	0x20000c6c
 8004808:	20000cd4 	.word	0x20000cd4

0800480c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004812:	4b0b      	ldr	r3, [pc, #44]	@ (8004840 <xTaskGetSchedulerState+0x34>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d102      	bne.n	8004820 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800481a:	2301      	movs	r3, #1
 800481c:	607b      	str	r3, [r7, #4]
 800481e:	e008      	b.n	8004832 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004820:	4b08      	ldr	r3, [pc, #32]	@ (8004844 <xTaskGetSchedulerState+0x38>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004828:	2302      	movs	r3, #2
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	e001      	b.n	8004832 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800482e:	2300      	movs	r3, #0
 8004830:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004832:	687b      	ldr	r3, [r7, #4]
	}
 8004834:	4618      	mov	r0, r3
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr
 8004840:	20000cc0 	.word	0x20000cc0
 8004844:	20000cdc 	.word	0x20000cdc

08004848 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004854:	2300      	movs	r3, #0
 8004856:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d058      	beq.n	8004910 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800485e:	4b2f      	ldr	r3, [pc, #188]	@ (800491c <xTaskPriorityDisinherit+0xd4>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	429a      	cmp	r2, r3
 8004866:	d00b      	beq.n	8004880 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	60fb      	str	r3, [r7, #12]
}
 800487a:	bf00      	nop
 800487c:	bf00      	nop
 800487e:	e7fd      	b.n	800487c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10b      	bne.n	80048a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	60bb      	str	r3, [r7, #8]
}
 800489a:	bf00      	nop
 800489c:	bf00      	nop
 800489e:	e7fd      	b.n	800489c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a4:	1e5a      	subs	r2, r3, #1
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d02c      	beq.n	8004910 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d128      	bne.n	8004910 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	3304      	adds	r3, #4
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fe fc54 	bl	8003170 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004920 <xTaskPriorityDisinherit+0xd8>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d903      	bls.n	80048f0 <xTaskPriorityDisinherit+0xa8>
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004920 <xTaskPriorityDisinherit+0xd8>)
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048f4:	4613      	mov	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4a09      	ldr	r2, [pc, #36]	@ (8004924 <xTaskPriorityDisinherit+0xdc>)
 80048fe:	441a      	add	r2, r3
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	3304      	adds	r3, #4
 8004904:	4619      	mov	r1, r3
 8004906:	4610      	mov	r0, r2
 8004908:	f7fe fbd5 	bl	80030b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800490c:	2301      	movs	r3, #1
 800490e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004910:	697b      	ldr	r3, [r7, #20]
	}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	200007e0 	.word	0x200007e0
 8004920:	20000cbc 	.word	0x20000cbc
 8004924:	200007e4 	.word	0x200007e4

08004928 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
 8004934:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8004936:	f000 ff87 	bl	8005848 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800493a:	4b26      	ldr	r3, [pc, #152]	@ (80049d4 <xTaskNotifyWait+0xac>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d01a      	beq.n	800497e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8004948:	4b22      	ldr	r3, [pc, #136]	@ (80049d4 <xTaskNotifyWait+0xac>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	43d2      	mvns	r2, r2
 8004952:	400a      	ands	r2, r1
 8004954:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8004956:	4b1f      	ldr	r3, [pc, #124]	@ (80049d4 <xTaskNotifyWait+0xac>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00b      	beq.n	800497e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004966:	2101      	movs	r1, #1
 8004968:	6838      	ldr	r0, [r7, #0]
 800496a:	f000 f9d1 	bl	8004d10 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800496e:	4b1a      	ldr	r3, [pc, #104]	@ (80049d8 <xTaskNotifyWait+0xb0>)
 8004970:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800497e:	f000 ff95 	bl	80058ac <vPortExitCritical>

		taskENTER_CRITICAL();
 8004982:	f000 ff61 	bl	8005848 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d004      	beq.n	8004996 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800498c:	4b11      	ldr	r3, [pc, #68]	@ (80049d4 <xTaskNotifyWait+0xac>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8004996:	4b0f      	ldr	r3, [pc, #60]	@ (80049d4 <xTaskNotifyWait+0xac>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d002      	beq.n	80049aa <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e008      	b.n	80049bc <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80049aa:	4b0a      	ldr	r3, [pc, #40]	@ (80049d4 <xTaskNotifyWait+0xac>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	43d2      	mvns	r2, r2
 80049b4:	400a      	ands	r2, r1
 80049b6:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 80049b8:	2301      	movs	r3, #1
 80049ba:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049bc:	4b05      	ldr	r3, [pc, #20]	@ (80049d4 <xTaskNotifyWait+0xac>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80049c6:	f000 ff71 	bl	80058ac <vPortExitCritical>

		return xReturn;
 80049ca:	697b      	ldr	r3, [r7, #20]
	}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	200007e0 	.word	0x200007e0
 80049d8:	e000ed04 	.word	0xe000ed04

080049dc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b08a      	sub	sp, #40	@ 0x28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	603b      	str	r3, [r7, #0]
 80049e8:	4613      	mov	r3, r2
 80049ea:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80049ec:	2301      	movs	r3, #1
 80049ee:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10b      	bne.n	8004a0e <xTaskGenericNotify+0x32>
	__asm volatile
 80049f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fa:	f383 8811 	msr	BASEPRI, r3
 80049fe:	f3bf 8f6f 	isb	sy
 8004a02:	f3bf 8f4f 	dsb	sy
 8004a06:	61bb      	str	r3, [r7, #24]
}
 8004a08:	bf00      	nop
 8004a0a:	bf00      	nop
 8004a0c:	e7fd      	b.n	8004a0a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8004a12:	f000 ff19 	bl	8005848 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004a1c:	6a3b      	ldr	r3, [r7, #32]
 8004a1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004a2a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8004a34:	79fb      	ldrb	r3, [r7, #7]
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d827      	bhi.n	8004a8a <xTaskGenericNotify+0xae>
 8004a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a40 <xTaskGenericNotify+0x64>)
 8004a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a40:	08004aad 	.word	0x08004aad
 8004a44:	08004a55 	.word	0x08004a55
 8004a48:	08004a63 	.word	0x08004a63
 8004a4c:	08004a6f 	.word	0x08004a6f
 8004a50:	08004a77 	.word	0x08004a77
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004a54:	6a3b      	ldr	r3, [r7, #32]
 8004a56:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004a60:	e027      	b.n	8004ab2 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004a62:	6a3b      	ldr	r3, [r7, #32]
 8004a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004a6c:	e021      	b.n	8004ab2 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004a74:	e01d      	b.n	8004ab2 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004a76:	7ffb      	ldrb	r3, [r7, #31]
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d003      	beq.n	8004a84 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004a7c:	6a3b      	ldr	r3, [r7, #32]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004a82:	e016      	b.n	8004ab2 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8004a88:	e013      	b.n	8004ab2 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a92:	d00d      	beq.n	8004ab0 <xTaskGenericNotify+0xd4>
	__asm volatile
 8004a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a98:	f383 8811 	msr	BASEPRI, r3
 8004a9c:	f3bf 8f6f 	isb	sy
 8004aa0:	f3bf 8f4f 	dsb	sy
 8004aa4:	617b      	str	r3, [r7, #20]
}
 8004aa6:	bf00      	nop
 8004aa8:	bf00      	nop
 8004aaa:	e7fd      	b.n	8004aa8 <xTaskGenericNotify+0xcc>
					break;
 8004aac:	bf00      	nop
 8004aae:	e000      	b.n	8004ab2 <xTaskGenericNotify+0xd6>

					break;
 8004ab0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004ab2:	7ffb      	ldrb	r3, [r7, #31]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d13b      	bne.n	8004b30 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	3304      	adds	r3, #4
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fe fb57 	bl	8003170 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b40 <xTaskGenericNotify+0x164>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d903      	bls.n	8004ad6 <xTaskGenericNotify+0xfa>
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	4a1b      	ldr	r2, [pc, #108]	@ (8004b40 <xTaskGenericNotify+0x164>)
 8004ad4:	6013      	str	r3, [r2, #0]
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ada:	4613      	mov	r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4a18      	ldr	r2, [pc, #96]	@ (8004b44 <xTaskGenericNotify+0x168>)
 8004ae4:	441a      	add	r2, r3
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	3304      	adds	r3, #4
 8004aea:	4619      	mov	r1, r3
 8004aec:	4610      	mov	r0, r2
 8004aee:	f7fe fae2 	bl	80030b6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <xTaskGenericNotify+0x136>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	613b      	str	r3, [r7, #16]
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b16:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <xTaskGenericNotify+0x16c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d907      	bls.n	8004b30 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8004b20:	4b0a      	ldr	r3, [pc, #40]	@ (8004b4c <xTaskGenericNotify+0x170>)
 8004b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004b30:	f000 febc 	bl	80058ac <vPortExitCritical>

		return xReturn;
 8004b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3728      	adds	r7, #40	@ 0x28
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000cbc 	.word	0x20000cbc
 8004b44:	200007e4 	.word	0x200007e4
 8004b48:	200007e0 	.word	0x200007e0
 8004b4c:	e000ed04 	.word	0xe000ed04

08004b50 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08e      	sub	sp, #56	@ 0x38
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8004b60:	2301      	movs	r3, #1
 8004b62:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10b      	bne.n	8004b82 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8004b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b6e:	f383 8811 	msr	BASEPRI, r3
 8004b72:	f3bf 8f6f 	isb	sy
 8004b76:	f3bf 8f4f 	dsb	sy
 8004b7a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b7c:	bf00      	nop
 8004b7e:	bf00      	nop
 8004b80:	e7fd      	b.n	8004b7e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b82:	f000 ff41 	bl	8005a08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8004b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8004b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b92:	f383 8811 	msr	BASEPRI, r3
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	f3bf 8f4f 	dsb	sy
 8004b9e:	623a      	str	r2, [r7, #32]
 8004ba0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8004ba2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d829      	bhi.n	8004c20 <xTaskGenericNotifyFromISR+0xd0>
 8004bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd4 <xTaskGenericNotifyFromISR+0x84>)
 8004bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd2:	bf00      	nop
 8004bd4:	08004c43 	.word	0x08004c43
 8004bd8:	08004be9 	.word	0x08004be9
 8004bdc:	08004bf7 	.word	0x08004bf7
 8004be0:	08004c03 	.word	0x08004c03
 8004be4:	08004c0b 	.word	0x08004c0b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004bf4:	e028      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfe:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004c00:	e022      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8004c08:	e01e      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004c0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d003      	beq.n	8004c1a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004c18:	e016      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8004c1e:	e013      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c28:	d00d      	beq.n	8004c46 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8004c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	61bb      	str	r3, [r7, #24]
}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	e7fd      	b.n	8004c3e <xTaskGenericNotifyFromISR+0xee>
					break;
 8004c42:	bf00      	nop
 8004c44:	e000      	b.n	8004c48 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8004c46:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004c48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d147      	bne.n	8004ce0 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00b      	beq.n	8004c70 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8004c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	617b      	str	r3, [r7, #20]
}
 8004c6a:	bf00      	nop
 8004c6c:	bf00      	nop
 8004c6e:	e7fd      	b.n	8004c6c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c70:	4b21      	ldr	r3, [pc, #132]	@ (8004cf8 <xTaskGenericNotifyFromISR+0x1a8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d11d      	bne.n	8004cb4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7fe fa77 	bl	8003170 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c86:	4b1d      	ldr	r3, [pc, #116]	@ (8004cfc <xTaskGenericNotifyFromISR+0x1ac>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d903      	bls.n	8004c96 <xTaskGenericNotifyFromISR+0x146>
 8004c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c92:	4a1a      	ldr	r2, [pc, #104]	@ (8004cfc <xTaskGenericNotifyFromISR+0x1ac>)
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	4a17      	ldr	r2, [pc, #92]	@ (8004d00 <xTaskGenericNotifyFromISR+0x1b0>)
 8004ca4:	441a      	add	r2, r3
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca8:	3304      	adds	r3, #4
 8004caa:	4619      	mov	r1, r3
 8004cac:	4610      	mov	r0, r2
 8004cae:	f7fe fa02 	bl	80030b6 <vListInsertEnd>
 8004cb2:	e005      	b.n	8004cc0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb6:	3318      	adds	r3, #24
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4812      	ldr	r0, [pc, #72]	@ (8004d04 <xTaskGenericNotifyFromISR+0x1b4>)
 8004cbc:	f7fe f9fb 	bl	80030b6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc4:	4b10      	ldr	r3, [pc, #64]	@ (8004d08 <xTaskGenericNotifyFromISR+0x1b8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d908      	bls.n	8004ce0 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8004cda:	4b0c      	ldr	r3, [pc, #48]	@ (8004d0c <xTaskGenericNotifyFromISR+0x1bc>)
 8004cdc:	2201      	movs	r2, #1
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce2:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	f383 8811 	msr	BASEPRI, r3
}
 8004cea:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8004cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3738      	adds	r7, #56	@ 0x38
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000cdc 	.word	0x20000cdc
 8004cfc:	20000cbc 	.word	0x20000cbc
 8004d00:	200007e4 	.word	0x200007e4
 8004d04:	20000c74 	.word	0x20000c74
 8004d08:	200007e0 	.word	0x200007e0
 8004d0c:	20000cc8 	.word	0x20000cc8

08004d10 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d1a:	4b21      	ldr	r3, [pc, #132]	@ (8004da0 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d20:	4b20      	ldr	r3, [pc, #128]	@ (8004da4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3304      	adds	r3, #4
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fa22 	bl	8003170 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d32:	d10a      	bne.n	8004d4a <prvAddCurrentTaskToDelayedList+0x3a>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004da4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3304      	adds	r3, #4
 8004d40:	4619      	mov	r1, r3
 8004d42:	4819      	ldr	r0, [pc, #100]	@ (8004da8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004d44:	f7fe f9b7 	bl	80030b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d48:	e026      	b.n	8004d98 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4413      	add	r3, r2
 8004d50:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d52:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d209      	bcs.n	8004d76 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d62:	4b12      	ldr	r3, [pc, #72]	@ (8004dac <prvAddCurrentTaskToDelayedList+0x9c>)
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	4b0f      	ldr	r3, [pc, #60]	@ (8004da4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4610      	mov	r0, r2
 8004d70:	f7fe f9c5 	bl	80030fe <vListInsert>
}
 8004d74:	e010      	b.n	8004d98 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d76:	4b0e      	ldr	r3, [pc, #56]	@ (8004db0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004da4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	3304      	adds	r3, #4
 8004d80:	4619      	mov	r1, r3
 8004d82:	4610      	mov	r0, r2
 8004d84:	f7fe f9bb 	bl	80030fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d88:	4b0a      	ldr	r3, [pc, #40]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d202      	bcs.n	8004d98 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004d92:	4a08      	ldr	r2, [pc, #32]	@ (8004db4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	6013      	str	r3, [r2, #0]
}
 8004d98:	bf00      	nop
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	20000cb8 	.word	0x20000cb8
 8004da4:	200007e0 	.word	0x200007e0
 8004da8:	20000ca0 	.word	0x20000ca0
 8004dac:	20000c70 	.word	0x20000c70
 8004db0:	20000c6c 	.word	0x20000c6c
 8004db4:	20000cd4 	.word	0x20000cd4

08004db8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08a      	sub	sp, #40	@ 0x28
 8004dbc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004dc2:	f000 fbb1 	bl	8005528 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e3c <xTimerCreateTimerTask+0x84>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d021      	beq.n	8004e12 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004dd6:	1d3a      	adds	r2, r7, #4
 8004dd8:	f107 0108 	add.w	r1, r7, #8
 8004ddc:	f107 030c 	add.w	r3, r7, #12
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7fe f921 	bl	8003028 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004de6:	6879      	ldr	r1, [r7, #4]
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	9202      	str	r2, [sp, #8]
 8004dee:	9301      	str	r3, [sp, #4]
 8004df0:	2302      	movs	r3, #2
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	2300      	movs	r3, #0
 8004df6:	460a      	mov	r2, r1
 8004df8:	4911      	ldr	r1, [pc, #68]	@ (8004e40 <xTimerCreateTimerTask+0x88>)
 8004dfa:	4812      	ldr	r0, [pc, #72]	@ (8004e44 <xTimerCreateTimerTask+0x8c>)
 8004dfc:	f7fe fedc 	bl	8003bb8 <xTaskCreateStatic>
 8004e00:	4603      	mov	r3, r0
 8004e02:	4a11      	ldr	r2, [pc, #68]	@ (8004e48 <xTimerCreateTimerTask+0x90>)
 8004e04:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e06:	4b10      	ldr	r3, [pc, #64]	@ (8004e48 <xTimerCreateTimerTask+0x90>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e1c:	f383 8811 	msr	BASEPRI, r3
 8004e20:	f3bf 8f6f 	isb	sy
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	613b      	str	r3, [r7, #16]
}
 8004e2a:	bf00      	nop
 8004e2c:	bf00      	nop
 8004e2e:	e7fd      	b.n	8004e2c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004e30:	697b      	ldr	r3, [r7, #20]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000d10 	.word	0x20000d10
 8004e40:	08005f08 	.word	0x08005f08
 8004e44:	080050c1 	.word	0x080050c1
 8004e48:	20000d14 	.word	0x20000d14

08004e4c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8004e5a:	202c      	movs	r0, #44	@ 0x2c
 8004e5c:	f000 fe16 	bl	8005a8c <pvPortMalloc>
 8004e60:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00d      	beq.n	8004e84 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	9301      	str	r3, [sp, #4]
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 f845 	bl	8004f0e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004e84:	697b      	ldr	r3, [r7, #20]
	}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b08a      	sub	sp, #40	@ 0x28
 8004e92:	af02      	add	r7, sp, #8
 8004e94:	60f8      	str	r0, [r7, #12]
 8004e96:	60b9      	str	r1, [r7, #8]
 8004e98:	607a      	str	r2, [r7, #4]
 8004e9a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8004e9c:	232c      	movs	r3, #44	@ 0x2c
 8004e9e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	2b2c      	cmp	r3, #44	@ 0x2c
 8004ea4:	d00b      	beq.n	8004ebe <xTimerCreateStatic+0x30>
	__asm volatile
 8004ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	61bb      	str	r3, [r7, #24]
}
 8004eb8:	bf00      	nop
 8004eba:	bf00      	nop
 8004ebc:	e7fd      	b.n	8004eba <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004ebe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8004ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10b      	bne.n	8004ede <xTimerCreateStatic+0x50>
	__asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	617b      	str	r3, [r7, #20]
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	e7fd      	b.n	8004eda <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8004ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00d      	beq.n	8004f04 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	9301      	str	r3, [sp, #4]
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f805 	bl	8004f0e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004f04:	69fb      	ldr	r3, [r7, #28]
	}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3720      	adds	r7, #32
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b086      	sub	sp, #24
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	607a      	str	r2, [r7, #4]
 8004f1a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10b      	bne.n	8004f3a <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	617b      	str	r3, [r7, #20]
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop
 8004f38:	e7fd      	b.n	8004f36 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d01e      	beq.n	8004f7e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8004f40:	f000 faf2 	bl	8005528 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	6a3a      	ldr	r2, [r7, #32]
 8004f5a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	3304      	adds	r3, #4
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7fe f89b 	bl	800309c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d008      	beq.n	8004f7e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f72:	f043 0304 	orr.w	r3, r3, #4
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8004f7e:	bf00      	nop
 8004f80:	3718      	adds	r7, #24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	@ 0x28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004f96:	2300      	movs	r3, #0
 8004f98:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10b      	bne.n	8004fb8 <xTimerGenericCommand+0x30>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	623b      	str	r3, [r7, #32]
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004fb8:	4b19      	ldr	r3, [pc, #100]	@ (8005020 <xTimerGenericCommand+0x98>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d02a      	beq.n	8005016 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	2b05      	cmp	r3, #5
 8004fd0:	dc18      	bgt.n	8005004 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004fd2:	f7ff fc1b 	bl	800480c <xTaskGetSchedulerState>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d109      	bne.n	8004ff0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004fdc:	4b10      	ldr	r3, [pc, #64]	@ (8005020 <xTimerGenericCommand+0x98>)
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	f107 0110 	add.w	r1, r7, #16
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fe8:	f7fe f9f6 	bl	80033d8 <xQueueGenericSend>
 8004fec:	6278      	str	r0, [r7, #36]	@ 0x24
 8004fee:	e012      	b.n	8005016 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8005020 <xTimerGenericCommand+0x98>)
 8004ff2:	6818      	ldr	r0, [r3, #0]
 8004ff4:	f107 0110 	add.w	r1, r7, #16
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f7fe f9ec 	bl	80033d8 <xQueueGenericSend>
 8005000:	6278      	str	r0, [r7, #36]	@ 0x24
 8005002:	e008      	b.n	8005016 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005004:	4b06      	ldr	r3, [pc, #24]	@ (8005020 <xTimerGenericCommand+0x98>)
 8005006:	6818      	ldr	r0, [r3, #0]
 8005008:	f107 0110 	add.w	r1, r7, #16
 800500c:	2300      	movs	r3, #0
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	f7fe fae4 	bl	80035dc <xQueueGenericSendFromISR>
 8005014:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005018:	4618      	mov	r0, r3
 800501a:	3728      	adds	r7, #40	@ 0x28
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20000d10 	.word	0x20000d10

08005024 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800502e:	4b23      	ldr	r3, [pc, #140]	@ (80050bc <prvProcessExpiredTimer+0x98>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	3304      	adds	r3, #4
 800503c:	4618      	mov	r0, r3
 800503e:	f7fe f897 	bl	8003170 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b00      	cmp	r3, #0
 800504e:	d023      	beq.n	8005098 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	699a      	ldr	r2, [r3, #24]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	18d1      	adds	r1, r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	6978      	ldr	r0, [r7, #20]
 800505e:	f000 f8d5 	bl	800520c <prvInsertTimerInActiveList>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d020      	beq.n	80050aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005068:	2300      	movs	r3, #0
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	2300      	movs	r3, #0
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	2100      	movs	r1, #0
 8005072:	6978      	ldr	r0, [r7, #20]
 8005074:	f7ff ff88 	bl	8004f88 <xTimerGenericCommand>
 8005078:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d114      	bne.n	80050aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	60fb      	str	r3, [r7, #12]
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800509e:	f023 0301 	bic.w	r3, r3, #1
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	6978      	ldr	r0, [r7, #20]
 80050b0:	4798      	blx	r3
}
 80050b2:	bf00      	nop
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000d08 	.word	0x20000d08

080050c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80050c8:	f107 0308 	add.w	r3, r7, #8
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 f859 	bl	8005184 <prvGetNextExpireTime>
 80050d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	4619      	mov	r1, r3
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f805 	bl	80050e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80050de:	f000 f8d7 	bl	8005290 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80050e2:	bf00      	nop
 80050e4:	e7f0      	b.n	80050c8 <prvTimerTask+0x8>
	...

080050e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80050f2:	f7fe ffa5 	bl	8004040 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80050f6:	f107 0308 	add.w	r3, r7, #8
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 f866 	bl	80051cc <prvSampleTimeNow>
 8005100:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d130      	bne.n	800516a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10a      	bne.n	8005124 <prvProcessTimerOrBlockTask+0x3c>
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	429a      	cmp	r2, r3
 8005114:	d806      	bhi.n	8005124 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005116:	f7fe ffa1 	bl	800405c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800511a:	68f9      	ldr	r1, [r7, #12]
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7ff ff81 	bl	8005024 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005122:	e024      	b.n	800516e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d008      	beq.n	800513c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800512a:	4b13      	ldr	r3, [pc, #76]	@ (8005178 <prvProcessTimerOrBlockTask+0x90>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <prvProcessTimerOrBlockTask+0x50>
 8005134:	2301      	movs	r3, #1
 8005136:	e000      	b.n	800513a <prvProcessTimerOrBlockTask+0x52>
 8005138:	2300      	movs	r3, #0
 800513a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800513c:	4b0f      	ldr	r3, [pc, #60]	@ (800517c <prvProcessTimerOrBlockTask+0x94>)
 800513e:	6818      	ldr	r0, [r3, #0]
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	4619      	mov	r1, r3
 800514a:	f7fe fd01 	bl	8003b50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800514e:	f7fe ff85 	bl	800405c <xTaskResumeAll>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10a      	bne.n	800516e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005158:	4b09      	ldr	r3, [pc, #36]	@ (8005180 <prvProcessTimerOrBlockTask+0x98>)
 800515a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	f3bf 8f6f 	isb	sy
}
 8005168:	e001      	b.n	800516e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800516a:	f7fe ff77 	bl	800405c <xTaskResumeAll>
}
 800516e:	bf00      	nop
 8005170:	3710      	adds	r7, #16
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	20000d0c 	.word	0x20000d0c
 800517c:	20000d10 	.word	0x20000d10
 8005180:	e000ed04 	.word	0xe000ed04

08005184 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800518c:	4b0e      	ldr	r3, [pc, #56]	@ (80051c8 <prvGetNextExpireTime+0x44>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <prvGetNextExpireTime+0x16>
 8005196:	2201      	movs	r2, #1
 8005198:	e000      	b.n	800519c <prvGetNextExpireTime+0x18>
 800519a:	2200      	movs	r2, #0
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051a8:	4b07      	ldr	r3, [pc, #28]	@ (80051c8 <prvGetNextExpireTime+0x44>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	60fb      	str	r3, [r7, #12]
 80051b2:	e001      	b.n	80051b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80051b8:	68fb      	ldr	r3, [r7, #12]
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	20000d08 	.word	0x20000d08

080051cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80051d4:	f7fe ffe0 	bl	8004198 <xTaskGetTickCount>
 80051d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80051da:	4b0b      	ldr	r3, [pc, #44]	@ (8005208 <prvSampleTimeNow+0x3c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d205      	bcs.n	80051f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80051e4:	f000 f93a 	bl	800545c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e002      	b.n	80051f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80051f6:	4a04      	ldr	r2, [pc, #16]	@ (8005208 <prvSampleTimeNow+0x3c>)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80051fc:	68fb      	ldr	r3, [r7, #12]
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20000d18 	.word	0x20000d18

0800520c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800521a:	2300      	movs	r3, #0
 800521c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	429a      	cmp	r2, r3
 8005230:	d812      	bhi.n	8005258 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	1ad2      	subs	r2, r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	429a      	cmp	r2, r3
 800523e:	d302      	bcc.n	8005246 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005240:	2301      	movs	r3, #1
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	e01b      	b.n	800527e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005246:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <prvInsertTimerInActiveList+0x7c>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	3304      	adds	r3, #4
 800524e:	4619      	mov	r1, r3
 8005250:	4610      	mov	r0, r2
 8005252:	f7fd ff54 	bl	80030fe <vListInsert>
 8005256:	e012      	b.n	800527e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	429a      	cmp	r2, r3
 800525e:	d206      	bcs.n	800526e <prvInsertTimerInActiveList+0x62>
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	429a      	cmp	r2, r3
 8005266:	d302      	bcc.n	800526e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005268:	2301      	movs	r3, #1
 800526a:	617b      	str	r3, [r7, #20]
 800526c:	e007      	b.n	800527e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800526e:	4b07      	ldr	r3, [pc, #28]	@ (800528c <prvInsertTimerInActiveList+0x80>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	3304      	adds	r3, #4
 8005276:	4619      	mov	r1, r3
 8005278:	4610      	mov	r0, r2
 800527a:	f7fd ff40 	bl	80030fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800527e:	697b      	ldr	r3, [r7, #20]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20000d0c 	.word	0x20000d0c
 800528c:	20000d08 	.word	0x20000d08

08005290 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08e      	sub	sp, #56	@ 0x38
 8005294:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005296:	e0ce      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	da19      	bge.n	80052d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800529e:	1d3b      	adds	r3, r7, #4
 80052a0:	3304      	adds	r3, #4
 80052a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10b      	bne.n	80052c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	61fb      	str	r3, [r7, #28]
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	e7fd      	b.n	80052be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80052c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052c8:	6850      	ldr	r0, [r2, #4]
 80052ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052cc:	6892      	ldr	r2, [r2, #8]
 80052ce:	4611      	mov	r1, r2
 80052d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f2c0 80ae 	blt.w	8005436 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80052de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d004      	beq.n	80052f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e8:	3304      	adds	r3, #4
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fd ff40 	bl	8003170 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80052f0:	463b      	mov	r3, r7
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7ff ff6a 	bl	80051cc <prvSampleTimeNow>
 80052f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b09      	cmp	r3, #9
 80052fe:	f200 8097 	bhi.w	8005430 <prvProcessReceivedCommands+0x1a0>
 8005302:	a201      	add	r2, pc, #4	@ (adr r2, 8005308 <prvProcessReceivedCommands+0x78>)
 8005304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005308:	08005331 	.word	0x08005331
 800530c:	08005331 	.word	0x08005331
 8005310:	08005331 	.word	0x08005331
 8005314:	080053a7 	.word	0x080053a7
 8005318:	080053bb 	.word	0x080053bb
 800531c:	08005407 	.word	0x08005407
 8005320:	08005331 	.word	0x08005331
 8005324:	08005331 	.word	0x08005331
 8005328:	080053a7 	.word	0x080053a7
 800532c:	080053bb 	.word	0x080053bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005332:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005336:	f043 0301 	orr.w	r3, r3, #1
 800533a:	b2da      	uxtb	r2, r3
 800533c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800533e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	18d1      	adds	r1, r2, r3
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800534e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005350:	f7ff ff5c 	bl	800520c <prvInsertTimerInActiveList>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d06c      	beq.n	8005434 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800535a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005360:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005364:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	2b00      	cmp	r3, #0
 800536e:	d061      	beq.n	8005434 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	441a      	add	r2, r3
 8005378:	2300      	movs	r3, #0
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	2300      	movs	r3, #0
 800537e:	2100      	movs	r1, #0
 8005380:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005382:	f7ff fe01 	bl	8004f88 <xTimerGenericCommand>
 8005386:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005388:	6a3b      	ldr	r3, [r7, #32]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d152      	bne.n	8005434 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	61bb      	str	r3, [r7, #24]
}
 80053a0:	bf00      	nop
 80053a2:	bf00      	nop
 80053a4:	e7fd      	b.n	80053a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053ac:	f023 0301 	bic.w	r3, r3, #1
 80053b0:	b2da      	uxtb	r2, r3
 80053b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80053b8:	e03d      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80053ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053c0:	f043 0301 	orr.w	r3, r3, #1
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80053d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10b      	bne.n	80053f2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	617b      	str	r3, [r7, #20]
}
 80053ec:	bf00      	nop
 80053ee:	bf00      	nop
 80053f0:	e7fd      	b.n	80053ee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80053f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f4:	699a      	ldr	r2, [r3, #24]
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	18d1      	adds	r1, r2, r3
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005400:	f7ff ff04 	bl	800520c <prvInsertTimerInActiveList>
					break;
 8005404:	e017      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005408:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d103      	bne.n	800541c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005414:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005416:	f000 fc07 	bl	8005c28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800541a:	e00c      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005422:	f023 0301 	bic.w	r3, r3, #1
 8005426:	b2da      	uxtb	r2, r3
 8005428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800542e:	e002      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005430:	bf00      	nop
 8005432:	e000      	b.n	8005436 <prvProcessReceivedCommands+0x1a6>
					break;
 8005434:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005436:	4b08      	ldr	r3, [pc, #32]	@ (8005458 <prvProcessReceivedCommands+0x1c8>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	1d39      	adds	r1, r7, #4
 800543c:	2200      	movs	r2, #0
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe f96a 	bl	8003718 <xQueueReceive>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	f47f af26 	bne.w	8005298 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	3730      	adds	r7, #48	@ 0x30
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20000d10 	.word	0x20000d10

0800545c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b088      	sub	sp, #32
 8005460:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005462:	e049      	b.n	80054f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005464:	4b2e      	ldr	r3, [pc, #184]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800546e:	4b2c      	ldr	r3, [pc, #176]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3304      	adds	r3, #4
 800547c:	4618      	mov	r0, r3
 800547e:	f7fd fe77 	bl	8003170 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b00      	cmp	r3, #0
 8005496:	d02f      	beq.n	80054f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	4413      	add	r3, r2
 80054a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d90e      	bls.n	80054c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	3304      	adds	r3, #4
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f7fd fe1c 	bl	80030fe <vListInsert>
 80054c6:	e017      	b.n	80054f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80054c8:	2300      	movs	r3, #0
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	2300      	movs	r3, #0
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	2100      	movs	r1, #0
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f7ff fd58 	bl	8004f88 <xTimerGenericCommand>
 80054d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10b      	bne.n	80054f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	603b      	str	r3, [r7, #0]
}
 80054f2:	bf00      	nop
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1b0      	bne.n	8005464 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005502:	4b07      	ldr	r3, [pc, #28]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005508:	4b06      	ldr	r3, [pc, #24]	@ (8005524 <prvSwitchTimerLists+0xc8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a04      	ldr	r2, [pc, #16]	@ (8005520 <prvSwitchTimerLists+0xc4>)
 800550e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005510:	4a04      	ldr	r2, [pc, #16]	@ (8005524 <prvSwitchTimerLists+0xc8>)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	6013      	str	r3, [r2, #0]
}
 8005516:	bf00      	nop
 8005518:	3718      	adds	r7, #24
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	20000d08 	.word	0x20000d08
 8005524:	20000d0c 	.word	0x20000d0c

08005528 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800552e:	f000 f98b 	bl	8005848 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005532:	4b15      	ldr	r3, [pc, #84]	@ (8005588 <prvCheckForValidListAndQueue+0x60>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d120      	bne.n	800557c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800553a:	4814      	ldr	r0, [pc, #80]	@ (800558c <prvCheckForValidListAndQueue+0x64>)
 800553c:	f7fd fd8e 	bl	800305c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005540:	4813      	ldr	r0, [pc, #76]	@ (8005590 <prvCheckForValidListAndQueue+0x68>)
 8005542:	f7fd fd8b 	bl	800305c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005546:	4b13      	ldr	r3, [pc, #76]	@ (8005594 <prvCheckForValidListAndQueue+0x6c>)
 8005548:	4a10      	ldr	r2, [pc, #64]	@ (800558c <prvCheckForValidListAndQueue+0x64>)
 800554a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800554c:	4b12      	ldr	r3, [pc, #72]	@ (8005598 <prvCheckForValidListAndQueue+0x70>)
 800554e:	4a10      	ldr	r2, [pc, #64]	@ (8005590 <prvCheckForValidListAndQueue+0x68>)
 8005550:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005552:	2300      	movs	r3, #0
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	4b11      	ldr	r3, [pc, #68]	@ (800559c <prvCheckForValidListAndQueue+0x74>)
 8005558:	4a11      	ldr	r2, [pc, #68]	@ (80055a0 <prvCheckForValidListAndQueue+0x78>)
 800555a:	2110      	movs	r1, #16
 800555c:	200a      	movs	r0, #10
 800555e:	f7fd fe9b 	bl	8003298 <xQueueGenericCreateStatic>
 8005562:	4603      	mov	r3, r0
 8005564:	4a08      	ldr	r2, [pc, #32]	@ (8005588 <prvCheckForValidListAndQueue+0x60>)
 8005566:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005568:	4b07      	ldr	r3, [pc, #28]	@ (8005588 <prvCheckForValidListAndQueue+0x60>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005570:	4b05      	ldr	r3, [pc, #20]	@ (8005588 <prvCheckForValidListAndQueue+0x60>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	490b      	ldr	r1, [pc, #44]	@ (80055a4 <prvCheckForValidListAndQueue+0x7c>)
 8005576:	4618      	mov	r0, r3
 8005578:	f7fe fac0 	bl	8003afc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800557c:	f000 f996 	bl	80058ac <vPortExitCritical>
}
 8005580:	bf00      	nop
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20000d10 	.word	0x20000d10
 800558c:	20000ce0 	.word	0x20000ce0
 8005590:	20000cf4 	.word	0x20000cf4
 8005594:	20000d08 	.word	0x20000d08
 8005598:	20000d0c 	.word	0x20000d0c
 800559c:	20000dbc 	.word	0x20000dbc
 80055a0:	20000d1c 	.word	0x20000d1c
 80055a4:	08005f10 	.word	0x08005f10

080055a8 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10b      	bne.n	80055d2 <pvTimerGetTimerID+0x2a>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	60fb      	str	r3, [r7, #12]
}
 80055cc:	bf00      	nop
 80055ce:	bf00      	nop
 80055d0:	e7fd      	b.n	80055ce <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 80055d2:	f000 f939 	bl	8005848 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80055dc:	f000 f966 	bl	80058ac <vPortExitCritical>

	return pvReturn;
 80055e0:	693b      	ldr	r3, [r7, #16]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3718      	adds	r7, #24
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	3b04      	subs	r3, #4
 80055fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005604:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3b04      	subs	r3, #4
 800560a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f023 0201 	bic.w	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3b04      	subs	r3, #4
 800561a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800561c:	4a0c      	ldr	r2, [pc, #48]	@ (8005650 <pxPortInitialiseStack+0x64>)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	3b14      	subs	r3, #20
 8005626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	3b04      	subs	r3, #4
 8005632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f06f 0202 	mvn.w	r2, #2
 800563a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3b20      	subs	r3, #32
 8005640:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005642:	68fb      	ldr	r3, [r7, #12]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	08005655 	.word	0x08005655

08005654 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800565a:	2300      	movs	r3, #0
 800565c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800565e:	4b13      	ldr	r3, [pc, #76]	@ (80056ac <prvTaskExitError+0x58>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005666:	d00b      	beq.n	8005680 <prvTaskExitError+0x2c>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	60fb      	str	r3, [r7, #12]
}
 800567a:	bf00      	nop
 800567c:	bf00      	nop
 800567e:	e7fd      	b.n	800567c <prvTaskExitError+0x28>
	__asm volatile
 8005680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005684:	f383 8811 	msr	BASEPRI, r3
 8005688:	f3bf 8f6f 	isb	sy
 800568c:	f3bf 8f4f 	dsb	sy
 8005690:	60bb      	str	r3, [r7, #8]
}
 8005692:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005694:	bf00      	nop
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0fc      	beq.n	8005696 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	2000000c 	.word	0x2000000c

080056b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80056b0:	4b07      	ldr	r3, [pc, #28]	@ (80056d0 <pxCurrentTCBConst2>)
 80056b2:	6819      	ldr	r1, [r3, #0]
 80056b4:	6808      	ldr	r0, [r1, #0]
 80056b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ba:	f380 8809 	msr	PSP, r0
 80056be:	f3bf 8f6f 	isb	sy
 80056c2:	f04f 0000 	mov.w	r0, #0
 80056c6:	f380 8811 	msr	BASEPRI, r0
 80056ca:	4770      	bx	lr
 80056cc:	f3af 8000 	nop.w

080056d0 <pxCurrentTCBConst2>:
 80056d0:	200007e0 	.word	0x200007e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80056d4:	bf00      	nop
 80056d6:	bf00      	nop

080056d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80056d8:	4808      	ldr	r0, [pc, #32]	@ (80056fc <prvPortStartFirstTask+0x24>)
 80056da:	6800      	ldr	r0, [r0, #0]
 80056dc:	6800      	ldr	r0, [r0, #0]
 80056de:	f380 8808 	msr	MSP, r0
 80056e2:	f04f 0000 	mov.w	r0, #0
 80056e6:	f380 8814 	msr	CONTROL, r0
 80056ea:	b662      	cpsie	i
 80056ec:	b661      	cpsie	f
 80056ee:	f3bf 8f4f 	dsb	sy
 80056f2:	f3bf 8f6f 	isb	sy
 80056f6:	df00      	svc	0
 80056f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80056fa:	bf00      	nop
 80056fc:	e000ed08 	.word	0xe000ed08

08005700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005706:	4b47      	ldr	r3, [pc, #284]	@ (8005824 <xPortStartScheduler+0x124>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a47      	ldr	r2, [pc, #284]	@ (8005828 <xPortStartScheduler+0x128>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d10b      	bne.n	8005728 <xPortStartScheduler+0x28>
	__asm volatile
 8005710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	613b      	str	r3, [r7, #16]
}
 8005722:	bf00      	nop
 8005724:	bf00      	nop
 8005726:	e7fd      	b.n	8005724 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005728:	4b3e      	ldr	r3, [pc, #248]	@ (8005824 <xPortStartScheduler+0x124>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a3f      	ldr	r2, [pc, #252]	@ (800582c <xPortStartScheduler+0x12c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d10b      	bne.n	800574a <xPortStartScheduler+0x4a>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	60fb      	str	r3, [r7, #12]
}
 8005744:	bf00      	nop
 8005746:	bf00      	nop
 8005748:	e7fd      	b.n	8005746 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800574a:	4b39      	ldr	r3, [pc, #228]	@ (8005830 <xPortStartScheduler+0x130>)
 800574c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	b2db      	uxtb	r3, r3
 8005754:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	22ff      	movs	r2, #255	@ 0xff
 800575a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	b2db      	uxtb	r3, r3
 8005762:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005764:	78fb      	ldrb	r3, [r7, #3]
 8005766:	b2db      	uxtb	r3, r3
 8005768:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800576c:	b2da      	uxtb	r2, r3
 800576e:	4b31      	ldr	r3, [pc, #196]	@ (8005834 <xPortStartScheduler+0x134>)
 8005770:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005772:	4b31      	ldr	r3, [pc, #196]	@ (8005838 <xPortStartScheduler+0x138>)
 8005774:	2207      	movs	r2, #7
 8005776:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005778:	e009      	b.n	800578e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800577a:	4b2f      	ldr	r3, [pc, #188]	@ (8005838 <xPortStartScheduler+0x138>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3b01      	subs	r3, #1
 8005780:	4a2d      	ldr	r2, [pc, #180]	@ (8005838 <xPortStartScheduler+0x138>)
 8005782:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005784:	78fb      	ldrb	r3, [r7, #3]
 8005786:	b2db      	uxtb	r3, r3
 8005788:	005b      	lsls	r3, r3, #1
 800578a:	b2db      	uxtb	r3, r3
 800578c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800578e:	78fb      	ldrb	r3, [r7, #3]
 8005790:	b2db      	uxtb	r3, r3
 8005792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005796:	2b80      	cmp	r3, #128	@ 0x80
 8005798:	d0ef      	beq.n	800577a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800579a:	4b27      	ldr	r3, [pc, #156]	@ (8005838 <xPortStartScheduler+0x138>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f1c3 0307 	rsb	r3, r3, #7
 80057a2:	2b04      	cmp	r3, #4
 80057a4:	d00b      	beq.n	80057be <xPortStartScheduler+0xbe>
	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	60bb      	str	r3, [r7, #8]
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	e7fd      	b.n	80057ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057be:	4b1e      	ldr	r3, [pc, #120]	@ (8005838 <xPortStartScheduler+0x138>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	021b      	lsls	r3, r3, #8
 80057c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005838 <xPortStartScheduler+0x138>)
 80057c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005838 <xPortStartScheduler+0x138>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057d0:	4a19      	ldr	r2, [pc, #100]	@ (8005838 <xPortStartScheduler+0x138>)
 80057d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80057dc:	4b17      	ldr	r3, [pc, #92]	@ (800583c <xPortStartScheduler+0x13c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a16      	ldr	r2, [pc, #88]	@ (800583c <xPortStartScheduler+0x13c>)
 80057e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80057e8:	4b14      	ldr	r3, [pc, #80]	@ (800583c <xPortStartScheduler+0x13c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a13      	ldr	r2, [pc, #76]	@ (800583c <xPortStartScheduler+0x13c>)
 80057ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80057f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80057f4:	f000 f8da 	bl	80059ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80057f8:	4b11      	ldr	r3, [pc, #68]	@ (8005840 <xPortStartScheduler+0x140>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80057fe:	f000 f8f9 	bl	80059f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005802:	4b10      	ldr	r3, [pc, #64]	@ (8005844 <xPortStartScheduler+0x144>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a0f      	ldr	r2, [pc, #60]	@ (8005844 <xPortStartScheduler+0x144>)
 8005808:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800580c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800580e:	f7ff ff63 	bl	80056d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005812:	f7fe fd8b 	bl	800432c <vTaskSwitchContext>
	prvTaskExitError();
 8005816:	f7ff ff1d 	bl	8005654 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	e000ed00 	.word	0xe000ed00
 8005828:	410fc271 	.word	0x410fc271
 800582c:	410fc270 	.word	0x410fc270
 8005830:	e000e400 	.word	0xe000e400
 8005834:	20000e0c 	.word	0x20000e0c
 8005838:	20000e10 	.word	0x20000e10
 800583c:	e000ed20 	.word	0xe000ed20
 8005840:	2000000c 	.word	0x2000000c
 8005844:	e000ef34 	.word	0xe000ef34

08005848 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
	__asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	607b      	str	r3, [r7, #4]
}
 8005860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005862:	4b10      	ldr	r3, [pc, #64]	@ (80058a4 <vPortEnterCritical+0x5c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3301      	adds	r3, #1
 8005868:	4a0e      	ldr	r2, [pc, #56]	@ (80058a4 <vPortEnterCritical+0x5c>)
 800586a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800586c:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <vPortEnterCritical+0x5c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d110      	bne.n	8005896 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005874:	4b0c      	ldr	r3, [pc, #48]	@ (80058a8 <vPortEnterCritical+0x60>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00b      	beq.n	8005896 <vPortEnterCritical+0x4e>
	__asm volatile
 800587e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	603b      	str	r3, [r7, #0]
}
 8005890:	bf00      	nop
 8005892:	bf00      	nop
 8005894:	e7fd      	b.n	8005892 <vPortEnterCritical+0x4a>
	}
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	2000000c 	.word	0x2000000c
 80058a8:	e000ed04 	.word	0xe000ed04

080058ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80058b2:	4b12      	ldr	r3, [pc, #72]	@ (80058fc <vPortExitCritical+0x50>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10b      	bne.n	80058d2 <vPortExitCritical+0x26>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	607b      	str	r3, [r7, #4]
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80058d2:	4b0a      	ldr	r3, [pc, #40]	@ (80058fc <vPortExitCritical+0x50>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	4a08      	ldr	r2, [pc, #32]	@ (80058fc <vPortExitCritical+0x50>)
 80058da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80058dc:	4b07      	ldr	r3, [pc, #28]	@ (80058fc <vPortExitCritical+0x50>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d105      	bne.n	80058f0 <vPortExitCritical+0x44>
 80058e4:	2300      	movs	r3, #0
 80058e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	f383 8811 	msr	BASEPRI, r3
}
 80058ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80058f0:	bf00      	nop
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	2000000c 	.word	0x2000000c

08005900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005900:	f3ef 8009 	mrs	r0, PSP
 8005904:	f3bf 8f6f 	isb	sy
 8005908:	4b15      	ldr	r3, [pc, #84]	@ (8005960 <pxCurrentTCBConst>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	f01e 0f10 	tst.w	lr, #16
 8005910:	bf08      	it	eq
 8005912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591a:	6010      	str	r0, [r2, #0]
 800591c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005924:	f380 8811 	msr	BASEPRI, r0
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	f3bf 8f6f 	isb	sy
 8005930:	f7fe fcfc 	bl	800432c <vTaskSwitchContext>
 8005934:	f04f 0000 	mov.w	r0, #0
 8005938:	f380 8811 	msr	BASEPRI, r0
 800593c:	bc09      	pop	{r0, r3}
 800593e:	6819      	ldr	r1, [r3, #0]
 8005940:	6808      	ldr	r0, [r1, #0]
 8005942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005946:	f01e 0f10 	tst.w	lr, #16
 800594a:	bf08      	it	eq
 800594c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005950:	f380 8809 	msr	PSP, r0
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	f3af 8000 	nop.w

08005960 <pxCurrentTCBConst>:
 8005960:	200007e0 	.word	0x200007e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop

08005968 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	607b      	str	r3, [r7, #4]
}
 8005980:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005982:	f7fe fc19 	bl	80041b8 <xTaskIncrementTick>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800598c:	4b06      	ldr	r3, [pc, #24]	@ (80059a8 <xPortSysTickHandler+0x40>)
 800598e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005992:	601a      	str	r2, [r3, #0]
 8005994:	2300      	movs	r3, #0
 8005996:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	f383 8811 	msr	BASEPRI, r3
}
 800599e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80059a0:	bf00      	nop
 80059a2:	3708      	adds	r7, #8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	e000ed04 	.word	0xe000ed04

080059ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80059ac:	b480      	push	{r7}
 80059ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059b0:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <vPortSetupTimerInterrupt+0x34>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059b6:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <vPortSetupTimerInterrupt+0x38>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059bc:	4b0a      	ldr	r3, [pc, #40]	@ (80059e8 <vPortSetupTimerInterrupt+0x3c>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a0a      	ldr	r2, [pc, #40]	@ (80059ec <vPortSetupTimerInterrupt+0x40>)
 80059c2:	fba2 2303 	umull	r2, r3, r2, r3
 80059c6:	099b      	lsrs	r3, r3, #6
 80059c8:	4a09      	ldr	r2, [pc, #36]	@ (80059f0 <vPortSetupTimerInterrupt+0x44>)
 80059ca:	3b01      	subs	r3, #1
 80059cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80059ce:	4b04      	ldr	r3, [pc, #16]	@ (80059e0 <vPortSetupTimerInterrupt+0x34>)
 80059d0:	2207      	movs	r2, #7
 80059d2:	601a      	str	r2, [r3, #0]
}
 80059d4:	bf00      	nop
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	e000e010 	.word	0xe000e010
 80059e4:	e000e018 	.word	0xe000e018
 80059e8:	20000000 	.word	0x20000000
 80059ec:	10624dd3 	.word	0x10624dd3
 80059f0:	e000e014 	.word	0xe000e014

080059f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80059f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005a04 <vPortEnableVFP+0x10>
 80059f8:	6801      	ldr	r1, [r0, #0]
 80059fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80059fe:	6001      	str	r1, [r0, #0]
 8005a00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a02:	bf00      	nop
 8005a04:	e000ed88 	.word	0xe000ed88

08005a08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005a0e:	f3ef 8305 	mrs	r3, IPSR
 8005a12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2b0f      	cmp	r3, #15
 8005a18:	d915      	bls.n	8005a46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005a1a:	4a18      	ldr	r2, [pc, #96]	@ (8005a7c <vPortValidateInterruptPriority+0x74>)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4413      	add	r3, r2
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005a24:	4b16      	ldr	r3, [pc, #88]	@ (8005a80 <vPortValidateInterruptPriority+0x78>)
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	7afa      	ldrb	r2, [r7, #11]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d20b      	bcs.n	8005a46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	607b      	str	r3, [r7, #4]
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	e7fd      	b.n	8005a42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005a46:	4b0f      	ldr	r3, [pc, #60]	@ (8005a84 <vPortValidateInterruptPriority+0x7c>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a88 <vPortValidateInterruptPriority+0x80>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d90b      	bls.n	8005a6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5a:	f383 8811 	msr	BASEPRI, r3
 8005a5e:	f3bf 8f6f 	isb	sy
 8005a62:	f3bf 8f4f 	dsb	sy
 8005a66:	603b      	str	r3, [r7, #0]
}
 8005a68:	bf00      	nop
 8005a6a:	bf00      	nop
 8005a6c:	e7fd      	b.n	8005a6a <vPortValidateInterruptPriority+0x62>
	}
 8005a6e:	bf00      	nop
 8005a70:	3714      	adds	r7, #20
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	e000e3f0 	.word	0xe000e3f0
 8005a80:	20000e0c 	.word	0x20000e0c
 8005a84:	e000ed0c 	.word	0xe000ed0c
 8005a88:	20000e10 	.word	0x20000e10

08005a8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08a      	sub	sp, #40	@ 0x28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005a94:	2300      	movs	r3, #0
 8005a96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005a98:	f7fe fad2 	bl	8004040 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8005c10 <pvPortMalloc+0x184>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d101      	bne.n	8005aa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005aa4:	f000 f924 	bl	8005cf0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c14 <pvPortMalloc+0x188>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f040 8095 	bne.w	8005be0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01e      	beq.n	8005afa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005abc:	2208      	movs	r2, #8
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d015      	beq.n	8005afa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f023 0307 	bic.w	r3, r3, #7
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f003 0307 	and.w	r3, r3, #7
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00b      	beq.n	8005afa <pvPortMalloc+0x6e>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	617b      	str	r3, [r7, #20]
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop
 8005af8:	e7fd      	b.n	8005af6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d06f      	beq.n	8005be0 <pvPortMalloc+0x154>
 8005b00:	4b45      	ldr	r3, [pc, #276]	@ (8005c18 <pvPortMalloc+0x18c>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d86a      	bhi.n	8005be0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b0a:	4b44      	ldr	r3, [pc, #272]	@ (8005c1c <pvPortMalloc+0x190>)
 8005b0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b0e:	4b43      	ldr	r3, [pc, #268]	@ (8005c1c <pvPortMalloc+0x190>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b14:	e004      	b.n	8005b20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d903      	bls.n	8005b32 <pvPortMalloc+0xa6>
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1f1      	bne.n	8005b16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b32:	4b37      	ldr	r3, [pc, #220]	@ (8005c10 <pvPortMalloc+0x184>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d051      	beq.n	8005be0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2208      	movs	r2, #8
 8005b42:	4413      	add	r3, r2
 8005b44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	1ad2      	subs	r2, r2, r3
 8005b56:	2308      	movs	r3, #8
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d920      	bls.n	8005ba0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4413      	add	r3, r2
 8005b64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00b      	beq.n	8005b88 <pvPortMalloc+0xfc>
	__asm volatile
 8005b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	613b      	str	r3, [r7, #16]
}
 8005b82:	bf00      	nop
 8005b84:	bf00      	nop
 8005b86:	e7fd      	b.n	8005b84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	1ad2      	subs	r2, r2, r3
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005b9a:	69b8      	ldr	r0, [r7, #24]
 8005b9c:	f000 f90a 	bl	8005db4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c18 <pvPortMalloc+0x18c>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	4a1b      	ldr	r2, [pc, #108]	@ (8005c18 <pvPortMalloc+0x18c>)
 8005bac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bae:	4b1a      	ldr	r3, [pc, #104]	@ (8005c18 <pvPortMalloc+0x18c>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c20 <pvPortMalloc+0x194>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d203      	bcs.n	8005bc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bba:	4b17      	ldr	r3, [pc, #92]	@ (8005c18 <pvPortMalloc+0x18c>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a18      	ldr	r2, [pc, #96]	@ (8005c20 <pvPortMalloc+0x194>)
 8005bc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	4b13      	ldr	r3, [pc, #76]	@ (8005c14 <pvPortMalloc+0x188>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005bd6:	4b13      	ldr	r3, [pc, #76]	@ (8005c24 <pvPortMalloc+0x198>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	4a11      	ldr	r2, [pc, #68]	@ (8005c24 <pvPortMalloc+0x198>)
 8005bde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005be0:	f7fe fa3c 	bl	800405c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00b      	beq.n	8005c06 <pvPortMalloc+0x17a>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	60fb      	str	r3, [r7, #12]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <pvPortMalloc+0x176>
	return pvReturn;
 8005c06:	69fb      	ldr	r3, [r7, #28]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3728      	adds	r7, #40	@ 0x28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	200019d4 	.word	0x200019d4
 8005c14:	200019e8 	.word	0x200019e8
 8005c18:	200019d8 	.word	0x200019d8
 8005c1c:	200019cc 	.word	0x200019cc
 8005c20:	200019dc 	.word	0x200019dc
 8005c24:	200019e0 	.word	0x200019e0

08005c28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d04f      	beq.n	8005cda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c3a:	2308      	movs	r3, #8
 8005c3c:	425b      	negs	r3, r3
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	4413      	add	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	4b25      	ldr	r3, [pc, #148]	@ (8005ce4 <vPortFree+0xbc>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4013      	ands	r3, r2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10b      	bne.n	8005c6e <vPortFree+0x46>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	60fb      	str	r3, [r7, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	e7fd      	b.n	8005c6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00b      	beq.n	8005c8e <vPortFree+0x66>
	__asm volatile
 8005c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	60bb      	str	r3, [r7, #8]
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	e7fd      	b.n	8005c8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	4b14      	ldr	r3, [pc, #80]	@ (8005ce4 <vPortFree+0xbc>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4013      	ands	r3, r2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01e      	beq.n	8005cda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d11a      	bne.n	8005cda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ce4 <vPortFree+0xbc>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	43db      	mvns	r3, r3
 8005cae:	401a      	ands	r2, r3
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005cb4:	f7fe f9c4 	bl	8004040 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce8 <vPortFree+0xc0>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	4a09      	ldr	r2, [pc, #36]	@ (8005ce8 <vPortFree+0xc0>)
 8005cc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cc6:	6938      	ldr	r0, [r7, #16]
 8005cc8:	f000 f874 	bl	8005db4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ccc:	4b07      	ldr	r3, [pc, #28]	@ (8005cec <vPortFree+0xc4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	4a06      	ldr	r2, [pc, #24]	@ (8005cec <vPortFree+0xc4>)
 8005cd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005cd6:	f7fe f9c1 	bl	800405c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005cda:	bf00      	nop
 8005cdc:	3718      	adds	r7, #24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	200019e8 	.word	0x200019e8
 8005ce8:	200019d8 	.word	0x200019d8
 8005cec:	200019e4 	.word	0x200019e4

08005cf0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005cf6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005cfa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005cfc:	4b27      	ldr	r3, [pc, #156]	@ (8005d9c <prvHeapInit+0xac>)
 8005cfe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00c      	beq.n	8005d24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3307      	adds	r3, #7
 8005d0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0307 	bic.w	r3, r3, #7
 8005d16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d9c <prvHeapInit+0xac>)
 8005d20:	4413      	add	r3, r2
 8005d22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d28:	4a1d      	ldr	r2, [pc, #116]	@ (8005da0 <prvHeapInit+0xb0>)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005da0 <prvHeapInit+0xb0>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	4413      	add	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d3c:	2208      	movs	r2, #8
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	1a9b      	subs	r3, r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 0307 	bic.w	r3, r3, #7
 8005d4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4a15      	ldr	r2, [pc, #84]	@ (8005da4 <prvHeapInit+0xb4>)
 8005d50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d52:	4b14      	ldr	r3, [pc, #80]	@ (8005da4 <prvHeapInit+0xb4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2200      	movs	r2, #0
 8005d58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d5a:	4b12      	ldr	r3, [pc, #72]	@ (8005da4 <prvHeapInit+0xb4>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	1ad2      	subs	r2, r2, r3
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d70:	4b0c      	ldr	r3, [pc, #48]	@ (8005da4 <prvHeapInit+0xb4>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8005da8 <prvHeapInit+0xb8>)
 8005d7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	4a09      	ldr	r2, [pc, #36]	@ (8005dac <prvHeapInit+0xbc>)
 8005d86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d88:	4b09      	ldr	r3, [pc, #36]	@ (8005db0 <prvHeapInit+0xc0>)
 8005d8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005d8e:	601a      	str	r2, [r3, #0]
}
 8005d90:	bf00      	nop
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	20000e14 	.word	0x20000e14
 8005da0:	200019cc 	.word	0x200019cc
 8005da4:	200019d4 	.word	0x200019d4
 8005da8:	200019dc 	.word	0x200019dc
 8005dac:	200019d8 	.word	0x200019d8
 8005db0:	200019e8 	.word	0x200019e8

08005db4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005dbc:	4b28      	ldr	r3, [pc, #160]	@ (8005e60 <prvInsertBlockIntoFreeList+0xac>)
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	e002      	b.n	8005dc8 <prvInsertBlockIntoFreeList+0x14>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d8f7      	bhi.n	8005dc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	4413      	add	r3, r2
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d108      	bne.n	8005df6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	441a      	add	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	68ba      	ldr	r2, [r7, #8]
 8005e00:	441a      	add	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d118      	bne.n	8005e3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	4b15      	ldr	r3, [pc, #84]	@ (8005e64 <prvInsertBlockIntoFreeList+0xb0>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d00d      	beq.n	8005e32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	441a      	add	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	e008      	b.n	8005e44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e32:	4b0c      	ldr	r3, [pc, #48]	@ (8005e64 <prvInsertBlockIntoFreeList+0xb0>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	601a      	str	r2, [r3, #0]
 8005e3a:	e003      	b.n	8005e44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d002      	beq.n	8005e52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e52:	bf00      	nop
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	200019cc 	.word	0x200019cc
 8005e64:	200019d4 	.word	0x200019d4

08005e68 <memset>:
 8005e68:	4402      	add	r2, r0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d100      	bne.n	8005e72 <memset+0xa>
 8005e70:	4770      	bx	lr
 8005e72:	f803 1b01 	strb.w	r1, [r3], #1
 8005e76:	e7f9      	b.n	8005e6c <memset+0x4>

08005e78 <__libc_init_array>:
 8005e78:	b570      	push	{r4, r5, r6, lr}
 8005e7a:	4d0d      	ldr	r5, [pc, #52]	@ (8005eb0 <__libc_init_array+0x38>)
 8005e7c:	4c0d      	ldr	r4, [pc, #52]	@ (8005eb4 <__libc_init_array+0x3c>)
 8005e7e:	1b64      	subs	r4, r4, r5
 8005e80:	10a4      	asrs	r4, r4, #2
 8005e82:	2600      	movs	r6, #0
 8005e84:	42a6      	cmp	r6, r4
 8005e86:	d109      	bne.n	8005e9c <__libc_init_array+0x24>
 8005e88:	4d0b      	ldr	r5, [pc, #44]	@ (8005eb8 <__libc_init_array+0x40>)
 8005e8a:	4c0c      	ldr	r4, [pc, #48]	@ (8005ebc <__libc_init_array+0x44>)
 8005e8c:	f000 f826 	bl	8005edc <_init>
 8005e90:	1b64      	subs	r4, r4, r5
 8005e92:	10a4      	asrs	r4, r4, #2
 8005e94:	2600      	movs	r6, #0
 8005e96:	42a6      	cmp	r6, r4
 8005e98:	d105      	bne.n	8005ea6 <__libc_init_array+0x2e>
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea0:	4798      	blx	r3
 8005ea2:	3601      	adds	r6, #1
 8005ea4:	e7ee      	b.n	8005e84 <__libc_init_array+0xc>
 8005ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eaa:	4798      	blx	r3
 8005eac:	3601      	adds	r6, #1
 8005eae:	e7f2      	b.n	8005e96 <__libc_init_array+0x1e>
 8005eb0:	08005f7c 	.word	0x08005f7c
 8005eb4:	08005f7c 	.word	0x08005f7c
 8005eb8:	08005f7c 	.word	0x08005f7c
 8005ebc:	08005f80 	.word	0x08005f80

08005ec0 <memcpy>:
 8005ec0:	440a      	add	r2, r1
 8005ec2:	4291      	cmp	r1, r2
 8005ec4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005ec8:	d100      	bne.n	8005ecc <memcpy+0xc>
 8005eca:	4770      	bx	lr
 8005ecc:	b510      	push	{r4, lr}
 8005ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ed6:	4291      	cmp	r1, r2
 8005ed8:	d1f9      	bne.n	8005ece <memcpy+0xe>
 8005eda:	bd10      	pop	{r4, pc}

08005edc <_init>:
 8005edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ede:	bf00      	nop
 8005ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ee2:	bc08      	pop	{r3}
 8005ee4:	469e      	mov	lr, r3
 8005ee6:	4770      	bx	lr

08005ee8 <_fini>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	bf00      	nop
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr
