# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab3.srcs/sources_1/new/pwm_8bit.vhd"
vhdl xil_defaultlib  "../../../lab3.srcs/sim_1/new/TB_pwm.vhd"

# Do not sort compile order
nosort
