

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Mon Sep 14 06:23:12 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 9.000 ns | 9.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    354|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     176|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     176|    363|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |FracNet_mac_muladmb6_U555  |FracNet_mac_muladmb6  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_12_fu_225_p2         |     +    |      0|  0|  21|          14|          14|
    |p_Val2_16_fu_288_p2         |     +    |      0|  0|  21|          14|          14|
    |ret_V_5_fu_211_p2           |     +    |      0|  0|  22|          15|          15|
    |ret_V_fu_106_p2             |     +    |      0|  0|  22|          15|          15|
    |tmp_V_fu_120_p2             |     +    |      0|  0|  21|          14|          14|
    |and_ln340_1_fu_537_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln340_2_fu_468_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln340_fu_524_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_379_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_393_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_422_p2         |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_308_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_416_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_479_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_440_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_140_p2         |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_346_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_fu_352_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_fu_331_p2   |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1494_fu_188_p2       |   icmp   |      0|  0|  13|          14|           1|
    |or_ln340_21_fu_158_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_445_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_319_fu_451_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_320_fu_457_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_493_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_405_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_428_p2          |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_385_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_358_p3     |  select  |      0|  0|   2|           1|           1|
    |p_Val2_10_fu_180_p3         |  select  |      0|  0|  14|           1|          14|
    |select_ln340_162_fu_498_p3  |  select  |      0|  0|  14|           1|          13|
    |select_ln340_163_fu_512_p3  |  select  |      0|  0|  14|           1|          13|
    |select_ln340_289_fu_529_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_290_fu_542_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_291_fu_550_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_164_p3      |  select  |      0|  0|  14|           1|          13|
    |select_ln388_161_fu_505_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln388_162_fu_518_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln388_fu_172_p3      |  select  |      0|  0|  15|           1|          15|
    |xor_ln1494_fu_463_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_162_fu_488_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_209_fu_146_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_210_fu_484_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_152_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_302_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_373_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_411_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_399_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_161_fu_434_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_474_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_134_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 354|         139|         260|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln340_2_reg_649                |   1|   0|    1|          0|
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  14|   0|   14|          0|
    |icmp_ln1494_reg_586                |   1|   0|    1|          0|
    |icmp_ln1494_reg_586_pp0_iter2_reg  |   1|   0|    1|          0|
    |norm_V_int_reg                     |  14|   0|   14|          0|
    |or_ln340_23_reg_644                |   1|   0|    1|          0|
    |p_Result_2_reg_593                 |   1|   0|    1|          0|
    |p_Result_2_reg_593_pp0_iter2_reg   |   1|   0|    1|          0|
    |p_Result_3_reg_606                 |   1|   0|    1|          0|
    |p_Result_3_reg_606_pp0_iter2_reg   |   1|   0|    1|          0|
    |p_Result_4_reg_622                 |   1|   0|    1|          0|
    |p_Val2_10_reg_578                  |  14|   0|   14|          0|
    |p_Val2_12_reg_600                  |  14|   0|   14|          0|
    |p_Val2_12_reg_600_pp0_iter2_reg    |  14|   0|   14|          0|
    |p_Val2_16_reg_633                  |  14|   0|   14|          0|
    |ret_V_6_reg_613                    |  25|   0|   25|          0|
    |shiftx_V_int_reg                   |  11|   0|   11|          0|
    |shifty_V_int_reg                   |  11|   0|   11|          0|
    |shifty_V_read_reg_572              |  11|   0|   11|          0|
    |tmp_reg_628                        |   1|   0|    1|          0|
    |underflow_2_reg_639                |   1|   0|    1|          0|
    |weight_V_int_reg                   |  11|   0|   11|          0|
    |weight_V_read_reg_567              |  11|   0|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 176|   0|  176|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_return  | out |   14| ap_ctrl_hs |     relu     | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     relu     | return value |
|norm_V     |  in |   14|   ap_none  |    norm_V    |    scalar    |
|shiftx_V   |  in |   11|   ap_none  |   shiftx_V   |    scalar    |
|shifty_V   |  in |   11|   ap_none  |   shifty_V   |    scalar    |
|weight_V   |  in |   11|   ap_none  |   weight_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

