memory[0]=8454152
memory[1]=8519689
memory[2]=8650762
memory[3]=18481154
memory[4]=1835011
memory[5]=16842749
memory[6]=12910603
memory[7]=25165824
memory[8]=17
memory[9]=13
memory[10]=1
11 memory words
	instruction memory:
		instrMem[0] lw 0 1 8
		instrMem[1] lw 0 2 9
		instrMem[2] lw 0 4 10
		instrMem[3] beq 3 2 2
		instrMem[4] add 3 4 3
		instrMem[5] beq 0 0 65533
		instrMem[6] sw 0 5 11
		instrMem[7] halt 0 0 0
		instrMem[8] add 0 0 17
		instrMem[9] add 0 0 13
		instrMem[10] add 0 0 1

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 8
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 9
		pcPlus1 2
	IDEX:
		instruction lw 0 1 8
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 8
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 4 10
		pcPlus1 3
	IDEX:
		instruction lw 0 2 9
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 9
	EXMEM:
		instruction lw 0 1 8
		branchTarget 0
		aluResult 8
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 4
	IDEX:
		instruction lw 0 4 10
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction lw 0 2 9
		branchTarget 0
		aluResult 9
		readRegB 0
	MEMWB:
		instruction lw 0 1 8
		writeData 17
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 5
	IDEX:
		instruction beq 3 2 2
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction lw 0 4 10
		branchTarget 0
		aluResult 10
		readRegB 0
	MEMWB:
		instruction lw 0 2 9
		writeData 13
	WBEND:
		instruction lw 0 1 8
		writeData 17

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 6
	IDEX:
		instruction add 3 4 3
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 6
		aluResult -13
		readRegB 13
	MEMWB:
		instruction lw 0 4 10
		writeData 1
	WBEND:
		instruction lw 0 2 9
		writeData 13

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 0
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 7
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 6
		aluResult 1
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 1
	WBEND:
		instruction lw 0 4 10
		writeData 1

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 0
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 8
	IDEX:
		instruction sw 0 5 11
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 3
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 1
	WBEND:
		instruction beq 3 2 2
		writeData 1

@@@
state before cycle 9 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 4
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 3
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 1
	WBEND:
		instruction add 3 4 3
		writeData 1

@@@
state before cycle 10 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 3
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction beq 0 0 65533
		writeData 1

@@@
state before cycle 11 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 6
	IDEX:
		instruction beq 3 2 2
		pcPlus1 5
		readRegA 1
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 3
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 12 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 7
	IDEX:
		instruction add 3 4 3
		pcPlus1 6
		readRegA 1
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 7
		aluResult -12
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 13 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 8
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 7
		aluResult 2
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 14 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 1
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 9
	IDEX:
		instruction sw 0 5 11
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 4
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 2
	WBEND:
		instruction beq 3 2 2
		writeData 1

@@@
state before cycle 15 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 4
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 2
	WBEND:
		instruction add 3 4 3
		writeData 2

@@@
state before cycle 16 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 6
	IDEX:
		instruction noop 0 0 0
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 4
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction beq 0 0 65533
		writeData 2

@@@
state before cycle 17 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 7
	IDEX:
		instruction beq 3 2 2
		pcPlus1 6
		readRegA 2
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 4
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 18 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 8
	IDEX:
		instruction add 3 4 3
		pcPlus1 7
		readRegA 2
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 8
		aluResult -11
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 19 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 9
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 8
		aluResult 3
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 20 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 2
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction sw 0 5 11
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 5
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 3
	WBEND:
		instruction beq 3 2 2
		writeData 2

@@@
state before cycle 21 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction noop 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 5
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 3
	WBEND:
		instruction add 3 4 3
		writeData 3

@@@
state before cycle 22 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 5
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction beq 0 0 65533
		writeData 3

@@@
state before cycle 23 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 8
	IDEX:
		instruction beq 3 2 2
		pcPlus1 7
		readRegA 3
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 5
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 24 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 3 4 3
		pcPlus1 8
		readRegA 3
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 9
		aluResult -10
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 25 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 10
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 9
		aluResult 4
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 26 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 3
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 11
	IDEX:
		instruction sw 0 5 11
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 4
	WBEND:
		instruction beq 3 2 2
		writeData 3

@@@
state before cycle 27 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 4
	WBEND:
		instruction add 3 4 3
		writeData 4

@@@
state before cycle 28 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction beq 0 0 65533
		writeData 4

@@@
state before cycle 29 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 9
	IDEX:
		instruction beq 3 2 2
		pcPlus1 8
		readRegA 4
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 30 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 10
	IDEX:
		instruction add 3 4 3
		pcPlus1 9
		readRegA 4
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 10
		aluResult -9
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 31 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 11
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 10
		aluResult 5
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 32 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 4
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 12
	IDEX:
		instruction sw 0 5 11
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 7
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 5
	WBEND:
		instruction beq 3 2 2
		writeData 4

@@@
state before cycle 33 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 7
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 5
	WBEND:
		instruction add 3 4 3
		writeData 5

@@@
state before cycle 34 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 9
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 7
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction beq 0 0 65533
		writeData 5

@@@
state before cycle 35 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 10
	IDEX:
		instruction beq 3 2 2
		pcPlus1 9
		readRegA 5
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 7
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 36 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 11
	IDEX:
		instruction add 3 4 3
		pcPlus1 10
		readRegA 5
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 11
		aluResult -8
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 37 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 12
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 11
		aluResult 6
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 38 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 5
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 13
	IDEX:
		instruction sw 0 5 11
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 6
	WBEND:
		instruction beq 3 2 2
		writeData 5

@@@
state before cycle 39 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 9
	IDEX:
		instruction noop 0 0 0
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 6
	WBEND:
		instruction add 3 4 3
		writeData 6

@@@
state before cycle 40 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 10
	IDEX:
		instruction noop 0 0 0
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 6
	WBEND:
		instruction beq 0 0 65533
		writeData 6

@@@
state before cycle 41 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 11
	IDEX:
		instruction beq 3 2 2
		pcPlus1 10
		readRegA 6
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 6
	WBEND:
		instruction noop 0 0 0
		writeData 6

@@@
state before cycle 42 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 12
	IDEX:
		instruction add 3 4 3
		pcPlus1 11
		readRegA 6
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 12
		aluResult -7
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 6
	WBEND:
		instruction noop 0 0 0
		writeData 6

@@@
state before cycle 43 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 13
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 12
		aluResult 7
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 6
	WBEND:
		instruction noop 0 0 0
		writeData 6

@@@
state before cycle 44 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 6
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 14
	IDEX:
		instruction sw 0 5 11
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 9
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 7
	WBEND:
		instruction beq 3 2 2
		writeData 6

@@@
state before cycle 45 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 10
	IDEX:
		instruction noop 0 0 0
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 9
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 7
	WBEND:
		instruction add 3 4 3
		writeData 7

@@@
state before cycle 46 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 11
	IDEX:
		instruction noop 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 9
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 7
	WBEND:
		instruction beq 0 0 65533
		writeData 7

@@@
state before cycle 47 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 12
	IDEX:
		instruction beq 3 2 2
		pcPlus1 11
		readRegA 7
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 9
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 7
	WBEND:
		instruction noop 0 0 0
		writeData 7

@@@
state before cycle 48 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 13
	IDEX:
		instruction add 3 4 3
		pcPlus1 12
		readRegA 7
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 13
		aluResult -6
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 7
	WBEND:
		instruction noop 0 0 0
		writeData 7

@@@
state before cycle 49 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 14
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 13
		aluResult 8
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 7
	WBEND:
		instruction noop 0 0 0
		writeData 7

@@@
state before cycle 50 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 7
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 15
	IDEX:
		instruction sw 0 5 11
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 8
	WBEND:
		instruction beq 3 2 2
		writeData 7

@@@
state before cycle 51 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 11
	IDEX:
		instruction noop 0 0 0
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 10
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 8
	WBEND:
		instruction add 3 4 3
		writeData 8

@@@
state before cycle 52 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 12
	IDEX:
		instruction noop 0 0 0
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 10
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 8
	WBEND:
		instruction beq 0 0 65533
		writeData 8

@@@
state before cycle 53 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 13
	IDEX:
		instruction beq 3 2 2
		pcPlus1 12
		readRegA 8
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 10
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 8
	WBEND:
		instruction noop 0 0 0
		writeData 8

@@@
state before cycle 54 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 14
	IDEX:
		instruction add 3 4 3
		pcPlus1 13
		readRegA 8
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 14
		aluResult -5
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 8
	WBEND:
		instruction noop 0 0 0
		writeData 8

@@@
state before cycle 55 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 15
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 14
		aluResult 9
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 8
	WBEND:
		instruction noop 0 0 0
		writeData 8

@@@
state before cycle 56 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 8
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 16
	IDEX:
		instruction sw 0 5 11
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 11
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 9
	WBEND:
		instruction beq 3 2 2
		writeData 8

@@@
state before cycle 57 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 12
	IDEX:
		instruction noop 0 0 0
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 11
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 9
	WBEND:
		instruction add 3 4 3
		writeData 9

@@@
state before cycle 58 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 13
	IDEX:
		instruction noop 0 0 0
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 11
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 9
	WBEND:
		instruction beq 0 0 65533
		writeData 9

@@@
state before cycle 59 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 14
	IDEX:
		instruction beq 3 2 2
		pcPlus1 13
		readRegA 9
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 11
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 9
	WBEND:
		instruction noop 0 0 0
		writeData 9

@@@
state before cycle 60 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 15
	IDEX:
		instruction add 3 4 3
		pcPlus1 14
		readRegA 9
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 15
		aluResult -4
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 9
	WBEND:
		instruction noop 0 0 0
		writeData 9

@@@
state before cycle 61 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 16
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 15
		aluResult 10
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 9
	WBEND:
		instruction noop 0 0 0
		writeData 9

@@@
state before cycle 62 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 9
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 17
	IDEX:
		instruction sw 0 5 11
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 12
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 10
	WBEND:
		instruction beq 3 2 2
		writeData 9

@@@
state before cycle 63 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 13
	IDEX:
		instruction noop 0 0 0
		pcPlus1 17
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 12
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 10
	WBEND:
		instruction add 3 4 3
		writeData 10

@@@
state before cycle 64 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 14
	IDEX:
		instruction noop 0 0 0
		pcPlus1 13
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 12
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction beq 0 0 65533
		writeData 10

@@@
state before cycle 65 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 15
	IDEX:
		instruction beq 3 2 2
		pcPlus1 14
		readRegA 10
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 12
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 10

@@@
state before cycle 66 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 16
	IDEX:
		instruction add 3 4 3
		pcPlus1 15
		readRegA 10
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 16
		aluResult -3
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 10

@@@
state before cycle 67 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 17
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 16
		aluResult 11
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 10

@@@
state before cycle 68 starts
	pc 17
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 10
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 18
	IDEX:
		instruction sw 0 5 11
		pcPlus1 17
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 13
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 11
	WBEND:
		instruction beq 3 2 2
		writeData 10

@@@
state before cycle 69 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 14
	IDEX:
		instruction noop 0 0 0
		pcPlus1 18
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 11
	WBEND:
		instruction add 3 4 3
		writeData 11

@@@
state before cycle 70 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 15
	IDEX:
		instruction noop 0 0 0
		pcPlus1 14
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 11
	WBEND:
		instruction beq 0 0 65533
		writeData 11

@@@
state before cycle 71 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 16
	IDEX:
		instruction beq 3 2 2
		pcPlus1 15
		readRegA 11
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 11
	WBEND:
		instruction noop 0 0 0
		writeData 11

@@@
state before cycle 72 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 17
	IDEX:
		instruction add 3 4 3
		pcPlus1 16
		readRegA 11
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 17
		aluResult -2
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 11
	WBEND:
		instruction noop 0 0 0
		writeData 11

@@@
state before cycle 73 starts
	pc 17
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 18
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 17
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 17
		aluResult 12
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 11
	WBEND:
		instruction noop 0 0 0
		writeData 11

@@@
state before cycle 74 starts
	pc 18
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 11
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 19
	IDEX:
		instruction sw 0 5 11
		pcPlus1 18
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 14
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 12
	WBEND:
		instruction beq 3 2 2
		writeData 11

@@@
state before cycle 75 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 15
	IDEX:
		instruction noop 0 0 0
		pcPlus1 19
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 14
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 12
	WBEND:
		instruction add 3 4 3
		writeData 12

@@@
state before cycle 76 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 16
	IDEX:
		instruction noop 0 0 0
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 14
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 12
	WBEND:
		instruction beq 0 0 65533
		writeData 12

@@@
state before cycle 77 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 17
	IDEX:
		instruction beq 3 2 2
		pcPlus1 16
		readRegA 12
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 14
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 12
	WBEND:
		instruction noop 0 0 0
		writeData 12

@@@
state before cycle 78 starts
	pc 17
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 18
	IDEX:
		instruction add 3 4 3
		pcPlus1 17
		readRegA 12
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 18
		aluResult -1
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 12
	WBEND:
		instruction noop 0 0 0
		writeData 12

@@@
state before cycle 79 starts
	pc 18
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 19
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 18
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 3 4 3
		branchTarget 18
		aluResult 13
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 12
	WBEND:
		instruction noop 0 0 0
		writeData 12

@@@
state before cycle 80 starts
	pc 19
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 12
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 20
	IDEX:
		instruction sw 0 5 11
		pcPlus1 19
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 15
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 3 4 3
		writeData 13
	WBEND:
		instruction beq 3 2 2
		writeData 12

@@@
state before cycle 81 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 16
	IDEX:
		instruction noop 0 0 0
		pcPlus1 20
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 15
		aluResult 11
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 13
	WBEND:
		instruction add 3 4 3
		writeData 13

@@@
state before cycle 82 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 3 2 2
		pcPlus1 17
	IDEX:
		instruction noop 0 0 0
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 15
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction beq 0 0 65533
		writeData 13

@@@
state before cycle 83 starts
	pc 17
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 4 3
		pcPlus1 18
	IDEX:
		instruction beq 3 2 2
		pcPlus1 17
		readRegA 13
		readRegB 13
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 15
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 84 starts
	pc 18
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 19
	IDEX:
		instruction add 3 4 3
		pcPlus1 18
		readRegA 13
		readRegB 1
		offset 3
	EXMEM:
		instruction beq 3 2 2
		branchTarget 19
		aluResult 0
		readRegB 13
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 85 starts
	pc 19
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 20
	IDEX:
		instruction noop 0 0 0
		pcPlus1 19
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction noop 0 0 0
		branchTarget 19
		aluResult 14
		readRegB 1
	MEMWB:
		instruction beq 3 2 2
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 86 starts
	pc 20
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 5 11
		pcPlus1 21
	IDEX:
		instruction noop 0 0 0
		pcPlus1 20
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 19
		aluResult 14
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction beq 3 2 2
		writeData 13

@@@
state before cycle 87 starts
	pc 21
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 22
	IDEX:
		instruction sw 0 5 11
		pcPlus1 21
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction noop 0 0 0
		branchTarget 19
		aluResult 14
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 88 starts
	pc 22
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 17
		pcPlus1 23
	IDEX:
		instruction halt 0 0 0
		pcPlus1 22
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 0 5 11
		branchTarget 19
		aluResult 11
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 89 starts
	pc 23
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 13
		pcPlus1 24
	IDEX:
		instruction add 0 0 17
		pcPlus1 23
		readRegA 0
		readRegB 0
		offset 17
	EXMEM:
		instruction halt 0 0 0
		branchTarget 19
		aluResult 11
		readRegB 0
	MEMWB:
		instruction sw 0 5 11
		writeData 13
	WBEND:
		instruction noop 0 0 0
		writeData 13

@@@
state before cycle 90 starts
	pc 24
	data memory:
		dataMem[ 0 ] 8454152
		dataMem[ 1 ] 8519689
		dataMem[ 2 ] 8650762
		dataMem[ 3 ] 18481154
		dataMem[ 4 ] 1835011
		dataMem[ 5 ] 16842749
		dataMem[ 6 ] 12910603
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 17
		dataMem[ 9 ] 13
		dataMem[ 10 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 17
		reg[ 2 ] 13
		reg[ 3 ] 13
		reg[ 4 ] 1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 25
	IDEX:
		instruction add 0 0 13
		pcPlus1 24
		readRegA 0
		readRegB 0
		offset 13
	EXMEM:
		instruction add 0 0 17
		branchTarget 19
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 13
	WBEND:
		instruction sw 0 5 11
		writeData 13
machine halted
total of 90 cycles executed
