# Reading pref.tcl
# do filter_sobel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:25 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv 
# -- Compiling module post_proc
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv(10): (vlog-13314) Defaulting port 'i_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	post_proc
# End time: 18:30:26 on Jan 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:26 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv 
# -- Compiling module address_kernel_counter
# 
# Top level modules:
# 	address_kernel_counter
# End time: 18:30:26 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:26 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv 
# -- Compiling module sccb_transmitter
# 
# Top level modules:
# 	sccb_transmitter
# End time: 18:30:26 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:26 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv 
# -- Compiling module configuration_rom
# 
# Top level modules:
# 	configuration_rom
# End time: 18:30:27 on Jan 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:27 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv 
# -- Compiling module camera_configuration
# 
# Top level modules:
# 	camera_configuration
# End time: 18:30:27 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/cam_config_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:27 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/cam_config_controller.sv 
# -- Compiling module cam_config_controller
# 
# Top level modules:
# 	cam_config_controller
# End time: 18:30:27 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:27 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv 
# -- Compiling module convolution_set
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv(10): (vlog-13314) Defaulting port 'i_kernel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv(11): (vlog-13314) Defaulting port 'i_pixel_area_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	convolution_set
# End time: 18:30:27 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:27 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv 
# -- Compiling module convolution
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv(11): (vlog-13314) Defaulting port 'i_kernel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv(12): (vlog-13314) Defaulting port 'i_pixel_area' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	convolution
# End time: 18:30:27 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:27 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv 
# -- Compiling module sqrt_stage
# 
# Top level modules:
# 	sqrt_stage
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:28 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv 
# -- Compiling module sqrt
# 
# Top level modules:
# 	sqrt
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:28 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv 
# -- Compiling module range_control
# 
# Top level modules:
# 	range_control
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:28 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv 
# -- Compiling module magnitude
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv(9): (vlog-13314) Defaulting port 'i_convolution_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	magnitude
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:28 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv 
# -- Compiling module window_buffer
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv(13): (vlog-13314) Defaulting port 'i_pixel_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	window_buffer
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:28 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv 
# -- Compiling module shift_register
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv(10): (vlog-13314) Defaulting port 'i_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	shift_register
# End time: 18:30:28 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv 
# -- Compiling module shift_fifo
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv(11): (vlog-13314) Defaulting port 'i_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	shift_fifo
# End time: 18:30:30 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv 
# -- Compiling module RAM
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv(14): (vlog-13314) Defaulting port 'i_write_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	RAM
# End time: 18:30:30 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv 
# -- Compiling module fifo
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv(11): (vlog-13314) Defaulting port 'i_write_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fifo
# End time: 18:30:31 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv 
# -- Compiling module pixel_capture
# 
# Top level modules:
# 	pixel_capture
# End time: 18:30:31 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv 
# -- Compiling module mux
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv(8): (vlog-13314) Defaulting port 'i_single_filter_convolution_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv(9): (vlog-13314) Defaulting port 'i_magnitude_value' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	mux
# End time: 18:30:31 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/main_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/main_control.sv 
# -- Compiling module main_control
# 
# Top level modules:
# 	main_control
# End time: 18:30:31 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/kernel_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/kernel_mem.sv 
# -- Compiling module kernel_mem
# 
# Top level modules:
# 	kernel_mem
# End time: 18:30:31 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:31 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv 
# -- Compiling module image_proc_top_design
# 
# Top level modules:
# 	image_proc_top_design
# End time: 18:30:32 on Jan 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:32 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 18:30:32 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/testbench {D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/testbench/testbench_filter_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:32 on Jan 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/testbench" D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/testbench/testbench_filter_test.sv 
# -- Compiling module testbench_filter_test
# 
# Top level modules:
# 	testbench_filter_test
# End time: 18:30:32 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench_filter_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench_filter_test 
# Start time: 18:30:33 on Jan 15,2023
# Loading sv_std.std
# Loading work.testbench_filter_test
# Loading work.image_proc_top_design
# Loading work.address_kernel_counter
# Loading work.kernel_mem
# Loading work.clock_divider
# Loading work.main_control
# Loading work.camera_configuration
# Loading work.configuration_rom
# Loading work.cam_config_controller
# Loading work.sccb_transmitter
# Loading work.pixel_capture
# Loading work.window_buffer
# Loading work.convolution_set
# Loading work.magnitude
# Loading work.sqrt
# Loading work.range_control
# Loading work.mux
# Loading work.post_proc
# ** Error: (vsim-3033) Instantiation of 'writer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_filter_test/image_proc_top_design_inst File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 320
#         Searched libraries:
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/220model
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/sgate
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_mf
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'RAM_16' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_filter_test/image_proc_top_design_inst File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 334
#         Searched libraries:
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/220model
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/sgate
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_mf
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'VGA' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_filter_test/image_proc_top_design_inst File: D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv Line: 351
#         Searched libraries:
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/220model
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/sgate
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_mf
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/Apps/Special/DevTools/fpga/intelFPGA_lite/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
#             D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./filter_sobel_run_msim_rtl_verilog.do PAUSED at line 34
# End time: 18:30:45 on Jan 15,2023, Elapsed time: 0:00:12
# Errors: 3, Warnings: 0
