// Seed: 4156448624
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7
    , id_12,
    output tri1 id_8,
    input wire id_9,
    output supply0 id_10
);
  assign id_3 = id_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd80
) (
    output tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3,
    input wire id_4,
    output wire id_5,
    input tri1 id_6,
    input tri _id_7,
    input supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    input tri1 id_11
);
  logic [-1 'b0 ~^  1 : id_7]
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_5,
      id_2,
      id_8,
      id_8,
      id_9,
      id_10,
      id_4,
      id_10
  );
  assign modCall_1.id_10 = 0;
  genvar id_41;
  assign id_5 = 1 / id_6;
  timeprecision 1ps;
endmodule
