{
    "name": "Multiple Compute Units (Asymmetrical) (C) ", 
    "description": [
        "This is simple example of vector addition to demonstrate how to connect each compute unit to different banks and how to use these compute units in host applications"
    ],
    "ndevice": [
        "xilinx_u50_xdma",
        "xilinx_v350-es1_xdma",
        "xilinx:u50:xdma",
        "xilinx_samsung_U2x4",
        "xilinx:samsung:U2x4",
        "xilinx:v350-es1:xdma",
        "zc",
        "zed"
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "host": {
        "host_exe": "host", 
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    }, 
    "key_concepts": [
        "Multiple Compute Units"
    ], 
    "keywords": [
        "#pragma HLS PIPELINE"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "compute_units": [
                        {
                            "arguments": [
                                {
                                    "name": "in1", 
                                    "memory": "DDR[0]"
                                }, 
                                {
                                    "name": "in2", 
                                    "memory": "DDR[0]"
                                }, 
                                {
                                    "name": "out_r", 
                                    "memory": "DDR[0]"
                                }
                            ]
                        }, 
                        {
                            "arguments": [
                                {
                                    "name": "in1", 
                                    "memory": "DDR[1]"
                                }, 
                                {
                                    "name": "in2", 
                                    "memory": "DDR[1]"
                                }, 
                                {
                                    "name": "out_r", 
                                    "memory": "DDR[1]"
                                }
                            ]
                        }, 
                        {
                            "arguments": [
                                {
                                    "name": "in1", 
                                    "memory": "PLRAM[0]"
                                }, 
                                {
                                    "name": "in2", 
                                    "memory": "PLRAM[0]"
                                }, 
                                {
                                    "name": "out_r", 
                                    "memory": "PLRAM[0]"
                                }
                            ]
                        }, 
                        {
                            "arguments": [
                                {
                                    "name": "in1", 
                                    "memory": "PLRAM[1]"
                                }, 
                                {
                                    "name": "in2", 
                                    "memory": "PLRAM[1]"
                                }, 
                                {
                                    "name": "out_r", 
                                    "memory": "PLRAM[1]"
                                }
                            ]
                        }
                    ], 
                    "location": "src/vadd.cpp", 
                    "name": "vadd", 
                    "num_compute_units": "4:vadd_1.vadd_2.vadd_3.vadd_4"
                }
            ], 
            "name": "vadd"
        }
    ] 
}
