<div id="pf298" class="pf w0 h0" data-page-no="298"><div class="pc pc298 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg298.png"/><div class="t m0 xdc h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SPI0_C2 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x50 h7 yff7 ff2 fs4 fc0 sc0 ls0">BIDIROE</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Bidirectional mode output enable</div><div class="t m0 x83 h7 y10b7 ff2 fs4 fc0 sc0 ls0 ws0">When bidirectional mode is enabled, because SPI pin control 0 (SPC0) is set to 1, the BIDIROE bit</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">determines whether the SPI data output driver is enabled to the single bidirectional SPI I/O pin. Depending</div><div class="t m0 x83 h7 y13b6 ff2 fs4 fc0 sc0 ls0 ws0">on whether the SPI is configured as a master or a slave, it uses the MOSI (MOMI) or MISO (SISO) pin,</div><div class="t m0 x83 h7 y13b7 ff2 fs4 fc0 sc0 ls0 ws0">respectively, as the single SPI data I/O pin. When SPC0 is 0, BIDIROE has no meaning or effect.</div><div class="t m0 x83 h7 y3aab ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Output driver disabled so SPI data I/O pin acts as an input</div><div class="t m0 x83 h7 y3aac ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI I/O pin enabled as an output</div><div class="t m0 x97 h7 y1b5f ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x91 h7 y1a6a ff2 fs4 fc0 sc0 ls0">RXDMAE</div><div class="t m0 x83 h7 y1b5f ff2 fs4 fc0 sc0 ls0 ws0">Receive DMA enable</div><div class="t m0 x83 h7 y162a ff2 fs4 fc0 sc0 ls0 ws0">This is the enable bit for a receive DMA request. When this bit is set to 1, a receive DMA request is</div><div class="t m0 x83 h7 y1ffd ff2 fs4 fc0 sc0 ls0 ws0">asserted when both SPRF and SPE are set, and the interrupt from SPRF is disabled.</div><div class="t m0 x83 h7 y3aad ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA request for receive is disabled and interrupt from SPRF is allowed</div><div class="t m0 x83 h7 y36eb ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA request for receive is enabled and interrupt from SPRF is disabled</div><div class="t m0 x97 h7 y11d7 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x50 h7 y120a ff2 fs4 fc0 sc0 ls0">SPISWAI</div><div class="t m0 x83 h7 y11d7 ff2 fs4 fc0 sc0 ls0 ws0">SPI stop in wait mode</div><div class="t m0 x83 h7 y3aae ff2 fs4 fc0 sc0 ls0 ws0">This bit is used for power conservation while the device is in wait mode.</div><div class="t m0 x83 h7 y3aaf ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SPI clocks continue to operate in wait mode</div><div class="t m0 x83 h7 y212e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI clocks stop when the MCU enters wait mode</div><div class="t m0 x97 h7 y3ab0 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x95 h7 y1b69 ff2 fs4 fc0 sc0 ls0">SPC0</div><div class="t m0 x83 h7 y3ab0 ff2 fs4 fc0 sc0 ls0 ws0">SPI pin control 0</div><div class="t m0 x83 h7 y3ab1 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables bidirectional pin configurations.</div><div class="t m0 x83 h7 y1654 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SPI uses separate pins for data input and data output (pin mode is normal).</div><div class="t m0 x5 h7 y3ab2 ff2 fs4 fc0 sc0 ls0 ws0">In master mode of operation: MISO is master in and MOSI is master out.</div><div class="t m0 x5 h7 y3ab3 ff2 fs4 fc0 sc0 ls0 ws0">In slave mode of operation: MISO is slave out and MOSI is slave in.</div><div class="t m0 x83 h7 y3ab4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SPI configured for single-wire bidirectional operation (pin mode is bidirectional).</div><div class="t m0 x5 h7 y3ab5 ff2 fs4 fc0 sc0 ls0 ws0">In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or</div><div class="t m0 x5 h7 y3ab6 ff2 fs4 fc0 sc0 ls0 ws0">master I/O when BIDIROE is 1.</div><div class="t m0 x5 h7 y3ab7 ff2 fs4 fc0 sc0 ls0 ws0">In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1;</div><div class="t m0 x5 h7 y3ab8 ff2 fs4 fc0 sc0 ls0 ws0">MOSI is not used by SPI.</div><div class="t m0 x9 h1b y3ab9 ff1 fsc fc0 sc0 ls0 ws0">37.3.3<span class="_ _b"> </span>SPI baud rate register (SPI<span class="ff7 ws24e">x</span>_BR)</div><div class="t m0 x9 hf y3aba ff3 fs5 fc0 sc0 ls0 ws0">Use this register to set the prescaler and bit rate divisor for an SPI master. This register</div><div class="t m0 x9 hf y3abb ff3 fs5 fc0 sc0 ls0 ws0">may be read or written at any time.</div><div class="t m0 x9 h7 y3abc ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_6000h base + 2h offset = 4007_6002h</div><div class="t m0 x81 h1d y3abd ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3abe ff2 fs4 fc0 sc0 ls0 ws28b">Read 0<span class="_ _f"> </span><span class="ws47c ve">SPPR[2:0] SPR[3:0]</span></div><div class="t m0 x8b h7 y373c ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y3abf ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">664<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf299" data-dest-detail='[665,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.498000px;bottom:100.517000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf299" data-dest-detail='[665,"XYZ",null,659.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:228.990000px;bottom:96.017200px;width:42.020000px;height:8.999800px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf299" data-dest-detail='[665,"XYZ",null,490.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:427.991000px;bottom:96.017200px;width:36.018000px;height:8.999800px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
