Task 0 ( 0/96, 0/6 ) is bound to cpu[s] 0 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 1 ( 1/96, 1/6 ) is bound to cpu[s] 4 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 10 ( 10/96, 4/6 ) is bound to cpu[s] 92 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 11 ( 11/96, 5/6 ) is bound to cpu[s] 96 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 12 ( 12/96, 0/6 ) is bound to cpu[s] 0 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 13 ( 13/96, 1/6 ) is bound to cpu[s] 4 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 14 ( 14/96, 2/6 ) is bound to cpu[s] 8 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 15 ( 15/96, 3/6 ) is bound to cpu[s] 88 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 16 ( 16/96, 4/6 ) is bound to cpu[s] 92 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 17 ( 17/96, 5/6 ) is bound to cpu[s] 96 on host e27n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 18 ( 18/96, 0/6 ) is bound to cpu[s] 0 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 19 ( 19/96, 1/6 ) is bound to cpu[s] 4 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 2 ( 2/96, 2/6 ) is bound to cpu[s] 8 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 20 ( 20/96, 2/6 ) is bound to cpu[s] 8 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 21 ( 21/96, 3/6 ) is bound to cpu[s] 88 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 22 ( 22/96, 4/6 ) is bound to cpu[s] 92 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 23 ( 23/96, 5/6 ) is bound to cpu[s] 96 on host e27n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 24 ( 24/96, 0/6 ) is bound to cpu[s] 0 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 25 ( 25/96, 1/6 ) is bound to cpu[s] 4 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 26 ( 26/96, 2/6 ) is bound to cpu[s] 8 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 27 ( 27/96, 3/6 ) is bound to cpu[s] 88 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 28 ( 28/96, 4/6 ) is bound to cpu[s] 92 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 29 ( 29/96, 5/6 ) is bound to cpu[s] 96 on host e27n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 3 ( 3/96, 3/6 ) is bound to cpu[s] 88 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 30 ( 30/96, 0/6 ) is bound to cpu[s] 0 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 31 ( 31/96, 1/6 ) is bound to cpu[s] 4 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 32 ( 32/96, 2/6 ) is bound to cpu[s] 8 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 33 ( 33/96, 3/6 ) is bound to cpu[s] 88 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 34 ( 34/96, 4/6 ) is bound to cpu[s] 92 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 35 ( 35/96, 5/6 ) is bound to cpu[s] 96 on host e27n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 36 ( 36/96, 0/6 ) is bound to cpu[s] 0 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 37 ( 37/96, 1/6 ) is bound to cpu[s] 4 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 38 ( 38/96, 2/6 ) is bound to cpu[s] 8 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 39 ( 39/96, 3/6 ) is bound to cpu[s] 88 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 4 ( 4/96, 4/6 ) is bound to cpu[s] 92 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 40 ( 40/96, 4/6 ) is bound to cpu[s] 92 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 41 ( 41/96, 5/6 ) is bound to cpu[s] 96 on host e27n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 42 ( 42/96, 0/6 ) is bound to cpu[s] 0 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 43 ( 43/96, 1/6 ) is bound to cpu[s] 4 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 44 ( 44/96, 2/6 ) is bound to cpu[s] 8 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 45 ( 45/96, 3/6 ) is bound to cpu[s] 88 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 46 ( 46/96, 4/6 ) is bound to cpu[s] 92 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 47 ( 47/96, 5/6 ) is bound to cpu[s] 96 on host e27n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 48 ( 48/96, 0/6 ) is bound to cpu[s] 0 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 49 ( 49/96, 1/6 ) is bound to cpu[s] 4 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 5 ( 5/96, 5/6 ) is bound to cpu[s] 96 on host e26n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 50 ( 50/96, 2/6 ) is bound to cpu[s] 8 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 51 ( 51/96, 3/6 ) is bound to cpu[s] 88 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 52 ( 52/96, 4/6 ) is bound to cpu[s] 92 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 53 ( 53/96, 5/6 ) is bound to cpu[s] 96 on host e27n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 54 ( 54/96, 0/6 ) is bound to cpu[s] 0 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 55 ( 55/96, 1/6 ) is bound to cpu[s] 4 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 56 ( 56/96, 2/6 ) is bound to cpu[s] 8 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 57 ( 57/96, 3/6 ) is bound to cpu[s] 88 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 58 ( 58/96, 4/6 ) is bound to cpu[s] 92 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 59 ( 59/96, 5/6 ) is bound to cpu[s] 96 on host e27n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 6 ( 6/96, 0/6 ) is bound to cpu[s] 0 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 60 ( 60/96, 0/6 ) is bound to cpu[s] 0 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 61 ( 61/96, 1/6 ) is bound to cpu[s] 4 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 62 ( 62/96, 2/6 ) is bound to cpu[s] 8 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 63 ( 63/96, 3/6 ) is bound to cpu[s] 88 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 64 ( 64/96, 4/6 ) is bound to cpu[s] 92 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 65 ( 65/96, 5/6 ) is bound to cpu[s] 96 on host e27n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 66 ( 66/96, 0/6 ) is bound to cpu[s] 0 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 67 ( 67/96, 1/6 ) is bound to cpu[s] 4 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 68 ( 68/96, 2/6 ) is bound to cpu[s] 8 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 69 ( 69/96, 3/6 ) is bound to cpu[s] 88 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 7 ( 7/96, 1/6 ) is bound to cpu[s] 4 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 70 ( 70/96, 4/6 ) is bound to cpu[s] 92 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 71 ( 71/96, 5/6 ) is bound to cpu[s] 96 on host e27n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 72 ( 72/96, 0/6 ) is bound to cpu[s] 0 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 73 ( 73/96, 1/6 ) is bound to cpu[s] 4 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 74 ( 74/96, 2/6 ) is bound to cpu[s] 8 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 75 ( 75/96, 3/6 ) is bound to cpu[s] 88 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 76 ( 76/96, 4/6 ) is bound to cpu[s] 92 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 77 ( 77/96, 5/6 ) is bound to cpu[s] 96 on host e27n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 78 ( 78/96, 0/6 ) is bound to cpu[s] 0 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 79 ( 79/96, 1/6 ) is bound to cpu[s] 4 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 8 ( 8/96, 2/6 ) is bound to cpu[s] 8 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 80 ( 80/96, 2/6 ) is bound to cpu[s] 8 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 81 ( 81/96, 3/6 ) is bound to cpu[s] 88 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 82 ( 82/96, 4/6 ) is bound to cpu[s] 92 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 83 ( 83/96, 5/6 ) is bound to cpu[s] 96 on host e27n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 84 ( 84/96, 0/6 ) is bound to cpu[s] 0 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 85 ( 85/96, 1/6 ) is bound to cpu[s] 4 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 86 ( 86/96, 2/6 ) is bound to cpu[s] 8 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 87 ( 87/96, 3/6 ) is bound to cpu[s] 88 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 88 ( 88/96, 4/6 ) is bound to cpu[s] 92 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 89 ( 89/96, 5/6 ) is bound to cpu[s] 96 on host e27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 9 ( 9/96, 3/6 ) is bound to cpu[s] 88 on host e27n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 90 ( 90/96, 0/6 ) is bound to cpu[s] 0 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 91 ( 91/96, 1/6 ) is bound to cpu[s] 4 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 92 ( 92/96, 2/6 ) is bound to cpu[s] 8 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 93 ( 93/96, 3/6 ) is bound to cpu[s] 88 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 94 ( 94/96, 4/6 ) is bound to cpu[s] 92 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 95 ( 95/96, 5/6 ) is bound to cpu[s] 96 on host e27n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
