event 1 is

  .add[12 .mul[-1 @cval]]    > cval
 @cval > portb
;




0 > cval


.oru[ 112 .andu[ 247 @osccon]] > osccon



0>trisb
0>anselb


0>portb


.clearbit[tmr1cs0 .clearbit[tmr1ge .setbit[t1ckps1 .setbit[t1ckps0 .clearbit[not-t1sync .clearbit[t1oscen @t1con]]]]]] > t1con

.setbit[tmr1ie @pie1] > pie1 
.setbit[peie @intcon] > intcon 
.setbit[tmr1on @t1con] > t1con 
.setbit[gie @intcon] > intcon 




