Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 16:57:05 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.875ns  (required time - arrival time)
  Source:                 sad_calculator/sadCalc/right_cache_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sad_calculator/sadCalc/smallest_diff_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        14.454ns  (logic 5.024ns (34.759%)  route 9.430ns (65.241%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 7.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=1589, unplaced)      0.584    -3.108    sad_calculator/sadCalc/clk_100
                         FDRE                                         r  sad_calculator/sadCalc/right_cache_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 f  sad_calculator/sadCalc/right_cache_reg[3][1]/Q
                         net (fo=5, unplaced)         0.993    -1.659    sad_calculator/sadCalc/right_cache_reg[3]_27[1]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.364 f  sad_calculator/sadCalc/i__carry_i_19__3/O
                         net (fo=1, unplaced)         0.902    -0.462    sad_calculator/sadCalc/i__carry_i_19__3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    -0.338 r  sad_calculator/sadCalc/i__carry_i_11__3/O
                         net (fo=1, unplaced)         0.902     0.564    sad_calculator/sadCalc/i__carry_i_11__3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     0.688 r  sad_calculator/sadCalc/i__carry_i_3__7/O
                         net (fo=1, unplaced)         0.000     0.688    sad_calculator/sadCalc/i__carry_i_3__7_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.268 r  sad_calculator/sadCalc/diff10_inferred__5/i__carry/O[2]
                         net (fo=5, unplaced)         1.142     2.410    sad_calculator/sadCalc/diff10[2]
                         LUT5 (Prop_lut5_I1_O)        0.301     2.711 r  sad_calculator/sadCalc/i___0_carry__0_i_24/O
                         net (fo=1, unplaced)         0.449     3.160    sad_calculator/sadCalc/i___0_carry__0_i_24_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.284 r  sad_calculator/sadCalc/i___0_carry__0_i_13/O
                         net (fo=2, unplaced)         0.913     4.197    sad_calculator/sadCalc/i___0_carry__0_i_13_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.321 r  sad_calculator/sadCalc/i___0_carry__0_i_2/O
                         net (fo=2, unplaced)         0.460     4.781    sad_calculator/sadCalc/i___0_carry__0_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.905 r  sad_calculator/sadCalc/i___0_carry__0_i_6/O
                         net (fo=1, unplaced)         0.000     4.905    sad_calculator/sadCalc/i___0_carry__0_i_6_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.303 r  sad_calculator/sadCalc/diff0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.303    sad_calculator/sadCalc/diff0_inferred__0/i___0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.538 r  sad_calculator/sadCalc/diff0_inferred__0/i___0_carry__1/O[0]
                         net (fo=3, unplaced)         0.488     6.026    sad_calculator/sadCalc/diff0_inferred__0/i___0_carry__1_n_7
                         LUT3 (Prop_lut3_I1_O)        0.295     6.321 r  sad_calculator/sadCalc/i___87_carry__1_i_2/O
                         net (fo=1, unplaced)         0.639     6.960    sad_calculator/sadCalc/i___87_carry__1_i_2_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     7.574 f  sad_calculator/sadCalc/diff0_inferred__0/i___87_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     8.203    sad_calculator/sadCalc/diff0[11]
                         LUT4 (Prop_lut4_I0_O)        0.307     8.510 f  sad_calculator/sadCalc/smallest_diff[11]_i_2/O
                         net (fo=2, unplaced)         0.430     8.940    sad_calculator/sadCalc/diff[11]
                         LUT4 (Prop_lut4_I1_O)        0.124     9.064 r  sad_calculator/sadCalc/best_offset0_carry__0_i_1/O
                         net (fo=1, unplaced)         0.639     9.703    sad_calculator/sadCalc/best_offset0_carry__0_i_1_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.467    10.170 r  sad_calculator/sadCalc/best_offset0_carry__0/CO[1]
                         net (fo=2, unplaced)         0.323    10.493    sad_calculator/sadCalc/best_offset0_carry__0_n_2
                         LUT3 (Prop_lut3_I1_O)        0.332    10.825 r  sad_calculator/sadCalc/smallest_diff[11]_i_1/O
                         net (fo=12, unplaced)        0.521    11.346    sad_calculator/sadCalc/smallest_diff[11]_i_1_n_0
                         FDSE                                         r  sad_calculator/sadCalc/smallest_diff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     5.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     6.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=1589, unplaced)      0.439     7.206    sad_calculator/sadCalc/clk_100
                         FDSE                                         r  sad_calculator/sadCalc/smallest_diff_reg[0]/C
                         clock pessimism             -0.459     6.747    
                         clock uncertainty           -0.074     6.674    
                         FDSE (Setup_fdse_C_CE)      -0.202     6.472    sad_calculator/sadCalc/smallest_diff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                 -4.875    




