{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734058158884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734058158884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:49:18 2024 " "Processing started: Thu Dec 12 21:49:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734058158884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734058158884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734058158884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734058159207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159566 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159568 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/altera/13.0sp1/Lab6/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-machine " "Found design unit 1: fsm-machine" {  } { { "fsm.vhd" "" { Text "C:/altera/13.0sp1/Lab6/fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159570 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/altera/13.0sp1/Lab6/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159572 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159576 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/Lab6/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-Behavior " "Found design unit 1: ALU2-Behavior" {  } { { "ALU2.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159579 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-Behavior " "Found design unit 1: ALU3-Behavior" {  } { { "ALU3.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "C:/altera/13.0sp1/Lab6/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Found entity 1: block3" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734058159585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734058159585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block3 " "Elaborating entity \"block3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734058159616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "block3.bdf" "inst5" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 504 592 768 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734058159619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst4 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst4\"" {  } { { "block3.bdf" "inst4" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 392 96 296 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734058159621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst\"" {  } { { "block3.bdf" "inst" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 240 656 856 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734058159624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst20 " "Elaborating entity \"reg\" for hierarchy \"reg:inst20\"" {  } { { "block3.bdf" "inst20" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 56 360 512 168 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734058159625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734058159627 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "w\[3\] decoder decoder:inst3 " "Port \"w\[3\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159644 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[10\] decoder decoder:inst3 " "Port \"y\[10\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159644 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[11\] decoder decoder:inst3 " "Port \"y\[11\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[12\] decoder decoder:inst3 " "Port \"y\[12\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[13\] decoder decoder:inst3 " "Port \"y\[13\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[14\] decoder decoder:inst3 " "Port \"y\[14\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[15\] decoder decoder:inst3 " "Port \"y\[15\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[8\] decoder decoder:inst3 " "Port \"y\[8\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "y\[9\] decoder decoder:inst3 " "Port \"y\[9\]\" does not exist in entity definition of \"decoder\".  The port's range differs between the entity definition and its actual instantiation, \"decoder:inst3\"." {  } { { "block3.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 288 336 496 368 "inst3" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "current_state\[3\] fsm fsm:inst4 " "Port \"current_state\[3\]\" does not exist in entity definition of \"fsm\".  The port's range differs between the entity definition and its actual instantiation, \"fsm:inst4\"." {  } { { "block3.bdf" "inst4" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 392 96 296 504 "inst4" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1734058159645 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four\[3\] GND " "Pin \"R_First_Four\[3\]\" is stuck at GND" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 328 1088 1274 344 "R_First_Four\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734058159835 "|block3|R_First_Four[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four\[2\] GND " "Pin \"R_First_Four\[2\]\" is stuck at GND" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 328 1088 1274 344 "R_First_Four\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734058159835 "|block3|R_First_Four[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four\[1\] GND " "Pin \"R_First_Four\[1\]\" is stuck at GND" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 328 1088 1274 344 "R_First_Four\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734058159835 "|block3|R_First_Four[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_First_Four\[0\] GND " "Pin \"R_First_Four\[0\]\" is stuck at GND" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 328 1088 1274 344 "R_First_Four\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734058159835 "|block3|R_First_Four[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734058159835 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734058159851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734058159966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058159966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_A " "No output dependent on input pin \"reset_A\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 112 144 312 128 "reset_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|reset_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 80 152 320 96 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_B " "No output dependent on input pin \"reset_B\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 152 720 888 168 "reset_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|reset_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 88 728 896 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "No output dependent on input pin \"En\"" {  } { { "block3.bdf" "" { Schematic "C:/altera/13.0sp1/Lab6/block3.bdf" { { 320 112 280 336 "En" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734058160000 "|block3|En"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734058160000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734058160001 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734058160001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734058160001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734058160001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734058160026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:49:20 2024 " "Processing ended: Thu Dec 12 21:49:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734058160026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734058160026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734058160026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734058160026 ""}
