#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5634fe6d7320 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x5634fe6f2e30_0 .net "bench_clk", 0 0, L_0x5634fe6f3520;  1 drivers
v0x5634fe6f2ef0_0 .net "bench_in_data", 7 0, L_0x5634fe6f37f0;  1 drivers
v0x5634fe6f2f90_0 .net "bench_in_ready", 0 0, v0x5634fe6f27d0_0;  1 drivers
v0x5634fe6f3030_0 .net "bench_in_valid", 0 0, L_0x5634fe6f3700;  1 drivers
v0x5634fe6f30d0_0 .net "bench_out_data", 7 0, v0x5634fe6f2950_0;  1 drivers
L_0x7f5a610a5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5634fe6f3170_0 .net "bench_out_ready", 0 0, L_0x7f5a610a5018;  1 drivers
v0x5634fe6f3240_0 .net "bench_out_valid", 0 0, v0x5634fe6f2af0_0;  1 drivers
v0x5634fe6f3310_0 .var "bench_reset", 0 0;
v0x5634fe6f33b0_0 .net "bench_reset_n", 0 0, L_0x5634fe6f35c0;  1 drivers
v0x5634fe6f3480_0 .var "indata_array", 0 10;
L_0x5634fe6f3520 .part v0x5634fe6f3480_0, 10, 1;
L_0x5634fe6f35c0 .part v0x5634fe6f3480_0, 9, 1;
L_0x5634fe6f3700 .part v0x5634fe6f3480_0, 8, 1;
L_0x5634fe6f37f0 .part v0x5634fe6f3480_0, 0, 8;
S_0x5634fe6d74b0 .scope module, "inst" "altera_avalon_st_idle_remover" 2 47, 3 1 0, S_0x5634fe6d7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "in_ready";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 8 "in_data";
    .port_info 5 /INPUT 1 "out_ready";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 8 "out_data";
L_0x7f5a610a5060 .functor BUFT 1, C4<01001010>, C4<0>, C4<0>, C4<0>;
v0x5634fe6c5e00_0 .net/2u *"_ivl_0", 7 0, L_0x7f5a610a5060;  1 drivers
L_0x7f5a610a50a8 .functor BUFT 1, C4<01001101>, C4<0>, C4<0>, C4<0>;
v0x5634fe6c61e0_0 .net/2u *"_ivl_4", 7 0, L_0x7f5a610a50a8;  1 drivers
v0x5634fe6c6280_0 .net "clk", 0 0, L_0x5634fe6f3520;  alias, 1 drivers
v0x5634fe6f2520_0 .net "escape_char", 0 0, L_0x5634fe6f3a90;  1 drivers
v0x5634fe6f25e0_0 .net "idle_char", 0 0, L_0x5634fe6f39a0;  1 drivers
v0x5634fe6f26f0_0 .net "in_data", 7 0, L_0x5634fe6f37f0;  alias, 1 drivers
v0x5634fe6f27d0_0 .var "in_ready", 0 0;
v0x5634fe6f2890_0 .net "in_valid", 0 0, L_0x5634fe6f3700;  alias, 1 drivers
v0x5634fe6f2950_0 .var "out_data", 7 0;
v0x5634fe6f2a30_0 .net "out_ready", 0 0, L_0x7f5a610a5018;  alias, 1 drivers
v0x5634fe6f2af0_0 .var "out_valid", 0 0;
v0x5634fe6f2bb0_0 .var "received_esc", 0 0;
v0x5634fe6f2c70_0 .net "reset_n", 0 0, L_0x5634fe6f35c0;  alias, 1 drivers
E_0x5634fe6d3aa0/0 .event edge, v0x5634fe6f2a30_0, v0x5634fe6f2890_0, v0x5634fe6f25e0_0, v0x5634fe6f2bb0_0;
E_0x5634fe6d3aa0/1 .event edge, v0x5634fe6f2520_0, v0x5634fe6f26f0_0;
E_0x5634fe6d3aa0 .event/or E_0x5634fe6d3aa0/0, E_0x5634fe6d3aa0/1;
E_0x5634fe6c0e60/0 .event negedge, v0x5634fe6f2c70_0;
E_0x5634fe6c0e60/1 .event posedge, v0x5634fe6c6280_0;
E_0x5634fe6c0e60 .event/or E_0x5634fe6c0e60/0, E_0x5634fe6c0e60/1;
L_0x5634fe6f39a0 .cmp/eq 8, L_0x5634fe6f37f0, L_0x7f5a610a5060;
L_0x5634fe6f3a90 .cmp/eq 8, L_0x5634fe6f37f0, L_0x7f5a610a50a8;
    .scope S_0x5634fe6d74b0;
T_0 ;
    %wait E_0x5634fe6c0e60;
    %load/vec4 v0x5634fe6f2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fe6f2bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5634fe6f2890_0;
    %load/vec4 v0x5634fe6f27d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5634fe6f2520_0;
    %load/vec4 v0x5634fe6f2bb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fe6f2bb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5634fe6f2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fe6f2bb0_0, 0;
T_0.6 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5634fe6d74b0;
T_1 ;
    %wait E_0x5634fe6d3aa0;
    %load/vec4 v0x5634fe6f2a30_0;
    %store/vec4 v0x5634fe6f27d0_0, 0, 1;
    %load/vec4 v0x5634fe6f2890_0;
    %load/vec4 v0x5634fe6f25e0_0;
    %inv;
    %and;
    %load/vec4 v0x5634fe6f2bb0_0;
    %load/vec4 v0x5634fe6f2520_0;
    %inv;
    %or;
    %and;
    %store/vec4 v0x5634fe6f2af0_0, 0, 1;
    %load/vec4 v0x5634fe6f2bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5634fe6f26f0_0;
    %pushi/vec4 32, 0, 8;
    %xor;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5634fe6f26f0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5634fe6f2950_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5634fe6d7320;
T_2 ;
    %vpi_call 2 37 "$dumpfile", "98.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5634fe6d7320 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fe6f3310_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5634fe6d7320;
T_3 ;
    %delay 5, 0;
    %vpi_func 2 44 "$random" 32 {0 0 0};
    %pad/s 11;
    %store/vec4 v0x5634fe6f3480_0, 0, 11;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5634fe6d7320;
T_4 ;
    %vpi_call 2 60 "$monitor", $time, " bench_reset = %b, clk = %b , reset_n = %b , in_valid = %b , in_data = %b , out_ready = %b , in_ready = %b , out_valid = %b , out_data = %b  ", v0x5634fe6f3310_0, v0x5634fe6f2e30_0, v0x5634fe6f33b0_0, v0x5634fe6f3030_0, v0x5634fe6f2ef0_0, v0x5634fe6f3170_0, v0x5634fe6f2f90_0, v0x5634fe6f3240_0, v0x5634fe6f30d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5634fe6d7320;
T_5 ;
    %delay 199, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/98_tb.v";
    "wavedrom_dataset/verilog_modules/94.v";
