<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p342" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_342{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_342{left:80px;bottom:51px;letter-spacing:0.11px;}
#t3_342{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_342{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_342{left:145px;bottom:878px;letter-spacing:0.14px;}
#t6_342{left:145px;bottom:851px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t7_342{left:145px;bottom:836px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t8_342{left:145px;bottom:822px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t9_342{left:169px;bottom:807px;letter-spacing:-0.25px;word-spacing:0.04px;}
#ta_342{left:169px;bottom:792px;letter-spacing:-0.25px;word-spacing:0.02px;}
#tb_342{left:193px;bottom:777px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tc_342{left:216px;bottom:763px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#td_342{left:216px;bottom:748px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#te_342{left:216px;bottom:733px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tf_342{left:377px;bottom:733px;letter-spacing:-0.23px;word-spacing:-0.01px;}
#tg_342{left:240px;bottom:718px;letter-spacing:-0.24px;word-spacing:0.03px;}
#th_342{left:240px;bottom:704px;letter-spacing:-0.24px;}
#ti_342{left:240px;bottom:689px;letter-spacing:-0.21px;word-spacing:0.03px;}
#tj_342{left:282px;bottom:689px;letter-spacing:-0.23px;word-spacing:-0.03px;}
#tk_342{left:406px;bottom:689px;letter-spacing:-0.23px;word-spacing:-0.04px;}
#tl_342{left:169px;bottom:674px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tm_342{left:145px;bottom:631px;letter-spacing:0.18px;}
#tn_342{left:145px;bottom:604px;letter-spacing:-0.08px;}
#to_342{left:170px;bottom:605px;letter-spacing:-0.27px;}
#tp_342{left:191px;bottom:604px;letter-spacing:-0.11px;}
#tq_342{left:145px;bottom:587px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tr_342{left:145px;bottom:544px;letter-spacing:0.17px;}
#ts_342{left:145px;bottom:515px;letter-spacing:-0.12px;}
#tt_342{left:275px;bottom:515px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tu_342{left:436px;bottom:516px;letter-spacing:-0.01px;}
#tv_342{left:529px;bottom:515px;letter-spacing:-0.08px;}
#tw_342{left:145px;bottom:486px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tx_342{left:275px;bottom:463px;letter-spacing:-0.1px;word-spacing:0.06px;}
#ty_342{left:378px;bottom:464px;letter-spacing:-0.01px;}
#tz_342{left:471px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t10_342{left:145px;bottom:434px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t11_342{left:275px;bottom:434px;letter-spacing:-0.11px;}
#t12_342{left:275px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t13_342{left:145px;bottom:388px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t14_342{left:275px;bottom:388px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_342{left:658px;bottom:388px;letter-spacing:-0.13px;word-spacing:0.09px;}
#t16_342{left:275px;bottom:371px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t17_342{left:418px;bottom:371px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t18_342{left:145px;bottom:342px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t19_342{left:275px;bottom:320px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1a_342{left:446px;bottom:320px;letter-spacing:-0.24px;}
#t1b_342{left:485px;bottom:320px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1c_342{left:275px;bottom:303px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#t1d_342{left:313px;bottom:304px;letter-spacing:-0.23px;}
#t1e_342{left:355px;bottom:303px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1f_342{left:275px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t1g_342{left:145px;bottom:257px;letter-spacing:-0.11px;}
#t1h_342{left:275px;bottom:257px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1i_342{left:703px;bottom:257px;letter-spacing:-0.13px;}
#t1j_342{left:275px;bottom:240px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1k_342{left:432px;bottom:240px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1l_342{left:275px;bottom:223px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1m_342{left:145px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t1n_342{left:275px;bottom:194px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_342{left:275px;bottom:177px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1p_342{left:576px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1q_342{left:275px;bottom:161px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1r_342{left:145px;bottom:132px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1s_342{left:275px;bottom:132px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_342{left:628px;bottom:133px;letter-spacing:-0.27px;}
#t1u_342{left:649px;bottom:132px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1v_342{left:275px;bottom:115px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1w_342{left:657px;bottom:116px;letter-spacing:-0.27px;}
#t1x_342{left:678px;bottom:115px;letter-spacing:-0.08px;word-spacing:-0.33px;}
#t1y_342{left:275px;bottom:98px;letter-spacing:-0.11px;}

.s1_342{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_342{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_342{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_342{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_342{font-size:12px;font-family:LucidaSansTypewriteXOblique_4h3;color:#000;}
.s6_342{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s7_342{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_342{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s9_342{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_342{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts342" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteXOblique_4h3;
	src: url("fonts/LucidaSansTypewriteXOblique_4h3.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg342" style="-webkit-user-select: none;"><object width="825" height="990" data="342/342.svg" type="image/svg+xml" id="pdf342" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_342" class="t s1_342">ARM Instructions </span>
<span id="t2_342" class="t s2_342">A4-192 </span><span id="t3_342" class="t s1_342">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_342" class="t s2_342">ARM DDI 0100I </span>
<span id="t5_342" class="t s3_342">Operation </span>
<span id="t6_342" class="t v0_342 s4_342">MemoryAccess(B-bit, E-bit) </span>
<span id="t7_342" class="t v0_342 s4_342">processor_id = ExecutingProcessor() </span>
<span id="t8_342" class="t v0_342 s4_342">if ConditionPassed(cond) then </span>
<span id="t9_342" class="t v0_342 s4_342">address = start_address </span>
<span id="ta_342" class="t v0_342 s4_342">for i = 0 to 15 </span>
<span id="tb_342" class="t v0_342 s4_342">if register_list[i] == 1 </span>
<span id="tc_342" class="t v0_342 s4_342">Memory[address,4] = Ri_usr </span>
<span id="td_342" class="t v0_342 s4_342">address = address + 4 </span>
<span id="te_342" class="t v0_342 s4_342">if Shared(address) then </span><span id="tf_342" class="t v0_342 s4_342">/* from ARMv6 */ </span>
<span id="tg_342" class="t v0_342 s4_342">physical_address = TLB(address) </span>
<span id="th_342" class="t v0_342 s4_342">ClearExclusiveByAddress(physical_address,processor_id,4) </span>
<span id="ti_342" class="t v0_342 s4_342">/* See </span><span id="tj_342" class="t v0_342 s5_342">Summary of operation </span><span id="tk_342" class="t v0_342 s4_342">on page A2-49 */ </span>
<span id="tl_342" class="t v0_342 s4_342">assert end_address == address - 4 </span>
<span id="tm_342" class="t s3_342">Usage </span>
<span id="tn_342" class="t s6_342">Use </span><span id="to_342" class="t v0_342 s4_342">STM </span><span id="tp_342" class="t s6_342">(2) to store the User mode registers when the processor is in a privileged mode (useful when </span>
<span id="tq_342" class="t s6_342">performing process swaps, and in instruction emulators). </span>
<span id="tr_342" class="t s3_342">Notes </span>
<span id="ts_342" class="t s7_342">Write-back </span><span id="tt_342" class="t s6_342">Setting bit 21, the W bit, has </span><span id="tu_342" class="t s8_342">UNPREDICTABLE </span><span id="tv_342" class="t s6_342">results. </span>
<span id="tw_342" class="t s7_342">User and System mode </span>
<span id="tx_342" class="t s6_342">This instruction is </span><span id="ty_342" class="t s8_342">UNPREDICTABLE </span><span id="tz_342" class="t s6_342">in User or System mode. </span>
<span id="t10_342" class="t s7_342">Base register mode </span><span id="t11_342" class="t s6_342">For the purpose of address calculation, the base register is read from the current </span>
<span id="t12_342" class="t s6_342">processor mode registers, not the User mode registers. </span>
<span id="t13_342" class="t s7_342">Data Abort </span><span id="t14_342" class="t s6_342">For details of the effects of the instruction if a Data Abort occurs, see </span><span id="t15_342" class="t s9_342">Effects of </span>
<span id="t16_342" class="t s9_342">data-aborted instructions </span><span id="t17_342" class="t s6_342">on page A2-21. </span>
<span id="t18_342" class="t s7_342">Non word-aligned addresses </span>
<span id="t19_342" class="t s6_342">For CP15_reg1_Ubit == 0, the </span><span id="t1a_342" class="t v0_342 s4_342">STM[2] </span><span id="t1b_342" class="t s6_342">instruction ignores the least significant two </span>
<span id="t1c_342" class="t s6_342">bits of </span><span id="t1d_342" class="t v0_342 s4_342">address</span><span id="t1e_342" class="t s6_342">. For CP15_reg1_Ubit == 1, all non-word aligned accesses cause an </span>
<span id="t1f_342" class="t s6_342">alignment fault </span>
<span id="t1g_342" class="t s7_342">Alignment </span><span id="t1h_342" class="t s6_342">If an implementation includes a System Control coprocessor (see Chapter B3 </span><span id="t1i_342" class="t s9_342">The </span>
<span id="t1j_342" class="t s9_342">System Control Coprocessor</span><span id="t1k_342" class="t s6_342">), and alignment checking is enabled, an address with </span>
<span id="t1l_342" class="t s6_342">bits[1:0] != 0b00 causes an alignment exception. </span>
<span id="t1m_342" class="t s7_342">Time order </span><span id="t1n_342" class="t s6_342">The time order of the accesses to individual words of memory generated by this </span>
<span id="t1o_342" class="t s6_342">instruction is only defined in some circumstances. See </span><span id="t1p_342" class="t s9_342">Memory access restrictions </span>
<span id="t1q_342" class="t s6_342">on page B2-13 for details. </span>
<span id="t1r_342" class="t s7_342">Banked registers </span><span id="t1s_342" class="t s6_342">In ARM architecture versions earlier than ARMv6, this form of </span><span id="t1t_342" class="t v0_342 s4_342">STM </span><span id="t1u_342" class="t s6_342">must not be </span>
<span id="t1v_342" class="t s6_342">followed by an instruction that accesses banked registers (a following </span><span id="t1w_342" class="t v0_342 s4_342">NOP </span><span id="t1x_342" class="t s6_342">is a good </span>
<span id="t1y_342" class="t s6_342">way to ensure this). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
