;redcode
;assert 1
	SPL 0, <-902
	SPL 700, -600
	MOV -51, <-20
	SPL -81, @-20
	SPL -700, -600
	MOV #10, 220
	SPL <-400, -608
	SPL -700, -600
	MOV -9, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @129, 106
	SUB @122, 105
	SUB @-129, 606
	ADD @200, 62
	SPL -700, -600
	MOV -9, <-20
	ADD @200, 62
	JMZ <121, 103
	SUB -12, @10
	SUB @122, 105
	MOV 0, <-220
	ADD @200, 62
	SUB @120, 6
	MOV 0, <-220
	MOV @0, 22
	SPL 0, <-902
	SPL 300, 90
	SUB <-127, 130
	SLT <0, @2
	JMZ -51, @-20
	DJN -1, @-20
	MOV @0, 22
	SUB 100, -109
	SPL 0, <-902
	ADD -130, 9
	SUB @720, 6
	ADD -130, 9
	SUB 100, -109
	ADD -130, 9
	SUB <-127, 130
	SPL 0, <-902
	ADD -130, 9
	SPL 0, <-902
	DJN @72, #700
	SUB <127, 100
	MOV -51, <-20
	MOV -51, <-20
	MOV -51, <-20
	SPL 0, <-902
	MOV -51, <-20
	MOV -51, <-20
