#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  4 10:13:28 2025
# Process ID: 33573
# Current directory: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1
# Command line: vivado -log test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_top.tcl -notrace
# Log file: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top.vdi
# Journal file: /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/vivado.jou
# Running On        :woodongnotbook
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency     :2304.008 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8153 MB
# Swap memory       :2147 MB
# Total Virtual     :10301 MB
# Available Virtual :6725 MB
#-----------------------------------------------------------
source test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.719 ; gain = 0.027 ; free physical = 2612 ; free virtual = 6048
Command: link_design -top test_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.820 ; gain = 0.000 ; free physical = 2332 ; free virtual = 5768
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.srcs/sources_1/new/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.414 ; gain = 0.000 ; free physical = 2236 ; free virtual = 5671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1967.164 ; gain = 90.781 ; free physical = 2206 ; free virtual = 5641

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.914 ; gain = 439.750 ; free physical = 1780 ; free virtual = 5232

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Phase 1 Initialization | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Retarget | Checksum: 2a8f1ca93
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Constant propagation | Checksum: 2a8f1ca93
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Sweep | Checksum: 2a8f1ca93
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
BUFG optimization | Checksum: 2a8f1ca93
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Shift Register Optimization | Checksum: 2a8f1ca93
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Post Processing Netlist | Checksum: 2a8f1ca93
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Phase 9 Finalization | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1467 ; free virtual = 4918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4918
Ending Netlist Obfuscation Task | Checksum: 2a8f1ca93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.750 ; gain = 0.000 ; free physical = 1466 ; free virtual = 4918
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2717.750 ; gain = 841.367 ; free physical = 1466 ; free virtual = 4918
INFO: [Vivado 12-24828] Executing command : report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
Command: report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/woodong-notebook/tools/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1455 ; free virtual = 4906
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1455 ; free virtual = 4906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1455 ; free virtual = 4906
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1456 ; free virtual = 4908
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1456 ; free virtual = 4908
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1456 ; free virtual = 4908
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1456 ; free virtual = 4908
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b693d4d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b693d4d7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23a7665cd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23a7665cd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904
Phase 1 Placer Initialization | Checksum: 23a7665cd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1b693d4d7

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4904
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1441 ; free virtual = 4893
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_top_utilization_placed.rpt -pb test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1445 ; free virtual = 4897
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4881
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4881
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4881
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4881
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1426 ; free virtual = 4879
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1426 ; free virtual = 4879
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1426 ; free virtual = 4879
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2805.793 ; gain = 0.000 ; free physical = 1426 ; free virtual = 4879
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bbf1a6a0 ConstDB: 0 ShapeSum: 5a20d1e0 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b8535b65 | NumContArr: 49dde2ce | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28783336d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2868.746 ; gain = 17.945 ; free physical = 1313 ; free virtual = 4766

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28783336d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.746 ; gain = 48.945 ; free physical = 1283 ; free virtual = 4735

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28783336d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.746 ; gain = 48.945 ; free physical = 1283 ; free virtual = 4735

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28783336d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28783336d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293cf58ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718
Phase 4 Initial Routing | Checksum: 293cf58ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718
Phase 5 Rip-up And Reroute | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718
Phase 7 Post Hold Fix | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0285418 %
  Global Horizontal Routing Utilization  = 0.0104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 30e34c96e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718
Total Elapsed time in route_design: 13.86 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1b2c60908

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b2c60908

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 65.945 ; free physical = 1266 ; free virtual = 4718

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2916.746 ; gain = 110.953 ; free physical = 1266 ; free virtual = 4718
INFO: [Vivado 12-24828] Executing command : report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
Command: report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
Command: report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file test_top_route_status.rpt -pb test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file test_top_bus_skew_routed.rpt -pb test_top_bus_skew_routed.pb -rpx test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
Command: report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file test_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4713
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4713
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4713
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4713
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4713
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4714
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3029.984 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4714
INFO: [Common 17-1381] The checkpoint '/home/woodong-notebook/workspace/05_verilog/01_lab/01_combinational_logic/01_combinatinal_logic.runs/impl_1/test_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 10:14:10 2025...
