$date
	Thu Apr  6 01:44:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var reg 4 ! i [3:0] $end
$upscope $end
$scope module mux_tb $end
$var reg 2 " s [1:0] $end
$upscope $end
$scope module mux_tb $end
$var wire 1 # o $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
b0 !
$end
#10
1#
b1 !
#20
0#
b10 !
#30
1#
b11 !
#40
0#
b100 !
#50
1#
b101 !
#60
0#
b110 !
#70
1#
b111 !
#80
0#
b1000 !
#90
1#
b1001 !
#100
0#
b1010 !
#110
1#
b1011 !
#120
0#
b1100 !
#130
1#
b1101 !
#140
0#
b1110 !
#150
1#
b1111 !
#160
0#
b1 "
b0 !
#170
b1 !
#180
1#
b10 !
#190
b11 !
#200
0#
b100 !
#210
b101 !
#220
1#
b110 !
#230
b111 !
#240
0#
b1000 !
#250
b1001 !
#260
1#
b1010 !
#270
b1011 !
#280
0#
b1100 !
#290
b1101 !
#300
1#
b1110 !
#310
b1111 !
#320
0#
b10 "
b0 !
#330
b1 !
#340
b10 !
#350
b11 !
#360
1#
b100 !
#370
b101 !
#380
b110 !
#390
b111 !
#400
0#
b1000 !
#410
b1001 !
#420
b1010 !
#430
b1011 !
#440
1#
b1100 !
#450
b1101 !
#460
b1110 !
#470
b1111 !
#480
0#
b11 "
b0 !
#490
b1 !
#500
b10 !
#510
b11 !
#520
b100 !
#530
b101 !
#540
b110 !
#550
b111 !
#560
1#
b1000 !
#570
b1001 !
#580
b1010 !
#590
b1011 !
#600
b1100 !
#610
b1101 !
#620
b1110 !
#630
b1111 !
#640
