
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 437.852 ; gain = 98.332
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 556.660 ; gain = 106.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:56]
INFO: [Synth 8-3491] module 'design_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:5940' bound to instance 'design_1_i' of component 'design_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:112]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:5988]
INFO: [Synth 8-638] synthesizing module 'AXI_control_imp_V4XRSA' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3536]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_memAddr' of component 'design_1_axi_gpio_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3691]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_uC_FPGA_communication' of component 'design_1_axi_gpio_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3715]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'slice_DRAM_address_imp_1KU5CUW' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3424]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3460]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (2#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57' bound to instance 'xlslice_1' of component 'design_1_xlslice_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3465]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (2#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (3#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57' bound to instance 'xlslice_2' of component 'design_1_xlslice_1_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3470]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_1_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (3#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_1_0' (4#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v:57' bound to instance 'xlslice_3' of component 'design_1_xlslice_2_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3475]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_2_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (4#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_2_0' (5#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'slice_DRAM_address_imp_1KU5CUW' (6#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3424]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3747]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 8 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (7#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (8#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'AXI_control_imp_V4XRSA' (9#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3536]
INFO: [Synth 8-638] synthesizing module 'AXI_eventCounter_imp_11WWW0B' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_3' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_3_stub.vhdl:5' bound to instance 'axi_gpio_eventCounter0' of component 'design_1_axi_gpio_0_3' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:399]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_3' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_3_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_eventCounter0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter0_0_stub.vhdl:5' bound to instance 'axi_gpio_eventCounter1' of component 'design_1_axi_gpio_eventCounter0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:423]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_eventCounter0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_eventCounter0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter0_1_stub.vhdl:5' bound to instance 'axi_gpio_eventCounter2' of component 'design_1_axi_gpio_eventCounter0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:447]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_eventCounter0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter0_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_eventCounter2_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter2_0_stub.vhdl:5' bound to instance 'axi_gpio_eventCounter3' of component 'design_1_axi_gpio_eventCounter2_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:471]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_eventCounter2_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_eventCounter2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_2' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:495]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (9#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (10#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_3' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57' bound to instance 'xlslice_1' of component 'design_1_xlslice_0_3' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:500]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_3' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (10#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_3' (11#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_4' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57' bound to instance 'xlslice_2' of component 'design_1_xlslice_0_4' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:505]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_4' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_4' (12#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_1/synth/design_1_xlslice_1_1.v:57' bound to instance 'xlslice_3' of component 'design_1_xlslice_1_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_1_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_1/synth/design_1_xlslice_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_1_1' (13#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_1/synth/design_1_xlslice_1_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_2' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_2/synth/design_1_xlslice_2_2.v:57' bound to instance 'xlslice_4' of component 'design_1_xlslice_2_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:515]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_2_2' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_2/synth/design_1_xlslice_2_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_2_2' (14#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_2/synth/design_1_xlslice_2_2.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_3_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v:57' bound to instance 'xlslice_5' of component 'design_1_xlslice_3_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:520]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_3_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_3_0' (15#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_3_0/synth/design_1_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_2' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_2/synth/design_1_xlslice_4_2.v:57' bound to instance 'xlslice_6' of component 'design_1_xlslice_4_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:525]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_4_2' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_2/synth/design_1_xlslice_4_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_4_2' (16#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_2/synth/design_1_xlslice_4_2.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_5_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_1/synth/design_1_xlslice_5_1.v:57' bound to instance 'xlslice_7' of component 'design_1_xlslice_5_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:530]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_5_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_1/synth/design_1_xlslice_5_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_5_1' (17#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_1/synth/design_1_xlslice_5_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'AXI_eventCounter_imp_11WWW0B' (18#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'AXI_pin_imp_GZZK7G' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:619]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_2_stub.vhdl:5' bound to instance 'axi_gpio_pin0' of component 'design_1_axi_gpio_0_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:925]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_0_2_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_2_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_2_2_stub.vhdl:5' bound to instance 'axi_gpio_pin1' of component 'design_1_axi_gpio_2_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:949]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_2_2_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_3_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_3_0_stub.vhdl:5' bound to instance 'axi_gpio_pin2' of component 'design_1_axi_gpio_3_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:973]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_3_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_3_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_4_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_4_0_stub.vhdl:5' bound to instance 'axi_gpio_pin3' of component 'design_1_axi_gpio_4_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:997]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_4_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_gpio_4_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_xlslice_8_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_8_0/synth/design_1_xlslice_8_0.v:57' bound to instance 'xlslice_10' of component 'design_1_xlslice_8_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1021]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_8_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_8_0/synth/design_1_xlslice_8_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_8_0' (19#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_8_0/synth/design_1_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_9_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_9_0/synth/design_1_xlslice_9_0.v:57' bound to instance 'xlslice_11' of component 'design_1_xlslice_9_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1026]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_9_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_9_0/synth/design_1_xlslice_9_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_9_0' (20#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_9_0/synth/design_1_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_1/synth/design_1_xlslice_2_1.v:57' bound to instance 'xlslice_4' of component 'design_1_xlslice_2_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1031]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_2_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_1/synth/design_1_xlslice_2_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_2_1' (21#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_1/synth/design_1_xlslice_2_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.v:57' bound to instance 'xlslice_5' of component 'design_1_xlslice_4_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1036]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_4_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_4_0' (22#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_1/synth/design_1_xlslice_4_1.v:57' bound to instance 'xlslice_6' of component 'design_1_xlslice_4_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1041]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_4_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_1/synth/design_1_xlslice_4_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_4_1' (23#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_1/synth/design_1_xlslice_4_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_5_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_0/synth/design_1_xlslice_5_0.v:57' bound to instance 'xlslice_7' of component 'design_1_xlslice_5_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1046]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_5_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_0/synth/design_1_xlslice_5_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_5_0' (24#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_0/synth/design_1_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_6_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_6_0/synth/design_1_xlslice_6_0.v:57' bound to instance 'xlslice_8' of component 'design_1_xlslice_6_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1051]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_6_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_6_0/synth/design_1_xlslice_6_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_6_0' (25#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_6_0/synth/design_1_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_7_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_7_0/synth/design_1_xlslice_7_0.v:57' bound to instance 'xlslice_9' of component 'design_1_xlslice_7_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1056]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_7_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_7_0/synth/design_1_xlslice_7_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_7_0' (26#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlslice_7_0/synth/design_1_xlslice_7_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'AXI_pin_imp_GZZK7G' (27#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:619]
INFO: [Synth 8-638] synthesizing module 'DRAM_imp_1K7LC3R' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1089]
INFO: [Synth 8-3491] module 'design_1_dist_mem_gen_0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_0_stub.vhdl:5' bound to instance 'dist_mem_gen_0' of component 'design_1_dist_mem_gen_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_dist_mem_gen_0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_1_stub.vhdl:5' bound to instance 'dist_mem_gen_1' of component 'design_1_dist_mem_gen_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_dist_mem_gen_0_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_2_stub.vhdl:5' bound to instance 'dist_mem_gen_2' of component 'design_1_dist_mem_gen_0_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_2_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_dist_mem_gen_0_3' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_3_stub.vhdl:5' bound to instance 'dist_mem_gen_3' of component 'design_1_dist_mem_gen_0_3' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1205]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_3' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dist_mem_gen_0_3_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'DRAM_imp_1K7LC3R' (28#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1089]
INFO: [Synth 8-3491] module 'design_1_axi_ethernetlite_0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_ethernetlite_0_1_stub.vhdl:5' bound to instance 'axi_ethernetlite_0' of component 'design_1_axi_ethernetlite_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ethernetlite_0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_ethernetlite_0_1_stub.vhdl:45]
INFO: [Synth 8-3491] module 'design_1_axi_smc_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_smc_1_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7303]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_smc_1_stub.vhdl:94]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_timer_0_1_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7389]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_timer_0_1_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_uartlite_0_1_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7418]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_axi_uartlite_0_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7443]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_mdm_1_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_mdm_1_2_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7456]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_mdm_1_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_microblaze_0_2_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7469]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_microblaze_0_2_stub.vhdl:137]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_microblaze_0_axi_intc_1_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7629]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_microblaze_0_axi_intc_1_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:4075]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1263]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (29#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1263]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1364]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (30#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1465]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (31#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1465]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1566]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (32#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1566]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1667]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (33#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1667]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1768]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (34#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1768]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1869]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (35#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1869]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1970]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (36#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_2FYR80' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2071]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_2FYR80' (37#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1S9IENL' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2172]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1S9IENL' (38#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2172]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1JMMVIC' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1JMMVIC' (39#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2273]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_AVFHLX' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2374]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_AVFHLX' (40#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2374]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1L2AF0N' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2475]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1L2AF0N' (41#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2475]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_9PFI3Q' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2576]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_9PFI3Q' (42#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2576]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1IC4S8Y' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2681]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1IC4S8Y' (43#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2681]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3350]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (44#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3350]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:5619]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (45#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:4075]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2771]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2985]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dlmb_v10_2_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3039]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3067]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_ilmb_v10_2_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3121]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_lmb_bram_2_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:3149]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_lmb_bram_2_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (46#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:2771]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_1' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/synth/design_1_microblaze_0_xlconcat_1.v:58' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_1' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:7995]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_1' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/synth/design_1_microblaze_0_xlconcat_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (46#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_1' (47#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/synth/design_1_microblaze_0_xlconcat_1.v:58]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:6008]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:6008]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:6008]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:6008]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:8001]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_mig_7series_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_80M_2' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_rst_mig_7series_0_80M_2_stub.vhdl:5' bound to instance 'rst_mig_7series_0_80M' of component 'design_1_rst_mig_7series_0_80M_2' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:8064]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_80M_2' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_rst_mig_7series_0_80M_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_syncPulseCounter_0_0' declared at 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_syncPulseCounter_0_0_stub.vhdl:5' bound to instance 'syncPulseCounter_0' of component 'design_1_syncPulseCounter_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:8077]
INFO: [Synth 8-638] synthesizing module 'design_1_syncPulseCounter_0_0' [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/.Xil/Vivado-12996-PC1091/realtime/design_1_syncPulseCounter_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:8103]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (48#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (49#1) [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (50#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/synth/design_1.vhd:5988]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'eth_mdio_mdc_mdio_iobuf' of component 'IOBUF' [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:154]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (51#1) [E:/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (52#1) [E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:56]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_1IC4S8Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_1IC4S8Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_1IC4S8Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_1IC4S8Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_9PFI3Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_9PFI3Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_9PFI3Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_9PFI3Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 626.512 ; gain = 175.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.512 ; gain = 175.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.512 ; gain = 175.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/design_1_syncPulseCounter_0_0/design_1_syncPulseCounter_0_0_in_context.xdc] for cell 'design_1_i/syncPulseCounter_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/design_1_syncPulseCounter_0_0/design_1_syncPulseCounter_0_0_in_context.xdc] for cell 'design_1_i/syncPulseCounter_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_1/design_1_dist_mem_gen_0_1/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_1'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_1/design_1_dist_mem_gen_0_1/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_1'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_2/design_1_dist_mem_gen_0_2/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_2'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_2/design_1_dist_mem_gen_0_2/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_2'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_3/design_1_dist_mem_gen_0_3/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_3'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_3/design_1_dist_mem_gen_0_3/design_1_dist_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/DRAM/dist_mem_gen_3'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/AXI_control/axi_uC_FPGA_communication'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/AXI_control/axi_uC_FPGA_communication'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/AXI_control/axi_gpio_memAddr'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/AXI_control/axi_gpio_memAddr'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_2/design_1_axi_gpio_2_2/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin1'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_2/design_1_axi_gpio_2_2/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin1'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin2'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin2'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin3'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_2_2_in_context.xdc] for cell 'design_1_i/AXI_pin/axi_gpio_pin3'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_80M_2/design_1_rst_mig_7series_0_80M_2/design_1_rst_mig_7series_0_80M_2_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_80M'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_80M_2/design_1_rst_mig_7series_0_80M_2/design_1_rst_mig_7series_0_80M_2_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_80M'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter0'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter0'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter0_1/design_1_axi_gpio_eventCounter0_1/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter2'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter0_1/design_1_axi_gpio_eventCounter0_1/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter2'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter2_0/design_1_axi_gpio_eventCounter2_0/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter3'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter2_0/design_1_axi_gpio_eventCounter2_0/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter3'
Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter0_0/design_1_axi_gpio_eventCounter0_0/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter1'
Finished Parsing XDC File [e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_eventCounter0_0/design_1_axi_gpio_eventCounter0_0/design_1_axi_gpio_eventCounter2_0_in_context.xdc] for cell 'design_1_i/AXI_eventCounter/axi_gpio_eventCounter1'
Parsing XDC File [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:219]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:220]
WARNING: [Constraints 18-619] A clock with name 'VIRTUAL_clk_out1_design_1_clk_wiz_0_0' already exists, overwriting the previous clock with the same name. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:220]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:221]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:222]
WARNING: [Constraints 18-619] A clock with name 'VIRTUAL_clk_out2_design_1_clk_wiz_0_0' already exists, overwriting the previous clock with the same name. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:222]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out3_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:223]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out3_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:224]
WARNING: [Constraints 18-619] A clock with name 'VIRTUAL_clk_out3_design_1_clk_wiz_0_0' already exists, overwriting the previous clock with the same name. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:224]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out4_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:225]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out4_design_1_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:226]
WARNING: [Constraints 18-619] A clock with name 'VIRTUAL_clk_out4_design_1_clk_wiz_0_0' already exists, overwriting the previous clock with the same name. [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc:226]
Finished Parsing XDC File [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/TOF_4Ports190308/TOF_4Ports.srcs/constrs_1/imports/digilent-xdc-master/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 934.711 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 934.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 934.711 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 934.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '12.500' specified during out-of-context synthesis of instance 'design_1_i/axi_smc' at clock pin 'aclk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/DRAM/dist_mem_gen_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/DRAM/dist_mem_gen_1' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/DRAM/dist_mem_gen_2' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/DRAM/dist_mem_gen_3' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  e:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/syncPulseCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DRAM/dist_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DRAM/dist_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DRAM/dist_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DRAM/dist_mem_gen_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/axi_uC_FPGA_communication. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/axi_gpio_memAddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/slice_DRAM_address/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/slice_DRAM_address/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/slice_DRAM_address/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/slice_DRAM_address/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_control/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/axi_gpio_pin0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/axi_gpio_pin1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/axi_gpio_pin2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/axi_gpio_pin3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_pin/xlslice_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_80M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/axi_gpio_eventCounter0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/axi_gpio_eventCounter2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/axi_gpio_eventCounter3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/axi_gpio_eventCounter1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_eventCounter/xlslice_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out3' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out4' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out5' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out6' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out7' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out7/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
WARNING: [Synth 8-565] redefining clock 'VIRTUAL_clk_out1_design_1_clk_wiz_0_0'
WARNING: [Synth 8-565] redefining clock 'VIRTUAL_clk_out2_design_1_clk_wiz_0_0'
WARNING: [Synth 8-565] redefining clock 'VIRTUAL_clk_out3_design_1_clk_wiz_0_0'
WARNING: [Synth 8-565] redefining clock 'VIRTUAL_clk_out4_design_1_clk_wiz_0_0'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_1                   |         1|
|2     |design_1_axi_ethernetlite_0_1     |         1|
|3     |design_1_axi_smc_1                |         1|
|4     |design_1_axi_timer_0_1            |         1|
|5     |design_1_axi_uartlite_0_1         |         1|
|6     |design_1_clk_wiz_0_0              |         1|
|7     |design_1_mdm_1_2                  |         1|
|8     |design_1_microblaze_0_2           |         1|
|9     |design_1_microblaze_0_axi_intc_1  |         1|
|10    |design_1_mig_7series_0_0          |         1|
|11    |design_1_rst_mig_7series_0_80M_2  |         1|
|12    |design_1_syncPulseCounter_0_0     |         1|
|13    |design_1_axi_gpio_0_1             |         1|
|14    |design_1_axi_gpio_0_0             |         1|
|15    |design_1_axi_gpio_0_3             |         1|
|16    |design_1_axi_gpio_eventCounter0_0 |         1|
|17    |design_1_axi_gpio_eventCounter0_1 |         1|
|18    |design_1_axi_gpio_eventCounter2_0 |         1|
|19    |design_1_axi_gpio_0_2             |         1|
|20    |design_1_axi_gpio_2_2             |         1|
|21    |design_1_axi_gpio_3_0             |         1|
|22    |design_1_axi_gpio_4_0             |         1|
|23    |design_1_dist_mem_gen_0_0         |         1|
|24    |design_1_dist_mem_gen_0_1         |         1|
|25    |design_1_dist_mem_gen_0_2         |         1|
|26    |design_1_dist_mem_gen_0_3         |         1|
|27    |design_1_dlmb_bram_if_cntlr_2     |         1|
|28    |design_1_dlmb_v10_2               |         1|
|29    |design_1_ilmb_bram_if_cntlr_2     |         1|
|30    |design_1_ilmb_v10_2               |         1|
|31    |design_1_lmb_bram_2               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_axi_ethernetlite_0_1_bbox_14    |     1|
|2     |design_1_axi_gpio_0_0_bbox_1             |     1|
|3     |design_1_axi_gpio_0_1_bbox_0             |     1|
|4     |design_1_axi_gpio_0_2_bbox_6             |     1|
|5     |design_1_axi_gpio_0_3_bbox_2             |     1|
|6     |design_1_axi_gpio_2_2_bbox_7             |     1|
|7     |design_1_axi_gpio_3_0_bbox_8             |     1|
|8     |design_1_axi_gpio_4_0_bbox_9             |     1|
|9     |design_1_axi_gpio_eventCounter0_0_bbox_3 |     1|
|10    |design_1_axi_gpio_eventCounter0_1_bbox_4 |     1|
|11    |design_1_axi_gpio_eventCounter2_0_bbox_5 |     1|
|12    |design_1_axi_smc_1_bbox_15               |     1|
|13    |design_1_axi_timer_0_1_bbox_16           |     1|
|14    |design_1_axi_uartlite_0_1_bbox_17        |     1|
|15    |design_1_clk_wiz_0_0_bbox_18             |     1|
|16    |design_1_dist_mem_gen_0_0_bbox_10        |     1|
|17    |design_1_dist_mem_gen_0_1_bbox_11        |     1|
|18    |design_1_dist_mem_gen_0_2_bbox_12        |     1|
|19    |design_1_dist_mem_gen_0_3_bbox_13        |     1|
|20    |design_1_dlmb_bram_if_cntlr_2_bbox_23    |     1|
|21    |design_1_dlmb_v10_2_bbox_24              |     1|
|22    |design_1_ilmb_bram_if_cntlr_2_bbox_25    |     1|
|23    |design_1_ilmb_v10_2_bbox_26              |     1|
|24    |design_1_lmb_bram_2_bbox_27              |     1|
|25    |design_1_mdm_1_2_bbox_19                 |     1|
|26    |design_1_microblaze_0_2_bbox_20          |     1|
|27    |design_1_microblaze_0_axi_intc_1_bbox_21 |     1|
|28    |design_1_mig_7series_0_0_bbox_28         |     1|
|29    |design_1_rst_mig_7series_0_80M_2_bbox_29 |     1|
|30    |design_1_syncPulseCounter_0_0_bbox_30    |     1|
|31    |design_1_xbar_1_bbox_22                  |     1|
|32    |IBUF                                     |    15|
|33    |IOBUF                                    |     1|
|34    |OBUF                                     |     9|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  4842|
|2     |  design_1_i                  |design_1                              |  4817|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |  1706|
|4     |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_1      |     0|
|5     |    xlconstant_0              |design_1_xlconstant_0_0               |     0|
|6     |    AXI_control               |AXI_control_imp_V4XRSA                |   122|
|7     |      xlconcat_0              |design_1_xlconcat_0_0                 |     0|
|8     |      slice_DRAM_address      |slice_DRAM_address_imp_1KU5CUW        |     0|
|9     |        xlslice_0             |design_1_xlslice_0_0                  |     0|
|10    |        xlslice_1             |design_1_xlslice_0_1                  |     0|
|11    |        xlslice_2             |design_1_xlslice_1_0                  |     0|
|12    |        xlslice_3             |design_1_xlslice_2_0                  |     0|
|13    |    AXI_eventCounter          |AXI_eventCounter_imp_11WWW0B          |   164|
|14    |      xlslice_0               |design_1_xlslice_0_2                  |     0|
|15    |      xlslice_1               |design_1_xlslice_0_3                  |     0|
|16    |      xlslice_2               |design_1_xlslice_0_4                  |     0|
|17    |      xlslice_3               |design_1_xlslice_1_1                  |     0|
|18    |      xlslice_4               |design_1_xlslice_2_2                  |     0|
|19    |      xlslice_5               |design_1_xlslice_3_0                  |     0|
|20    |      xlslice_6               |design_1_xlslice_4_2                  |     0|
|21    |      xlslice_7               |design_1_xlslice_5_1                  |     0|
|22    |    AXI_pin                   |AXI_pin_imp_GZZK7G                    |   164|
|23    |      xlslice_10              |design_1_xlslice_8_0                  |     0|
|24    |      xlslice_11              |design_1_xlslice_9_0                  |     0|
|25    |      xlslice_4               |design_1_xlslice_2_1                  |     0|
|26    |      xlslice_5               |design_1_xlslice_4_0                  |     0|
|27    |      xlslice_6               |design_1_xlslice_4_1                  |     0|
|28    |      xlslice_7               |design_1_xlslice_5_0                  |     0|
|29    |      xlslice_8               |design_1_xlslice_6_0                  |     0|
|30    |      xlslice_9               |design_1_xlslice_7_0                  |     0|
|31    |    DRAM                      |DRAM_imp_1K7LC3R                      |   512|
|32    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 644 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 934.711 ; gain = 175.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 934.711 ; gain = 484.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 947.152 ; gain = 509.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/TOF_4Ports190308/TOF_4Ports.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 15:38:58 2019...
