OpenROAD 4a99e88667b0840531ca0096c4fa0da8f80d6cb1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /openlane/designs/iiitb_icg/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/routing/14-resizer_timing.buffers_removed.def
[INFO ODB-0128] Design: iiitb_icg
[INFO ODB-0130]     Created 8 pins.
[INFO ODB-0131]     Created 54 components and 229 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 186 connections.
[INFO ODB-0133]     Created 23 nets and 43 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_icg/runs/RUN_2022.08.29_09.16.35/tmp/routing/14-resizer_timing.buffers_removed.def
###############################################################################
# Created by write_sdc
# Mon Aug 29 09:18:50 2022
###############################################################################
current_design iiitb_icg
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {d0}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {d1}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {in}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {q0}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {q1}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {q0}]
set_load -pin_load 0.0334 [get_ports {q1}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {d0}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {d1}]
set_driving_cell -lib_cell sky130_vsdinv -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 10 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 56

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal        840           535          36.31%
met2       Vertical          630           402          36.19%
met3       Horizontal        420           290          30.95%
met4       Vertical          252           138          45.24%
met5       Horizontal         84            40          52.38%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 76
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 84
[INFO GRT-0112] Final usage 3D: 289

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1               535            13            2.43%             0 /  0 /  0
met2               402            24            5.97%             0 /  0 /  0
met3               290             0            0.00%             0 /  0 /  0
met4               138             0            0.00%             0 /  0 /  0
met5                40             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             1405            37            2.63%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 593 um
[INFO GRT-0014] Routed nets: 23
[INFO GRT-0006] Repairing antennas, iteration 1.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 0 antenna violations.
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    5.16 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.16 v clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    5.29 v clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.29 v _5__1/A (sky130_vsdinv)
                  0.04    0.04    5.33 ^ _5__1/Y (sky130_vsdinv)
     1    0.00                           net6 (net)
                  0.04    0.00    5.33 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.28    5.61 v _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.03    0.00    5.61 v _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.61   data arrival time

                          5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.15    5.18 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.18 v clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    5.32 v clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    5.32 v _2_/B (sky130_fd_sc_hd__and2_2)
                          0.25    5.57   clock uncertainty
                         -0.02    5.55   clock reconvergence pessimism
                          0.00    5.55   clock gating hold time
                                  5.55   data required time
-----------------------------------------------------------------------------
                                  5.55   data required time
                                 -5.61   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: d0 (input port clocked by clk)
Endpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.05    0.03    2.03 ^ d0 (in)
     1    0.00                           d0 (net)
                  0.05    0.00    2.03 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    2.11 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.05    0.00    2.11 ^ _7_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.13    0.45 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.45 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.13    0.58 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.58 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.74 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.74 ^ clkbuf_1_1__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_1__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_cgclk (net)
                  0.03    0.00    0.85 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.10   clock uncertainty
                          0.00    1.10   clock reconvergence pessimism
                         -0.03    1.07   library hold time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: d1 (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.03    0.02    2.02 v d1 (in)
     1    0.01                           d1 (net)
                  0.03    0.00    2.02 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.03    0.00    2.10 v _6_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.13    0.45 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.45 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.13    0.58 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.58 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.74 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.74 ^ clkbuf_1_0__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_0__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_cgclk (net)
                  0.03    0.00    0.85 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.10   clock uncertainty
                          0.00    1.10   clock reconvergence pessimism
                         -0.05    1.05   library hold time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.05   slack (MET)


Startpoint: in (input port clocked by clk)
Endpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.04    0.03    2.03 ^ in (in)
     1    0.00                           in (net)
                  0.04    0.00    2.03 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    2.10 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net3 (net)
                  0.05    0.00    2.10 ^ _8_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.57   clock uncertainty
                          0.00    0.57   clock reconvergence pessimism
                         -0.03    0.54   library hold time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q1 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.12    0.41 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.41 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.12    0.53 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.53 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.67 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.67 ^ clkbuf_1_0__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.77 ^ clkbuf_1_0__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_cgclk (net)
                  0.03    0.00    0.77 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.27    1.04 v _6_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net5 (net)
                  0.03    0.00    1.04 v output5/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    1.21 v output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q1 (net)
                  0.09    0.00    1.21 v q1 (out)
                                  1.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q0 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.12    0.41 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.41 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.12    0.53 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.53 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.67 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.67 ^ clkbuf_1_1__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.77 ^ clkbuf_1_1__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_cgclk (net)
                  0.03    0.00    0.77 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.27    1.04 v _7_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net4 (net)
                  0.03    0.00    1.04 v output4/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    1.21 v output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q0 (net)
                  0.09    0.00    1.21 v q0 (out)
                                  1.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.15    5.18 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.18 v clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    5.32 v clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.32 v _5__1/A (sky130_vsdinv)
                  0.04    0.05    5.37 ^ _5__1/Y (sky130_vsdinv)
     1    0.00                           net6 (net)
                  0.04    0.00    5.37 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.32    5.68 ^ _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.05    0.00    5.68 ^ _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.68   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.09    0.05   10.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   10.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.29 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                         -0.25   10.04   clock uncertainty
                          0.02   10.05   clock reconvergence pessimism
                          0.00   10.05   clock gating setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -5.68   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.31    0.64 ^ _8_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff1.q (net)
                  0.05    0.00    0.64 ^ _4_/A (sky130_vsdinv)
                  0.02    0.04    0.67 v _4_/Y (sky130_vsdinv)
     1    0.00                           dff2.d (net)
                  0.02    0.00    0.67 v _9_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                          5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    5.16 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.16 v clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    5.29 v clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.29 v _5__1/A (sky130_vsdinv)
                  0.04    0.04    5.33 ^ _5__1/Y (sky130_vsdinv)
     1    0.00                           net6 (net)
                  0.04    0.00    5.33 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    5.08   clock uncertainty
                          0.03    5.11   clock reconvergence pessimism
                         -0.10    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)


Startpoint: _7_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q0 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.13    0.45 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.45 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.13    0.58 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.58 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.74 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.74 ^ clkbuf_1_1__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_1__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_cgclk (net)
                  0.03    0.00    0.85 ^ _7_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.31    1.17 ^ _7_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net4 (net)
                  0.05    0.00    1.17 ^ output4/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22    1.38 ^ output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q0 (net)
                  0.18    0.00    1.38 ^ q0 (out)
                                  1.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: q1 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.13    0.45 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00    0.45 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.13    0.58 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00    0.58 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.74 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00    0.74 ^ clkbuf_1_0__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_0__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_cgclk (net)
                  0.03    0.00    0.85 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.31    1.16 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           net5 (net)
                  0.04    0.00    1.16 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22    1.37 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           q1 (net)
                  0.18    0.00    1.38 ^ q1 (out)
                                  1.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: in (input port clocked by clk)
Endpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.02    2.02 v in (in)
     1    0.00                           in (net)
                  0.02    0.00    2.02 v input3/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.10 v input3/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net3 (net)
                  0.03    0.00    2.10 v _8_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.09    0.05   10.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   10.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.29 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)


Startpoint: d1 (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.03    0.02    2.02 v d1 (in)
     1    0.01                           d1 (net)
                  0.03    0.00    2.02 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    2.11 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.03    0.00    2.11 v _6_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.11   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.09    0.05   10.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   10.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.29 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                  0.04    0.12   10.41 ^ _2_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _1_ (net)
                  0.04    0.00   10.41 ^ _3_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.12   10.53 ^ _3_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           cgclk (net)
                  0.11    0.00   10.53 ^ clkbuf_0_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   10.67 ^ clkbuf_0_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_cgclk (net)
                  0.04    0.00   10.67 ^ clkbuf_1_0__f_cgclk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   10.77 ^ clkbuf_1_0__f_cgclk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_cgclk (net)
                  0.03    0.00   10.77 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.52   clock uncertainty
                          0.00   10.52   clock reconvergence pessimism
                         -0.11   10.41   library setup time
                                 10.41   data required time
-----------------------------------------------------------------------------
                                 10.41   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Endpoint: _2_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.15    5.18 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.18 v clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    5.32 v clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.32 v _5__1/A (sky130_vsdinv)
                  0.04    0.05    5.37 ^ _5__1/Y (sky130_vsdinv)
     1    0.00                           net6 (net)
                  0.04    0.00    5.37 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.32    5.68 ^ _9_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff2.q (net)
                  0.05    0.00    5.68 ^ _2_/A (sky130_fd_sc_hd__and2_2)
                                  5.68   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.09    0.05   10.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.19 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   10.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.29 ^ _2_/B (sky130_fd_sc_hd__and2_2)
                         -0.25   10.04   clock uncertainty
                          0.02   10.05   clock reconvergence pessimism
                          0.00   10.05   clock gating setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -5.68   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _9_ (rising edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.09    0.06    0.06 ^ clk (in)
     1    0.01                           clk (net)
                  0.09    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _8_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.31    0.64 ^ _8_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           dff1.q (net)
                  0.05    0.00    0.64 ^ _4_/A (sky130_vsdinv)
                  0.02    0.04    0.67 v _4_/Y (sky130_vsdinv)
     1    0.00                           dff2.d (net)
                  0.02    0.00    0.67 v _9_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                          5.00    5.00   clock clk' (rise edge)
                          0.00    5.00   clock source latency
                  0.04    0.03    5.03 v clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    5.03 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.14    5.16 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.03    0.00    5.16 v clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    5.29 v clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.29 v _5__1/A (sky130_vsdinv)
                  0.04    0.04    5.33 ^ _5__1/Y (sky130_vsdinv)
     1    0.00                           net6 (net)
                  0.04    0.00    5.33 ^ _9_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    5.08   clock uncertainty
                          0.03    5.11   clock reconvergence pessimism
                         -0.10    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  4.34   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.34

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.06
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_8_/CLK ^
   0.32
_9_/CLK ^
   0.33     -0.03      -0.04

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.70e-05   2.17e-07   3.38e-11   1.72e-05  11.6%
Combinational          1.07e-04   2.37e-05   1.72e-10   1.30e-04  88.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.24e-04   2.39e-05   2.06e-10   1.48e-04 100.0%
                          83.8%      16.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 369 u^2 38% utilization.
area_report_end
