

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_2'
================================================================
* Date:           Tue Apr 23 18:56:49 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.925|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    5|  8222|    5|  8222|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    3|  8220|        30|          1|          1| 0 ~ 8192 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     363|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     10|     950|     760|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      93|
|Register         |        0|      -|     617|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|    1567|    1344|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_ocq_U281  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fadd_32ns_ocq_U282  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fmul_32ns_pcA_U283  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_fmul_32ns_pcA_U284  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     10|  950|  760|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_464_p2                    |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten31_op_fu_329_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten65_op_fu_293_p2     |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_next3_fu_281_p2    |     +    |      0|  0|  21|           1|          14|
    |indvar_flatten_op_fu_380_p2       |     +    |      0|  0|  13|           4|           1|
    |jj_1_fu_534_p2                    |     +    |      0|  0|  10|           2|           1|
    |exitcond_flatten33_m_fu_318_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_2_fu_364_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_349_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_34_mid1_fu_427_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_34_mid2_fu_458_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_34_mid_fu_422_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_343_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten2_fu_312_p2       |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_flatten3_fu_276_p2       |   icmp   |      0|  0|  13|          14|          14|
    |exitcond_flatten_fu_287_p2        |   icmp   |      0|  0|  13|          11|          10|
    |sel_tmp2_i_fu_550_p2              |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_i_fu_545_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_54_fu_416_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |not_exitcond_flatten_1_fu_359_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_100_fu_475_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_324_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_370_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_470_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_99_fu_375_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_563_p2                   |    or    |      0|  0|   2|           1|           1|
    |ii_mid1_fu_432_p3                 |  select  |      0|  0|   2|           1|           1|
    |ii_mid2_fu_526_p3                 |  select  |      0|  0|   2|           1|           2|
    |indvar_flatten_next1_fu_335_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next2_fu_299_p3    |  select  |      0|  0|  11|           1|           1|
    |indvar_flatten_next_fu_386_p3     |  select  |      0|  0|   4|           1|           1|
    |jj_mid2_fu_480_p3                 |  select  |      0|  0|   2|           1|           1|
    |newIndex5_cast_mid2_fu_500_p3     |  select  |      0|  0|   3|           1|           3|
    |newIndex5_cast_mid3_fu_439_p3     |  select  |      0|  0|   3|           1|           1|
    |newIndex_cast_mid2_fu_518_p3      |  select  |      0|  0|   5|           1|           5|
    |newIndex_cast_mid3_fu_446_p3      |  select  |      0|  0|   5|           1|           1|
    |sel_tmp1_i1_fu_577_p3             |  select  |      0|  0|  30|           1|          30|
    |sel_tmp1_i_fu_555_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i1_fu_585_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_569_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten33_n_fu_354_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_2_fu_453_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_307_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 363|         101|         223|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter29  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4   |   9|          2|    1|          2|
    |ii_reg_220                |   9|          2|    2|          4|
    |indvar_flatten1_reg_176   |   9|          2|   14|         28|
    |indvar_flatten2_reg_187   |   9|          2|   11|         22|
    |indvar_flatten3_reg_198   |   9|          2|    8|         16|
    |indvar_flatten_reg_209    |   9|          2|    4|          8|
    |jj_reg_231                |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   44|         90|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |A8_load_reg_726                             |  32|   0|   32|          0|
    |A_load_reg_716                              |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_636                   |   1|   0|    1|          0|
    |exitcond_flatten33_m_reg_641                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_608                   |   1|   0|    1|          0|
    |exitcond_flatten_mid_2_reg_661              |   1|   0|    1|          0|
    |exitcond_flatten_reg_617                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_617_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_220                                  |   2|   0|    2|          0|
    |indvar_flatten1_reg_176                     |  14|   0|   14|          0|
    |indvar_flatten2_reg_187                     |  11|   0|   11|          0|
    |indvar_flatten3_reg_198                     |   8|   0|    8|          0|
    |indvar_flatten_reg_209                      |   4|   0|    4|          0|
    |jj_mid2_reg_679                             |   2|   0|    2|          0|
    |jj_reg_231                                  |   2|   0|    2|          0|
    |newIndex5_cast_mid2_reg_686                 |   1|   0|    3|          2|
    |newIndex_cast_mid2_reg_691                  |   1|   0|    5|          4|
    |not_exitcond_flatten_1_reg_656              |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_630                |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_630_pp0_iter2_reg  |   1|   0|    1|          0|
    |sel_tmp5_i1_reg_731                         |  23|   0|   32|          9|
    |sel_tmp5_i_reg_721                          |  19|   0|   32|         13|
    |sum_6_1_reg_761                             |  32|   0|   32|          0|
    |sum_6_reg_756                               |  32|   0|   32|          0|
    |sum_reg_741                                 |  32|   0|   32|          0|
    |tmp_15_reg_603                              |   5|   0|   14|          9|
    |tmp_18_reg_646                              |   1|   0|    1|          0|
    |tmp_18_reg_646_pp0_iter2_reg                |   1|   0|    1|          0|
    |tmp_35_reg_746                              |  32|   0|   32|          0|
    |tmp_53_1_reg_751                            |  32|   0|   32|          0|
    |tmp_99_reg_667                              |   1|   0|    1|          0|
    |exitcond_flatten3_reg_608                   |  64|  32|    1|          0|
    |jj_mid2_reg_679                             |  64|  32|    2|          0|
    |newIndex_cast_mid2_reg_691                  |  64|  32|    5|          4|
    |tmp_53_1_reg_751                            |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 617| 128|  438|         41|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|ap_done      | out |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | k2c_affine_matmul.2 | return value |
|C_address0   | out |    1|  ap_memory |          C          |     array    |
|C_ce0        | out |    1|  ap_memory |          C          |     array    |
|C_we0        | out |    1|  ap_memory |          C          |     array    |
|C_d0         | out |   32|  ap_memory |          C          |     array    |
|C1_address0  | out |    1|  ap_memory |          C1         |     array    |
|C1_ce0       | out |    1|  ap_memory |          C1         |     array    |
|C1_we0       | out |    1|  ap_memory |          C1         |     array    |
|C1_d0        | out |   32|  ap_memory |          C1         |     array    |
|C7_address0  | out |    1|  ap_memory |          C7         |     array    |
|C7_ce0       | out |    1|  ap_memory |          C7         |     array    |
|C7_we0       | out |    1|  ap_memory |          C7         |     array    |
|C7_d0        | out |   32|  ap_memory |          C7         |     array    |
|A_address0   | out |    2|  ap_memory |          A          |     array    |
|A_ce0        | out |    1|  ap_memory |          A          |     array    |
|A_q0         |  in |   32|  ap_memory |          A          |     array    |
|A8_address0  | out |    2|  ap_memory |          A8         |     array    |
|A8_ce0       | out |    1|  ap_memory |          A8         |     array    |
|A8_q0        |  in |   32|  ap_memory |          A8         |     array    |
|d_address0   | out |    4|  ap_memory |          d          |     array    |
|d_ce0        | out |    1|  ap_memory |          d          |     array    |
|d_q0         |  in |   32|  ap_memory |          d          |     array    |
|outrows      |  in |    6|   ap_none  |       outrows       |    scalar    |
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	32  / (exitcond_flatten3)
	6  / (!exitcond_flatten3)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	2  / true
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outrows_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %outrows)"   --->   Operation 33 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %outrows_read, i32 1, i32 5)"   --->   Operation 34 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %tmp_14, i9 0)"   --->   Operation 35 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "br label %0" [Group_5/sample.c:1977]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i14 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next3, %1 ]"   --->   Operation 37 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next2, %1 ]"   --->   Operation 38 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.79ns)   --->   "%exitcond_flatten3 = icmp eq i14 %indvar_flatten1, %tmp_15"   --->   Operation 39 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.80ns)   --->   "%indvar_flatten_next3 = add i14 1, %indvar_flatten1"   --->   Operation 40 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.52ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten2, 512"   --->   Operation 41 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "%indvar_flatten65_op = add i11 %indvar_flatten2, 1"   --->   Operation 42 'add' 'indvar_flatten65_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.83ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten65_op"   --->   Operation 43 'select' 'indvar_flatten_next2' <Predicate = (!exitcond_flatten3)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.92>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i8 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next1, %1 ]" [Group_5/sample.c:1987]   --->   Operation 44 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [Group_5/sample.c:1987]   --->   Operation 45 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.24ns)   --->   "%exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64" [Group_5/sample.c:1987]   --->   Operation 46 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3)> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.80ns)   --->   "%exitcond_flatten33_m = and i1 %exitcond_flatten2, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 47 'and' 'exitcond_flatten33_m' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.80ns)   --->   "%tmp_18 = or i1 %exitcond_flatten33_m, %exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 48 'or' 'tmp_18' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.71ns)   --->   "%indvar_flatten31_op = add i8 %indvar_flatten3, 1" [Group_5/sample.c:1987]   --->   Operation 49 'add' 'indvar_flatten31_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.07ns)   --->   "%indvar_flatten_next1 = select i1 %tmp_18, i8 1, i8 %indvar_flatten31_op" [Group_5/sample.c:1987]   --->   Operation 50 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten3)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next, %1 ]" [Group_5/sample.c:1987]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.21ns)   --->   "%exitcond_flatten1 = icmp eq i4 %indvar_flatten, 4" [Group_5/sample.c:1987]   --->   Operation 52 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_2)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 53 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_1)   --->   "%exitcond_flatten33_n = xor i1 %exitcond_flatten2, true" [Group_5/sample.c:1987]   --->   Operation 54 'xor' 'exitcond_flatten33_n' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.80ns) (out node of the LUT)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten, %exitcond_flatten33_n" [Group_5/sample.c:1987]   --->   Operation 55 'or' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_2 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_1" [Group_5/sample.c:1987]   --->   Operation 56 'and' 'exitcond_flatten_mid_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_19 = or i1 %exitcond_flatten_mid_2, %exitcond_flatten33_m" [Group_5/sample.c:1987]   --->   Operation 57 'or' 'tmp_19' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_99 = or i1 %tmp_19, %exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 58 'or' 'tmp_99' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.49ns)   --->   "%indvar_flatten_op = add i4 %indvar_flatten, 1" [Group_5/sample.c:1987]   --->   Operation 59 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.80ns)   --->   "%indvar_flatten_next = select i1 %tmp_99, i4 1, i4 %indvar_flatten_op" [Group_5/sample.c:1987]   --->   Operation 60 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%ii = phi i2 [ 0, %.preheader6.preheader ], [ %ii_mid2, %1 ]" [Group_5/sample.c:1987]   --->   Operation 61 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%jj = phi i2 [ 0, %.preheader6.preheader ], [ %jj_1, %1 ]"   --->   Operation 62 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i2 %ii to i1" [Group_5/sample.c:1987]   --->   Operation 63 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_98, i2 0)" [Group_5/sample.c:1987]   --->   Operation 64 'bitconcatenate' 'tmp_33' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%newIndex = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 0, i1 %tmp_98, i1 false)" [Group_5/sample.c:1987]   --->   Operation 65 'bitconcatenate' 'newIndex' <Predicate = (!tmp_99)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.loopexit, label %.preheader6"   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.79ns)   --->   "%tmp_54 = icmp eq i2 %jj, -2" [Group_5/sample.c:1987]   --->   Operation 67 'icmp' 'tmp_54' <Predicate = (!exitcond_flatten3)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_mid2)   --->   "%tmp_34_mid = and i1 %tmp_54, %not_exitcond_flatten" [Group_5/sample.c:1987]   --->   Operation 68 'and' 'tmp_34_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_mid2)   --->   "%tmp_34_mid1 = and i1 %tmp_34_mid, %not_exitcond_flatten_1" [Group_5/sample.c:1987]   --->   Operation 69 'and' 'tmp_34_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.81ns)   --->   "%ii_mid1 = select i1 %tmp_99, i2 0, i2 %ii" [Group_5/sample.c:1987]   --->   Operation 70 'select' 'ii_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node newIndex5_cast_mid2)   --->   "%newIndex5_cast_mid3 = select i1 %tmp_99, i3 0, i3 %tmp_33" [Group_5/sample.c:1987]   --->   Operation 71 'select' 'newIndex5_cast_mid3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node newIndex_cast_mid2)   --->   "%newIndex_cast_mid3 = select i1 %tmp_99, i5 0, i5 %newIndex" [Group_5/sample.c:1987]   --->   Operation 72 'select' 'newIndex_cast_mid3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_34_mid2)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten_mid_2, true" [Group_5/sample.c:1987]   --->   Operation 73 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_34_mid2 = and i1 %tmp_34_mid1, %not_exitcond_flatten_2" [Group_5/sample.c:1987]   --->   Operation 74 'and' 'tmp_34_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.20ns)   --->   "%ii_1 = add i2 1, %ii_mid1" [Group_5/sample.c:1983]   --->   Operation 75 'add' 'ii_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node jj_mid2)   --->   "%tmp_22 = or i1 %tmp_34_mid2, %exitcond_flatten_mid_2" [Group_5/sample.c:1987]   --->   Operation 76 'or' 'tmp_22' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node jj_mid2)   --->   "%tmp_100 = or i1 %tmp_22, %tmp_18" [Group_5/sample.c:1987]   --->   Operation 77 'or' 'tmp_100' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.81ns) (out node of the LUT)   --->   "%jj_mid2 = select i1 %tmp_100, i2 0, i2 %jj" [Group_5/sample.c:1987]   --->   Operation 78 'select' 'jj_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i2 %ii_1 to i1" [Group_5/sample.c:1983]   --->   Operation 79 'trunc' 'tmp_101' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node newIndex5_cast_mid2)   --->   "%tmp_33_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_101, i2 0)" [Group_5/sample.c:1983]   --->   Operation 80 'bitconcatenate' 'tmp_33_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.79ns) (out node of the LUT)   --->   "%newIndex5_cast_mid2 = select i1 %tmp_34_mid2, i3 %tmp_33_mid1, i3 %newIndex5_cast_mid3" [Group_5/sample.c:1987]   --->   Operation 81 'select' 'newIndex5_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node newIndex_cast_mid2)   --->   "%newIndex_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 0, i1 %tmp_101, i1 false)" [Group_5/sample.c:1983]   --->   Operation 82 'bitconcatenate' 'newIndex_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%newIndex_cast_mid2 = select i1 %tmp_34_mid2, i5 %newIndex_mid1, i5 %newIndex_cast_mid3" [Group_5/sample.c:1987]   --->   Operation 83 'select' 'newIndex_cast_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.81ns)   --->   "%ii_mid2 = select i1 %tmp_34_mid2, i2 %ii_1, i2 %ii_mid1" [Group_5/sample.c:1987]   --->   Operation 84 'select' 'ii_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.20ns)   --->   "%jj_1 = add i2 %jj_mid2, 1" [Group_5/sample.c:1987]   --->   Operation 85 'add' 'jj_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%newIndex5_cast_mid2_s = zext i3 %newIndex5_cast_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 86 'zext' 'newIndex5_cast_mid2_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4 x float]* %A, i64 0, i64 %newIndex5_cast_mid2_s" [Group_5/sample.c:1987]   --->   Operation 87 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 88 'load' 'A_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%A8_addr = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex5_cast_mid2_s" [Group_5/sample.c:1987]   --->   Operation 89 'getelementptr' 'A8_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 90 'load' 'A8_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 2.36>
ST_7 : Operation 91 [1/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 91 'load' 'A_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 92 [1/1] (0.79ns)   --->   "%sel_tmp_i = icmp eq i2 %jj_mid2, 0" [Group_5/sample.c:1987]   --->   Operation 92 'icmp' 'sel_tmp_i' <Predicate = (!exitcond_flatten3)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.79ns)   --->   "%sel_tmp2_i = icmp eq i2 %jj_mid2, 1" [Group_5/sample.c:1987]   --->   Operation 93 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond_flatten3)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp2_i, float 0xBFA002C160000000, float 0xBFC8B6FAC0000000" [Group_5/sample.c:1987]   --->   Operation 94 'select' 'sel_tmp1_i' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.80ns)   --->   "%tmp_s = or i1 %sel_tmp2_i, %sel_tmp_i" [Group_5/sample.c:1987]   --->   Operation 95 'or' 'tmp_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp5_i = select i1 %tmp_s, float %sel_tmp1_i, float 0xBFCED473E0000000" [Group_5/sample.c:1987]   --->   Operation 96 'select' 'sel_tmp5_i' <Predicate = (!exitcond_flatten3)> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1987]   --->   Operation 97 'load' 'A8_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5_i1)   --->   "%sel_tmp1_i1 = select i1 %sel_tmp2_i, float 0x3FC5A13620000000, float 0x3FB8E76AA0000000" [Group_5/sample.c:1987]   --->   Operation 98 'select' 'sel_tmp1_i1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp5_i1 = select i1 %tmp_s, float %sel_tmp1_i1, float 0x3FCE8E8900000000" [Group_5/sample.c:1987]   --->   Operation 99 'select' 'sel_tmp5_i1' <Predicate = (!exitcond_flatten3)> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 100 [5/5] (3.65ns)   --->   "%tmp_35 = fmul float %A_load, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 100 'fmul' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [5/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %A8_load, %sel_tmp5_i1" [Group_5/sample.c:1996]   --->   Operation 101 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 102 [4/5] (3.65ns)   --->   "%tmp_35 = fmul float %A_load, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 102 'fmul' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [4/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %A8_load, %sel_tmp5_i1" [Group_5/sample.c:1996]   --->   Operation 103 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 104 [3/5] (3.65ns)   --->   "%tmp_35 = fmul float %A_load, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 104 'fmul' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [3/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %A8_load, %sel_tmp5_i1" [Group_5/sample.c:1996]   --->   Operation 105 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%jj_cast = zext i2 %jj_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 106 'zext' 'jj_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [16 x float]* %d, i64 0, i64 %jj_cast" [Group_5/sample.c:1990]   --->   Operation 107 'getelementptr' 'd_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_11 : Operation 108 [2/2] (1.75ns)   --->   "%sum = load float* %d_addr, align 4" [Group_5/sample.c:1990]   --->   Operation 108 'load' 'sum' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 109 [2/5] (3.65ns)   --->   "%tmp_35 = fmul float %A_load, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 109 'fmul' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %A8_load, %sel_tmp5_i1" [Group_5/sample.c:1996]   --->   Operation 110 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (1.00ns)   --->   "switch i2 %jj_mid2, label %branch7 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Group_5/sample.c:1998]   --->   Operation 111 'switch' <Predicate = (!exitcond_flatten3)> <Delay = 1.00>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 112 [1/2] (1.75ns)   --->   "%sum = load float* %d_addr, align 4" [Group_5/sample.c:1990]   --->   Operation 112 'load' 'sum' <Predicate = (!exitcond_flatten3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 113 [1/5] (3.65ns)   --->   "%tmp_35 = fmul float %A_load, %sel_tmp5_i" [Group_5/sample.c:1996]   --->   Operation 113 'fmul' 'tmp_35' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/5] (3.65ns)   --->   "%tmp_53_1 = fmul float %A8_load, %sel_tmp5_i1" [Group_5/sample.c:1996]   --->   Operation 114 'fmul' 'tmp_53_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 115 [9/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 115 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 116 [8/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 116 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 117 [7/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 117 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.51>
ST_16 : Operation 118 [6/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 118 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.51>
ST_17 : Operation 119 [5/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 119 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.51>
ST_18 : Operation 120 [4/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 120 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.51>
ST_19 : Operation 121 [3/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 121 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.51>
ST_20 : Operation 122 [2/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 122 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 123 [1/9] (3.51ns)   --->   "%sum_6 = fadd float %sum, %tmp_35" [Group_5/sample.c:1996]   --->   Operation 123 'fadd' 'sum_6' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.51>
ST_22 : Operation 124 [9/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 124 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.51>
ST_23 : Operation 125 [8/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 125 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.51>
ST_24 : Operation 126 [7/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 126 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.51>
ST_25 : Operation 127 [6/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 127 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.51>
ST_26 : Operation 128 [5/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 128 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.51>
ST_27 : Operation 129 [4/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 129 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.51>
ST_28 : Operation 130 [3/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 130 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.51>
ST_29 : Operation 131 [2/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 131 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.51>
ST_30 : Operation 132 [1/9] (3.51ns)   --->   "%sum_6_1 = fadd float %sum_6, %tmp_53_1" [Group_5/sample.c:1996]   --->   Operation 132 'fadd' 'sum_6_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.75>
ST_31 : Operation 133 [1/1] (0.00ns)   --->   "%newIndex_cast_mid2_c = zext i5 %newIndex_cast_mid2 to i64" [Group_5/sample.c:1987]   --->   Operation 133 'zext' 'newIndex_cast_mid2_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_31 : Operation 134 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [Group_5/sample.c:1988]   --->   Operation 134 'specregionbegin' 'tmp' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_31 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1991]   --->   Operation 135 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_31 : Operation 136 [1/1] (0.00ns)   --->   "%C1_addr = getelementptr [2 x float]* %C1, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 136 'getelementptr' 'C1_addr' <Predicate = (jj_mid2 == 1)> <Delay = 0.00>
ST_31 : Operation 137 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C1_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 137 'store' <Predicate = (jj_mid2 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 138 'br' <Predicate = (jj_mid2 == 1)> <Delay = 0.00>
ST_31 : Operation 139 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [2 x float]* %C, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 139 'getelementptr' 'C_addr' <Predicate = (jj_mid2 == 0)> <Delay = 0.00>
ST_31 : Operation 140 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 140 'store' <Predicate = (jj_mid2 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 141 'br' <Predicate = (jj_mid2 == 0)> <Delay = 0.00>
ST_31 : Operation 142 [1/1] (0.00ns)   --->   "%C7_addr = getelementptr [2 x float]* %C7, i64 0, i64 %newIndex_cast_mid2_c" [Group_5/sample.c:1998]   --->   Operation 142 'getelementptr' 'C7_addr' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 0.00>
ST_31 : Operation 143 [1/1] (1.75ns)   --->   "store float %sum_6_1, float* %C7_addr, align 4" [Group_5/sample.c:1998]   --->   Operation 143 'store' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1998]   --->   Operation 144 'br' <Predicate = (jj_mid2 != 0 & jj_mid2 != 1)> <Delay = 0.00>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp)" [Group_5/sample.c:1999]   --->   Operation 145 'specregionend' 'empty' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "br label %0" [Group_5/sample.c:1987]   --->   Operation 146 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 32 <SV = 5> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2006]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outrows_read           (read           ) [ 000000000000000000000000000000000]
tmp_14                 (partselect     ) [ 000000000000000000000000000000000]
tmp_15                 (bitconcatenate ) [ 001111111111111111111111111111110]
StgValue_36            (br             ) [ 011111111111111111111111111111110]
indvar_flatten1        (phi            ) [ 001000000000000000000000000000000]
indvar_flatten2        (phi            ) [ 001000000000000000000000000000000]
exitcond_flatten3      (icmp           ) [ 001111111111111111111111111111110]
indvar_flatten_next3   (add            ) [ 011111111111111111111111111111110]
exitcond_flatten       (icmp           ) [ 001110000000000000000000000000000]
indvar_flatten65_op    (add            ) [ 000000000000000000000000000000000]
indvar_flatten_next2   (select         ) [ 011111111111111111111111111111110]
indvar_flatten3        (phi            ) [ 001100000000000000000000000000000]
not_exitcond_flatten   (xor            ) [ 001011000000000000000000000000000]
exitcond_flatten2      (icmp           ) [ 001010000000000000000000000000000]
exitcond_flatten33_m   (and            ) [ 001010000000000000000000000000000]
tmp_18                 (or             ) [ 001011000000000000000000000000000]
indvar_flatten31_op    (add            ) [ 000000000000000000000000000000000]
indvar_flatten_next1   (select         ) [ 011111111111111111111111111111110]
indvar_flatten         (phi            ) [ 001110000000000000000000000000000]
exitcond_flatten1      (icmp           ) [ 000000000000000000000000000000000]
exitcond_flatten_mid   (and            ) [ 000000000000000000000000000000000]
exitcond_flatten33_n   (xor            ) [ 000000000000000000000000000000000]
not_exitcond_flatten_1 (or             ) [ 001001000000000000000000000000000]
exitcond_flatten_mid_2 (and            ) [ 001001000000000000000000000000000]
tmp_19                 (or             ) [ 000000000000000000000000000000000]
tmp_99                 (or             ) [ 001001000000000000000000000000000]
indvar_flatten_op      (add            ) [ 000000000000000000000000000000000]
indvar_flatten_next    (select         ) [ 011111111111111111111111111111110]
ii                     (phi            ) [ 001111000000000000000000000000000]
jj                     (phi            ) [ 001111000000000000000000000000000]
tmp_98                 (trunc          ) [ 000000000000000000000000000000000]
tmp_33                 (bitconcatenate ) [ 000000000000000000000000000000000]
newIndex               (bitconcatenate ) [ 000000000000000000000000000000000]
StgValue_66            (br             ) [ 000000000000000000000000000000000]
tmp_54                 (icmp           ) [ 000000000000000000000000000000000]
tmp_34_mid             (and            ) [ 000000000000000000000000000000000]
tmp_34_mid1            (and            ) [ 000000000000000000000000000000000]
ii_mid1                (select         ) [ 000000000000000000000000000000000]
newIndex5_cast_mid3    (select         ) [ 000000000000000000000000000000000]
newIndex_cast_mid3     (select         ) [ 000000000000000000000000000000000]
not_exitcond_flatten_2 (xor            ) [ 000000000000000000000000000000000]
tmp_34_mid2            (and            ) [ 000000000000000000000000000000000]
ii_1                   (add            ) [ 000000000000000000000000000000000]
tmp_22                 (or             ) [ 000000000000000000000000000000000]
tmp_100                (or             ) [ 000000000000000000000000000000000]
jj_mid2                (select         ) [ 001000111111111111111111111111110]
tmp_101                (trunc          ) [ 000000000000000000000000000000000]
tmp_33_mid1            (bitconcatenate ) [ 000000000000000000000000000000000]
newIndex5_cast_mid2    (select         ) [ 001000100000000000000000000000000]
newIndex_mid1          (bitconcatenate ) [ 000000000000000000000000000000000]
newIndex_cast_mid2     (select         ) [ 001000111111111111111111111111110]
ii_mid2                (select         ) [ 011111111111111111111111111111110]
jj_1                   (add            ) [ 011111111111111111111111111111110]
newIndex5_cast_mid2_s  (zext           ) [ 000000000000000000000000000000000]
A_addr                 (getelementptr  ) [ 001000010000000000000000000000000]
A8_addr                (getelementptr  ) [ 001000010000000000000000000000000]
A_load                 (load           ) [ 001000001111100000000000000000000]
sel_tmp_i              (icmp           ) [ 000000000000000000000000000000000]
sel_tmp2_i             (icmp           ) [ 000000000000000000000000000000000]
sel_tmp1_i             (select         ) [ 000000000000000000000000000000000]
tmp_s                  (or             ) [ 000000000000000000000000000000000]
sel_tmp5_i             (select         ) [ 001000001111100000000000000000000]
A8_load                (load           ) [ 001000001111100000000000000000000]
sel_tmp1_i1            (select         ) [ 000000000000000000000000000000000]
sel_tmp5_i1            (select         ) [ 001000001111100000000000000000000]
jj_cast                (zext           ) [ 000000000000000000000000000000000]
d_addr                 (getelementptr  ) [ 001000000000100000000000000000000]
StgValue_111           (switch         ) [ 000000000000000000000000000000000]
sum                    (load           ) [ 001000000000011111111100000000000]
tmp_35                 (fmul           ) [ 001000000000011111111100000000000]
tmp_53_1               (fmul           ) [ 001000000000011111111111111111100]
sum_6                  (fadd           ) [ 001000000000000000000011111111100]
sum_6_1                (fadd           ) [ 001000000000000000000000000000010]
newIndex_cast_mid2_c   (zext           ) [ 000000000000000000000000000000000]
tmp                    (specregionbegin) [ 000000000000000000000000000000000]
StgValue_135           (specpipeline   ) [ 000000000000000000000000000000000]
C1_addr                (getelementptr  ) [ 000000000000000000000000000000000]
StgValue_137           (store          ) [ 000000000000000000000000000000000]
StgValue_138           (br             ) [ 000000000000000000000000000000000]
C_addr                 (getelementptr  ) [ 000000000000000000000000000000000]
StgValue_140           (store          ) [ 000000000000000000000000000000000]
StgValue_141           (br             ) [ 000000000000000000000000000000000]
C7_addr                (getelementptr  ) [ 000000000000000000000000000000000]
StgValue_143           (store          ) [ 000000000000000000000000000000000]
StgValue_144           (br             ) [ 000000000000000000000000000000000]
empty                  (specregionend  ) [ 000000000000000000000000000000000]
StgValue_146           (br             ) [ 011111111111111111111111111111110]
StgValue_147           (ret            ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outrows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="outrows_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A8_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A8_addr/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A8_load/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="d_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="C1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_addr/31 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_137_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/31 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/31 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_140_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/31 "/>
</bind>
</comp>

<comp id="163" class="1004" name="C7_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C7_addr/31 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_143_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/31 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="1"/>
<pin id="178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten2_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="1"/>
<pin id="189" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten2_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten3_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten3_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="3"/>
<pin id="211" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="3"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="ii_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="4"/>
<pin id="222" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="ii_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="4"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="jj_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="4"/>
<pin id="233" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="jj_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="4"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="10"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6_1/22 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_53_1/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_14_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="4" slack="0"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_15_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_flatten3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_next3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="14" slack="0"/>
<pin id="284" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_flatten_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten65_op_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten65_op/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvar_flatten_next2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="11" slack="0"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="not_exitcond_flatten_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond_flatten2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond_flatten33_m_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten33_m/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_18_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="indvar_flatten31_op_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten31_op/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="indvar_flatten_next1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond_flatten1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond_flatten_mid_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="1"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="exitcond_flatten33_n_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten33_n/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="not_exitcond_flatten_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="2"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exitcond_flatten_mid_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid_2/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_19_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="1"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_99_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="2"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="indvar_flatten_op_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="indvar_flatten_next_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_98_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_33_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="newIndex_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="0" index="3" bw="1" slack="0"/>
<pin id="411" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_54_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_34_mid_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="2"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_34_mid/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_34_mid1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_34_mid1/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="ii_mid1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="newIndex5_cast_mid3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex5_cast_mid3/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="newIndex_cast_mid3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex_cast_mid3/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="not_exitcond_flatten_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_2/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_34_mid2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_34_mid2/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="ii_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_22_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="1"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_100_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="2"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_100/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="jj_mid2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="jj_mid2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_101_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_33_mid1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33_mid1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="newIndex5_cast_mid2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex5_cast_mid2/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="newIndex_mid1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="0" index="3" bw="1" slack="0"/>
<pin id="513" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="newIndex_mid1/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="newIndex_cast_mid2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="26"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex_cast_mid2/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="ii_mid2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid2/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="jj_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="newIndex5_cast_mid2_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex5_cast_mid2_s/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sel_tmp_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="2"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sel_tmp2_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="2"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sel_tmp1_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_s_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sel_tmp5_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sel_tmp1_i1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i1/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sel_tmp5_i1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i1/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="jj_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="6"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj_cast/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="newIndex_cast_mid2_c_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="26"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast_mid2_c/31 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_15_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="1"/>
<pin id="605" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="608" class="1005" name="exitcond_flatten3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="612" class="1005" name="indvar_flatten_next3_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="14" slack="0"/>
<pin id="614" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="exitcond_flatten_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="625" class="1005" name="indvar_flatten_next2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="not_exitcond_flatten_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten "/>
</bind>
</comp>

<comp id="636" class="1005" name="exitcond_flatten2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="exitcond_flatten33_m_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten33_m "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_18_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="2"/>
<pin id="648" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="651" class="1005" name="indvar_flatten_next1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="not_exitcond_flatten_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="exitcond_flatten_mid_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_99_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="674" class="1005" name="indvar_flatten_next_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="679" class="1005" name="jj_mid2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="2"/>
<pin id="681" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="jj_mid2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="newIndex5_cast_mid2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="newIndex5_cast_mid2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="newIndex_cast_mid2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="26"/>
<pin id="693" dir="1" index="1" bw="5" slack="26"/>
</pin_list>
<bind>
<opset="newIndex_cast_mid2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="ii_mid2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_mid2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="jj_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="A_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="A8_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A8_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="A_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="sel_tmp5_i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5_i "/>
</bind>
</comp>

<comp id="726" class="1005" name="A8_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A8_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="sel_tmp5_i1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5_i1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="d_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="sum_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_35_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_53_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="10"/>
<pin id="753" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_53_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="sum_6_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="761" class="1005" name="sum_6_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="92" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="258" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="180" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="180" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="191" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="191" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="202" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="202" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="213" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="349" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="213" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="224" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="394" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="420"><net_src comp="235" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="224" pin="4"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="398" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="406" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="427" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="432" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="458" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="235" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="464" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="458" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="492" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="439" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="488" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="523"><net_src comp="458" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="508" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="446" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="458" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="464" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="432" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="480" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="70" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="550" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="555" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="550" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="74" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="563" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="577" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="606"><net_src comp="268" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="611"><net_src comp="276" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="281" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="620"><net_src comp="287" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="628"><net_src comp="299" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="633"><net_src comp="307" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="639"><net_src comp="312" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="644"><net_src comp="318" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="649"><net_src comp="324" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="654"><net_src comp="335" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="659"><net_src comp="359" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="664"><net_src comp="364" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="670"><net_src comp="375" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="677"><net_src comp="386" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="682"><net_src comp="480" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="689"><net_src comp="500" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="694"><net_src comp="518" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="699"><net_src comp="526" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="704"><net_src comp="534" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="709"><net_src comp="98" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="714"><net_src comp="111" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="719"><net_src comp="105" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="724"><net_src comp="569" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="729"><net_src comp="118" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="734"><net_src comp="585" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="739"><net_src comp="124" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="744"><net_src comp="131" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="749"><net_src comp="250" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="754"><net_src comp="254" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="759"><net_src comp="242" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="764"><net_src comp="246" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {31 }
	Port: C1 | {31 }
	Port: C7 | {31 }
	Port: A | {}
	Port: A8 | {}
	Port: d | {}
 - Input state : 
	Port: k2c_affine_matmul.2 : C | {}
	Port: k2c_affine_matmul.2 : C1 | {}
	Port: k2c_affine_matmul.2 : C7 | {}
	Port: k2c_affine_matmul.2 : A | {6 7 }
	Port: k2c_affine_matmul.2 : A8 | {6 7 }
	Port: k2c_affine_matmul.2 : d | {11 12 }
	Port: k2c_affine_matmul.2 : outrows | {1 }
  - Chain level:
	State 1
		tmp_15 : 1
	State 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		exitcond_flatten : 1
		indvar_flatten65_op : 1
		indvar_flatten_next2 : 2
	State 3
		exitcond_flatten2 : 1
		exitcond_flatten33_m : 2
		tmp_18 : 2
		indvar_flatten31_op : 1
		indvar_flatten_next1 : 2
	State 4
		exitcond_flatten1 : 1
		exitcond_flatten_mid : 2
		exitcond_flatten_mid_2 : 2
		tmp_19 : 2
		tmp_99 : 2
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 5
		tmp_98 : 1
		tmp_33 : 2
		newIndex : 2
		tmp_54 : 1
		tmp_34_mid : 2
		tmp_34_mid1 : 2
		ii_mid1 : 1
		newIndex5_cast_mid3 : 3
		newIndex_cast_mid3 : 3
		tmp_34_mid2 : 2
		ii_1 : 2
		tmp_22 : 2
		tmp_100 : 2
		jj_mid2 : 2
		tmp_101 : 3
		tmp_33_mid1 : 4
		newIndex5_cast_mid2 : 2
		newIndex_mid1 : 4
		newIndex_cast_mid2 : 2
		ii_mid2 : 2
		jj_1 : 3
	State 6
		A_addr : 1
		A_load : 2
		A8_addr : 1
		A8_load : 2
	State 7
		sel_tmp1_i : 1
		tmp_s : 1
		sel_tmp5_i : 1
		sel_tmp1_i1 : 1
		sel_tmp5_i1 : 2
	State 8
	State 9
	State 10
	State 11
		d_addr : 1
		sum : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		C1_addr : 1
		StgValue_137 : 2
		C_addr : 1
		StgValue_140 : 2
		C7_addr : 1
		StgValue_143 : 2
		empty : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_242          |    2    |   324   |   236   |
|          |           grp_fu_246          |    2    |   324   |   236   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_250          |    3    |   151   |   144   |
|          |           grp_fu_254          |    3    |   151   |   144   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next2_fu_299  |    0    |    0    |    11   |
|          |  indvar_flatten_next1_fu_335  |    0    |    0    |    8    |
|          |   indvar_flatten_next_fu_386  |    0    |    0    |    4    |
|          |         ii_mid1_fu_432        |    0    |    0    |    2    |
|          |   newIndex5_cast_mid3_fu_439  |    0    |    0    |    3    |
|          |   newIndex_cast_mid3_fu_446   |    0    |    0    |    5    |
|  select  |         jj_mid2_fu_480        |    0    |    0    |    2    |
|          |   newIndex5_cast_mid2_fu_500  |    0    |    0    |    3    |
|          |   newIndex_cast_mid2_fu_518   |    0    |    0    |    5    |
|          |         ii_mid2_fu_526        |    0    |    0    |    2    |
|          |       sel_tmp1_i_fu_555       |    0    |    0    |    32   |
|          |       sel_tmp5_i_fu_569       |    0    |    0    |    32   |
|          |       sel_tmp1_i1_fu_577      |    0    |    0    |    32   |
|          |       sel_tmp5_i1_fu_585      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next3_fu_281  |    0    |    0    |    21   |
|          |   indvar_flatten65_op_fu_293  |    0    |    0    |    18   |
|    add   |   indvar_flatten31_op_fu_329  |    0    |    0    |    15   |
|          |    indvar_flatten_op_fu_380   |    0    |    0    |    13   |
|          |          ii_1_fu_464          |    0    |    0    |    10   |
|          |          jj_1_fu_534          |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten3_fu_276   |    0    |    0    |    13   |
|          |    exitcond_flatten_fu_287    |    0    |    0    |    13   |
|          |    exitcond_flatten2_fu_312   |    0    |    0    |    11   |
|   icmp   |    exitcond_flatten1_fu_343   |    0    |    0    |    9    |
|          |         tmp_54_fu_416         |    0    |    0    |    8    |
|          |        sel_tmp_i_fu_545       |    0    |    0    |    8    |
|          |       sel_tmp2_i_fu_550       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_18_fu_324         |    0    |    0    |    2    |
|          | not_exitcond_flatten_1_fu_359 |    0    |    0    |    2    |
|          |         tmp_19_fu_370         |    0    |    0    |    2    |
|    or    |         tmp_99_fu_375         |    0    |    0    |    2    |
|          |         tmp_22_fu_470         |    0    |    0    |    2    |
|          |         tmp_100_fu_475        |    0    |    0    |    2    |
|          |          tmp_s_fu_563         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  exitcond_flatten33_m_fu_318  |    0    |    0    |    2    |
|          |  exitcond_flatten_mid_fu_349  |    0    |    0    |    2    |
|    and   | exitcond_flatten_mid_2_fu_364 |    0    |    0    |    2    |
|          |       tmp_34_mid_fu_422       |    0    |    0    |    2    |
|          |       tmp_34_mid1_fu_427      |    0    |    0    |    2    |
|          |       tmp_34_mid2_fu_458      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  not_exitcond_flatten_fu_307  |    0    |    0    |    2    |
|    xor   |  exitcond_flatten33_n_fu_354  |    0    |    0    |    2    |
|          | not_exitcond_flatten_2_fu_453 |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |    outrows_read_read_fu_92    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_14_fu_258         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_15_fu_268         |    0    |    0    |    0    |
|          |         tmp_33_fu_398         |    0    |    0    |    0    |
|bitconcatenate|        newIndex_fu_406        |    0    |    0    |    0    |
|          |       tmp_33_mid1_fu_492      |    0    |    0    |    0    |
|          |      newIndex_mid1_fu_508     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_98_fu_394         |    0    |    0    |    0    |
|          |         tmp_101_fu_488        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  newIndex5_cast_mid2_s_fu_540 |    0    |    0    |    0    |
|   zext   |         jj_cast_fu_593        |    0    |    0    |    0    |
|          |  newIndex_cast_mid2_c_fu_597  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |   950   |   1122  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        A8_addr_reg_711       |    2   |
|        A8_load_reg_726       |   32   |
|        A_addr_reg_706        |    2   |
|        A_load_reg_716        |   32   |
|        d_addr_reg_736        |    4   |
|   exitcond_flatten2_reg_636  |    1   |
| exitcond_flatten33_m_reg_641 |    1   |
|   exitcond_flatten3_reg_608  |    1   |
|exitcond_flatten_mid_2_reg_661|    1   |
|   exitcond_flatten_reg_617   |    1   |
|        ii_mid2_reg_696       |    2   |
|          ii_reg_220          |    2   |
|    indvar_flatten1_reg_176   |   14   |
|    indvar_flatten2_reg_187   |   11   |
|    indvar_flatten3_reg_198   |    8   |
| indvar_flatten_next1_reg_651 |    8   |
| indvar_flatten_next2_reg_625 |   11   |
| indvar_flatten_next3_reg_612 |   14   |
|  indvar_flatten_next_reg_674 |    4   |
|    indvar_flatten_reg_209    |    4   |
|         jj_1_reg_701         |    2   |
|        jj_mid2_reg_679       |    2   |
|          jj_reg_231          |    2   |
|  newIndex5_cast_mid2_reg_686 |    3   |
|  newIndex_cast_mid2_reg_691  |    5   |
|not_exitcond_flatten_1_reg_656|    1   |
| not_exitcond_flatten_reg_630 |    1   |
|      sel_tmp5_i1_reg_731     |   32   |
|      sel_tmp5_i_reg_721      |   32   |
|        sum_6_1_reg_761       |   32   |
|         sum_6_reg_756        |   32   |
|          sum_reg_741         |   32   |
|        tmp_15_reg_603        |   14   |
|        tmp_18_reg_646        |    1   |
|        tmp_35_reg_746        |   32   |
|       tmp_53_1_reg_751       |   32   |
|        tmp_99_reg_667        |    1   |
+------------------------------+--------+
|             Total            |   411  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   4.05  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   950  |  1122  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   411  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |  1361  |  1149  |
+-----------+--------+--------+--------+--------+
