

#ifndef __PLATFORM_CONFIG_H_
#define __PLATFORM_CONFIG_H_


#ifdef __PPC__
#define CACHEABLE_REGION_MASK 0x80008000
#endif

#if XPAR_CPU_ID != 0
#define MY_CPU_ID 1
#else
#define MY_CPU_ID XPAR_CPU_ID
#endif /* XPAR_CPU_ID != 0 */


#define AVAILABLE_PRR 1

//#define BITSTREAMS_START_ADDRESS (0x83d00000+0x80000)
//#define BITSTREAMS_END_ADDRESS (0x83E00000L-0x800L)
#define BITSTREAMS_START_ADDRESS (0x50000000+0x1000000)
#define BITSTREAMS_END_ADDRESS (0x50000000L+0x1000000+0x500000-0x800L)
#define MATH0_ADDER (0x83d00000+0x80000)
#define MATH0_ADDER_SIZE (11336/2)
#define MATH0_SUB (MATH0_ADDER+(MATH0_ADDER_SIZE*8)+1024)
#define MATH0_SUB_SIZE (11336/2)
#define MATH0_MULT (MATH0_SUB+(MATH0_SUB_SIZE*8)+1024)
#define MATH0_MULT_SIZE (11336/2)
#define MATH0_SHIFT (MATH0_MULT +(MATH0_MULT_SIZE*l8)+1024)
#define MATH0_SHIFT_SIZE (11336/2)

#define CONFIG_FROM_DDR 0
#define DEBUG_PRINT 0
#define CONF_REUSE 0
#define SIMPLE_SCHED_II_REUSE 0
#define SIMPLE_SCHED_II 0

#define SIMPLE_SCHED_SER 1 // either enable the SER or II
#define SW_HW_MIG 1

#define MBOX_DEVICE_ID		XPAR_MBOX_0_DEVICE_ID
#define INTC_DEVICE_ID		XPAR_INTC_0_DEVICE_ID
#define MBOX_INTR_ID		XPAR_INTC_0_MBOX_0_VEC_ID

#define TMRCTR_DEVICE_ID	XPAR_TMRCTR_0_DEVICE_ID
#define TMRCTR_INTERRUPT_ID	XPAR_INTC_0_TMRCTR_0_VEC_ID

#define MAILBOX_RIT	16	/* mailbox receive interrupt threshold */
#define MAILBOX_SIT	4	/* mailbox send interrupt threshold */

//#define MATH_INTR_ID  		XPAR_XPS_INTC_0_MATH_0_IP2INTC_IRPT_INTR
//#define MATH_DEVICE_ID		XPAR_MATH_0_BASEADDR

#define MATH0_BASEADDRESS XPAR_MATH_0_BASEADDR
#define MATH1_BASEADDRESS XPAR_MATH_1_BASEADDR
#define MATH2_BASEADDRESS XPAR_MATH_2_BASEADDR
#define MATH3_BASEADDRESS XPAR_MATH_3_BASEADDR
#define MATH4_BASEADDRESS XPAR_MATH_4_BASEADDR

#define MATH0_INT_ID	XPAR_XPS_INTC_0_MATH_0_IP2INTC_IRPT_INTR
#define MATH1_INT_ID	XPAR_XPS_INTC_0_MATH_1_IP2INTC_IRPT_INTR
#define MATH2_INT_ID	XPAR_XPS_INTC_0_MATH_2_IP2INTC_IRPT_INTR
#define MATH3_INT_ID	XPAR_XPS_INTC_0_MATH_3_IP2INTC_IRPT_INTR
#define MATH4_INT_ID	XPAR_XPS_INTC_0_MATH_4_IP2INTC_IRPT_INTR

#endif
