<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_32_bit_first_design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_memory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu1bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu1bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu1bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu_adder.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_memory.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mul4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mul4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mul4.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux1data_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux1data_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux1data_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2data.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2data.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2data.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxWsignal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxWsignal.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxWsignal.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_decode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_decode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_execute.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_execute.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_execute.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_file_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_file_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulation_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulation_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulation_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulation_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508288780" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508288780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508939638" xil_pn:in_ck="-7760355370993678299" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508939638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_memory.vhd"/>
      <outfile xil_pn:name="Main.vhd"/>
      <outfile xil_pn:name="alu1bit.vhd"/>
      <outfile xil_pn:name="alu_adder.vhd"/>
      <outfile xil_pn:name="alu_main.vhd"/>
      <outfile xil_pn:name="comparator_32bit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="mul4.vhd"/>
      <outfile xil_pn:name="mux1bit.vhd"/>
      <outfile xil_pn:name="mux1data.vhd"/>
      <outfile xil_pn:name="mux1data_sim.vhd"/>
      <outfile xil_pn:name="mux4data.vhd"/>
      <outfile xil_pn:name="mux4sel1bit.vhd"/>
      <outfile xil_pn:name="muxWsignal.vhd"/>
      <outfile xil_pn:name="reg_decode.vhd"/>
      <outfile xil_pn:name="reg_execute.vhd"/>
      <outfile xil_pn:name="reg_fetch.vhd"/>
      <outfile xil_pn:name="reg_file_sim.vhd"/>
      <outfile xil_pn:name="reg_memory.vhd"/>
      <outfile xil_pn:name="reg_pc.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="simulation.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508759411" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4448740089129339867" xil_pn:start_ts="1508759411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508759411" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6124769220080458841" xil_pn:start_ts="1508759411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508288780" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6314017334874270682" xil_pn:start_ts="1508288780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508939645" xil_pn:in_ck="-7760355370993678299" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508939645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_memory.vhd"/>
      <outfile xil_pn:name="Main.vhd"/>
      <outfile xil_pn:name="alu1bit.vhd"/>
      <outfile xil_pn:name="alu_adder.vhd"/>
      <outfile xil_pn:name="alu_main.vhd"/>
      <outfile xil_pn:name="comparator_32bit.vhd"/>
      <outfile xil_pn:name="data_memory.vhd"/>
      <outfile xil_pn:name="mul4.vhd"/>
      <outfile xil_pn:name="mux1bit.vhd"/>
      <outfile xil_pn:name="mux1data.vhd"/>
      <outfile xil_pn:name="mux1data_sim.vhd"/>
      <outfile xil_pn:name="mux4data.vhd"/>
      <outfile xil_pn:name="mux4sel1bit.vhd"/>
      <outfile xil_pn:name="muxWsignal.vhd"/>
      <outfile xil_pn:name="reg_decode.vhd"/>
      <outfile xil_pn:name="reg_execute.vhd"/>
      <outfile xil_pn:name="reg_fetch.vhd"/>
      <outfile xil_pn:name="reg_file_sim.vhd"/>
      <outfile xil_pn:name="reg_memory.vhd"/>
      <outfile xil_pn:name="reg_pc.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="simulation.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508939648" xil_pn:in_ck="-7760355370993678299" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3271788960101084930" xil_pn:start_ts="1508939645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simulation_beh.prj"/>
      <outfile xil_pn:name="simulation_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508939648" xil_pn:in_ck="6921404075043586660" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6209325426811630565" xil_pn:start_ts="1508939648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simulation_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1507940447" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507940447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508099045" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4856034151127313428" xil_pn:start_ts="1508099045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508099045" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6314017334874270682" xil_pn:start_ts="1508099045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507940447" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507940447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508099045" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6539035178628621934" xil_pn:start_ts="1508099045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507940447" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1507940447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508099045" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2099553113536096548" xil_pn:start_ts="1508099045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508944447" xil_pn:in_ck="-5542971721595182050" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="990131656946402477" xil_pn:start_ts="1508943419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Main.lso"/>
      <outfile xil_pn:name="Main.ngc"/>
      <outfile xil_pn:name="Main.ngr"/>
      <outfile xil_pn:name="Main.prj"/>
      <outfile xil_pn:name="Main.stx"/>
      <outfile xil_pn:name="Main.syr"/>
      <outfile xil_pn:name="Main.xst"/>
      <outfile xil_pn:name="Main_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_main.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508287677" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8446734869133159229" xil_pn:start_ts="1508287677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508287683" xil_pn:in_ck="-5366066445143788585" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3153755213517018365" xil_pn:start_ts="1508287677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1508287686" xil_pn:in_ck="3411133946188" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1508287683">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
