#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 25 16:51:37 2024
# Process ID: 51498
# Current directory: /home/madsr2d2/DTU/dds/as1
# Command line: vivado
# Log file: /home/madsr2d2/DTU/dds/as1/vivado.log
# Journal file: /home/madsr2d2/DTU/dds/as1/vivado.jou
# Running On        :madsr2d2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency     :773.652 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33254 MB
# Swap memory       :2147 MB
# Total Virtual     :35401 MB
# Available Virtual :32620 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd] -no_script -reset -force -quiet
remove_files  /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd] -no_script -reset -force -quiet
remove_files  /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd] -no_script -reset -force -quiet
remove_files  /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd.vhd
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd
add_files -norecurse {/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/debounce.vhd /home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd.vhd /home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_top.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gcd_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot gcd_tb_behav xil_defaultlib.gcd_tb -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot gcd_tb_behav xil_defaultlib.gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(n=2)\]
Compiling architecture fsmd of entity xil_defaultlib.gcd [gcd_default]
Compiling architecture fsmd_io of entity xil_defaultlib.gcd_top [\gcd_top(n=2)\]
Compiling architecture behaviour of entity xil_defaultlib.gcd_tb
Built simulation snapshot gcd_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_tb_behav -key {Behavioral:sim_1:Functional:gcd_tb} -tclbatch {gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run -all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8266.508 ; gain = 8.867 ; free physical = 23774 ; free virtual = 30143
INFO: [Common 17-344] 'run' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/debounce.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gcd_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot gcd_tb_behav xil_defaultlib.gcd_tb -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot gcd_tb_behav xil_defaultlib.gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(n=2)\]
Compiling architecture fsmd of entity xil_defaultlib.gcd [gcd_default]
Compiling architecture fsmd_io of entity xil_defaultlib.gcd_top [\gcd_top(n=2)\]
Compiling architecture behaviour of entity xil_defaultlib.gcd_tb
Built simulation snapshot gcd_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/madsr2d2/DTU/dds/as1/task_2_test/task_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_tb_behav -key {Behavioral:sim_1:Functional:gcd_tb} -tclbatch {gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run -all
Note: Tests succeeded!
Time: 11780 ns  Iteration: 0  Process: /gcd_tb/line__70  File: /home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_tb.vhd
$stop called at time : 11780 ns : File "/home/madsr2d2/DTU/dds/as1/task_2_test/02203_A1_code/task2/gcd_tb.vhd" Line 127
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 17:05:02 2024...
