;chisel3.BuildInfo$@2b6a0ea9
circuit WSSystolic_Test : 
  module Queue : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, count : UInt<4>}
    
    cmem ram : {id : UInt<5>}[10] @[Decoupled.scala 220:95]
    reg enq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg deq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 223:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 225:33]
    node _empty_T = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 226:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 226:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 227:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 231:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 232:8]
      MPORT.id <= io.enq.bits.id @[Decoupled.scala 232:24]
      node wrap = eq(enq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        enq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 231:17]
    when do_deq : @[Decoupled.scala 235:17]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        deq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 235:17]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 238:16]
    when _T : @[Decoupled.scala 238:28]
      maybe_full <= do_enq @[Decoupled.scala 239:16]
      skip @[Decoupled.scala 238:28]
    node _io_deq_valid_T = eq(empty, UInt<1>("h00")) @[Decoupled.scala 242:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 242:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h00")) @[Decoupled.scala 243:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 243:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 251:23]
    io.deq.bits.id <= io_deq_bits_MPORT.id @[Decoupled.scala 251:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 267:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 267:32]
    node _io_count_T = mux(maybe_full, UInt<4>("h0a"), UInt<1>("h00")) @[Decoupled.scala 272:24]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[Decoupled.scala 274:39]
    node _io_count_T_2 = add(UInt<4>("h0a"), ptr_diff) @[Decoupled.scala 275:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 275:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 274:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 271:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 271:14]
    
  module Queue_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, count : UInt<4>}
    
    cmem ram : {id : UInt<5>}[10] @[Decoupled.scala 220:95]
    reg enq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg deq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 223:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 225:33]
    node _empty_T = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 226:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 226:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 227:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 231:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 232:8]
      MPORT.id <= io.enq.bits.id @[Decoupled.scala 232:24]
      node wrap = eq(enq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        enq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 231:17]
    when do_deq : @[Decoupled.scala 235:17]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        deq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 235:17]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 238:16]
    when _T : @[Decoupled.scala 238:28]
      maybe_full <= do_enq @[Decoupled.scala 239:16]
      skip @[Decoupled.scala 238:28]
    node _io_deq_valid_T = eq(empty, UInt<1>("h00")) @[Decoupled.scala 242:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 242:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h00")) @[Decoupled.scala 243:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 243:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 251:23]
    io.deq.bits.id <= io_deq_bits_MPORT.id @[Decoupled.scala 251:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 267:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 267:32]
    node _io_count_T = mux(maybe_full, UInt<4>("h0a"), UInt<1>("h00")) @[Decoupled.scala 272:24]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[Decoupled.scala 274:39]
    node _io_count_T_2 = add(UInt<4>("h0a"), ptr_diff) @[Decoupled.scala 275:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 275:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 274:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 271:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 271:14]
    
  module Queue_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {input_id : UInt<5>, filter_id : UInt<5>, output_id : UInt<5>, free : UInt<3>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {input_id : UInt<5>, filter_id : UInt<5>, output_id : UInt<5>, free : UInt<3>}}, count : UInt<4>}
    
    cmem ram : {input_id : UInt<5>, filter_id : UInt<5>, output_id : UInt<5>, free : UInt<3>}[10] @[Decoupled.scala 220:95]
    reg enq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg deq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 223:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 225:33]
    node _empty_T = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 226:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 226:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 227:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 231:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 232:8]
      MPORT.free <= io.enq.bits.free @[Decoupled.scala 232:24]
      MPORT.output_id <= io.enq.bits.output_id @[Decoupled.scala 232:24]
      MPORT.filter_id <= io.enq.bits.filter_id @[Decoupled.scala 232:24]
      MPORT.input_id <= io.enq.bits.input_id @[Decoupled.scala 232:24]
      node wrap = eq(enq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        enq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 231:17]
    when do_deq : @[Decoupled.scala 235:17]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        deq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 235:17]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 238:16]
    when _T : @[Decoupled.scala 238:28]
      maybe_full <= do_enq @[Decoupled.scala 239:16]
      skip @[Decoupled.scala 238:28]
    node _io_deq_valid_T = eq(empty, UInt<1>("h00")) @[Decoupled.scala 242:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 242:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h00")) @[Decoupled.scala 243:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 243:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 251:23]
    io.deq.bits.free <= io_deq_bits_MPORT.free @[Decoupled.scala 251:17]
    io.deq.bits.output_id <= io_deq_bits_MPORT.output_id @[Decoupled.scala 251:17]
    io.deq.bits.filter_id <= io_deq_bits_MPORT.filter_id @[Decoupled.scala 251:17]
    io.deq.bits.input_id <= io_deq_bits_MPORT.input_id @[Decoupled.scala 251:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 267:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 267:32]
    node _io_count_T = mux(maybe_full, UInt<4>("h0a"), UInt<1>("h00")) @[Decoupled.scala 272:24]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[Decoupled.scala 274:39]
    node _io_count_T_2 = add(UInt<4>("h0a"), ptr_diff) @[Decoupled.scala 275:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 275:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 274:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 271:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 271:14]
    
  module Queue_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, count : UInt<4>}
    
    cmem ram : {id : UInt<5>}[10] @[Decoupled.scala 220:95]
    reg enq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg deq_ptr_value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 223:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 225:33]
    node _empty_T = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 226:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 226:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 227:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 231:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 232:8]
      MPORT.id <= io.enq.bits.id @[Decoupled.scala 232:24]
      node wrap = eq(enq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        enq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 231:17]
    when do_deq : @[Decoupled.scala 235:17]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("h09")) @[Counter.scala 72:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h01")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        deq_ptr_value <= UInt<1>("h00") @[Counter.scala 86:28]
        skip @[Counter.scala 86:20]
      skip @[Decoupled.scala 235:17]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 238:16]
    when _T : @[Decoupled.scala 238:28]
      maybe_full <= do_enq @[Decoupled.scala 239:16]
      skip @[Decoupled.scala 238:28]
    node _io_deq_valid_T = eq(empty, UInt<1>("h00")) @[Decoupled.scala 242:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 242:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h00")) @[Decoupled.scala 243:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 243:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 251:23]
    io.deq.bits.id <= io_deq_bits_MPORT.id @[Decoupled.scala 251:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 267:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 267:32]
    node _io_count_T = mux(maybe_full, UInt<4>("h0a"), UInt<1>("h00")) @[Decoupled.scala 272:24]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[Decoupled.scala 274:39]
    node _io_count_T_2 = add(UInt<4>("h0a"), ptr_diff) @[Decoupled.scala 275:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 275:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 274:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 271:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 271:14]
    
  module InstDispatcher : 
    input clock : Clock
    input reset : Reset
    output io : {flip inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}}, wr_input : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, wr_filter : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, conv_exec : {flip ready : UInt<1>, valid : UInt<1>, bits : {input_id : UInt<5>, filter_id : UInt<5>, output_id : UInt<5>, free : UInt<3>}}, rd_output : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, config : {in_w : UInt<10>, ks : UInt<10>, out_w : UInt<10>, stride : UInt<10>}}
    
    reg config_ks : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 136:28]
    reg config_pad : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 137:28]
    reg config_out_w : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 138:30]
    inst Queue of Queue @[systolic_base.scala 139:27]
    Queue.clock <= clock
    Queue.reset <= reset
    inst Queue_1 of Queue_1 @[systolic_base.scala 140:27]
    Queue_1.clock <= clock
    Queue_1.reset <= reset
    inst Queue_2 of Queue_2 @[systolic_base.scala 141:23]
    Queue_2.clock <= clock
    Queue_2.reset <= reset
    inst Queue_3 of Queue_3 @[systolic_base.scala 142:27]
    Queue_3.clock <= clock
    Queue_3.reset <= reset
    wire _input_en_WIRE : UInt<1>[32] @[systolic_base.scala 143:33]
    _input_en_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[9] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[10] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[11] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[12] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[13] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[14] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[15] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[16] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[17] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[18] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[19] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[20] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[21] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[22] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[23] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[24] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[25] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[26] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[27] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[28] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[29] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[30] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    _input_en_WIRE[31] <= UInt<1>("h00") @[systolic_base.scala 143:33]
    reg input_en : UInt<1>[32], clock with : (reset => (reset, _input_en_WIRE)) @[systolic_base.scala 143:25]
    wire _filter_en_WIRE : UInt<1>[32] @[systolic_base.scala 144:34]
    _filter_en_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[9] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[10] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[11] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[12] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[13] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[14] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[15] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[16] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[17] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[18] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[19] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[20] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[21] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[22] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[23] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[24] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[25] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[26] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[27] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[28] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[29] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[30] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    _filter_en_WIRE[31] <= UInt<1>("h00") @[systolic_base.scala 144:34]
    reg filter_en : UInt<1>[32], clock with : (reset => (reset, _filter_en_WIRE)) @[systolic_base.scala 144:26]
    wire _out_en_WIRE : UInt<1>[32] @[systolic_base.scala 145:31]
    _out_en_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[9] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[10] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[11] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[12] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[13] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[14] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[15] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[16] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[17] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[18] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[19] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[20] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[21] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[22] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[23] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[24] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[25] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[26] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[27] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[28] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[29] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[30] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    _out_en_WIRE[31] <= UInt<1>("h00") @[systolic_base.scala 145:31]
    reg out_en : UInt<1>[32], clock with : (reset => (reset, _out_en_WIRE)) @[systolic_base.scala 145:23]
    reg conv_pre_input_id : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 146:34]
    reg conv_pre_filter_id : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 147:35]
    io.config.stride <= UInt<1>("h01") @[systolic_base.scala 148:20]
    node _io_config_in_w_T = add(config_out_w, config_ks) @[systolic_base.scala 149:34]
    node _io_config_in_w_T_1 = tail(_io_config_in_w_T, 1) @[systolic_base.scala 149:34]
    node _io_config_in_w_T_2 = sub(_io_config_in_w_T_1, UInt<1>("h01")) @[systolic_base.scala 149:46]
    node _io_config_in_w_T_3 = tail(_io_config_in_w_T_2, 1) @[systolic_base.scala 149:46]
    io.config.in_w <= _io_config_in_w_T_3 @[systolic_base.scala 149:18]
    io.config.ks <= config_ks @[systolic_base.scala 150:16]
    io.config.out_w <= config_out_w @[systolic_base.scala 151:19]
    node _io_inst_ready_T = and(Queue.io.enq.ready, Queue_1.io.enq.ready) @[systolic_base.scala 152:41]
    node _io_inst_ready_T_1 = and(_io_inst_ready_T, Queue_2.io.enq.ready) @[systolic_base.scala 152:66]
    node _io_inst_ready_T_2 = and(_io_inst_ready_T_1, Queue_3.io.enq.ready) @[systolic_base.scala 152:86]
    io.inst.ready <= _io_inst_ready_T_2 @[systolic_base.scala 152:17]
    node _io_wr_input_valid_T = eq(input_en[Queue.io.deq.bits.id], UInt<1>("h00")) @[systolic_base.scala 157:49]
    node _io_wr_input_valid_T_1 = and(Queue.io.deq.valid, _io_wr_input_valid_T) @[systolic_base.scala 157:45]
    io.wr_input.valid <= _io_wr_input_valid_T_1 @[systolic_base.scala 157:21]
    io.wr_input.bits.id <= Queue.io.deq.bits.id @[systolic_base.scala 158:20]
    Queue.io.deq.ready <= io.wr_input.ready @[systolic_base.scala 159:24]
    when io.wr_input.ready : @[systolic_base.scala 161:26]
      input_en[io.wr_input.bits.id] <= UInt<1>("h01") @[systolic_base.scala 162:34]
      skip @[systolic_base.scala 161:26]
    node _io_wr_filter_valid_T = eq(filter_en[Queue_1.io.deq.bits.id], UInt<1>("h00")) @[systolic_base.scala 165:51]
    node _io_wr_filter_valid_T_1 = and(Queue_1.io.deq.valid, _io_wr_filter_valid_T) @[systolic_base.scala 165:47]
    io.wr_filter.valid <= _io_wr_filter_valid_T_1 @[systolic_base.scala 165:22]
    io.wr_filter.bits.id <= Queue_1.io.deq.bits.id @[systolic_base.scala 166:21]
    Queue_1.io.deq.ready <= io.wr_filter.ready @[systolic_base.scala 167:25]
    when io.wr_filter.ready : @[systolic_base.scala 168:27]
      filter_en[io.wr_filter.bits.id] <= UInt<1>("h01") @[systolic_base.scala 169:36]
      skip @[systolic_base.scala 168:27]
    node _io_conv_exec_valid_T = eq(Queue_2.io.deq.bits.free, UInt<1>("h00")) @[systolic_base.scala 175:8]
    node _io_conv_exec_valid_T_1 = and(Queue_2.io.deq.valid, _io_conv_exec_valid_T) @[systolic_base.scala 174:22]
    node _io_conv_exec_valid_T_2 = add(Queue_2.io.deq.bits.input_id, io.config.ks) @[systolic_base.scala 176:42]
    node _io_conv_exec_valid_T_3 = tail(_io_conv_exec_valid_T_2, 1) @[systolic_base.scala 176:42]
    node _io_conv_exec_valid_T_4 = sub(_io_conv_exec_valid_T_3, UInt<1>("h01")) @[systolic_base.scala 176:57]
    node _io_conv_exec_valid_T_5 = tail(_io_conv_exec_valid_T_4, 1) @[systolic_base.scala 176:57]
    node _io_conv_exec_valid_T_6 = bits(_io_conv_exec_valid_T_5, 4, 0)
    node _io_conv_exec_valid_T_7 = and(_io_conv_exec_valid_T_1, input_en[_io_conv_exec_valid_T_6]) @[systolic_base.scala 175:31]
    node _io_conv_exec_valid_T_8 = and(_io_conv_exec_valid_T_7, filter_en[Queue_2.io.deq.bits.filter_id]) @[systolic_base.scala 176:65]
    node _io_conv_exec_valid_T_9 = eq(out_en[Queue_2.io.deq.bits.output_id], UInt<1>("h00")) @[systolic_base.scala 178:8]
    node _io_conv_exec_valid_T_10 = and(_io_conv_exec_valid_T_8, _io_conv_exec_valid_T_9) @[systolic_base.scala 177:46]
    io.conv_exec.valid <= _io_conv_exec_valid_T_10 @[systolic_base.scala 173:22]
    io.conv_exec.bits.free <= Queue_2.io.deq.bits.free @[systolic_base.scala 179:21]
    io.conv_exec.bits.output_id <= Queue_2.io.deq.bits.output_id @[systolic_base.scala 179:21]
    io.conv_exec.bits.filter_id <= Queue_2.io.deq.bits.filter_id @[systolic_base.scala 179:21]
    io.conv_exec.bits.input_id <= Queue_2.io.deq.bits.input_id @[systolic_base.scala 179:21]
    node _T = neq(Queue_2.io.deq.bits.free, UInt<1>("h00")) @[systolic_base.scala 181:66]
    node _T_1 = or(io.conv_exec.ready, _T) @[systolic_base.scala 181:42]
    Queue_2.io.deq.ready <= _T_1 @[systolic_base.scala 181:20]
    node _T_2 = bits(Queue_2.io.deq.bits.free, 0, 0) @[systolic_base.scala 183:28]
    when _T_2 : @[systolic_base.scala 183:32]
      out_en[Queue_2.io.deq.bits.input_id] <= UInt<1>("h01") @[systolic_base.scala 184:37]
      skip @[systolic_base.scala 183:32]
    node _T_3 = bits(Queue_2.io.deq.bits.free, 1, 1) @[systolic_base.scala 186:28]
    when _T_3 : @[systolic_base.scala 186:32]
      filter_en[Queue_2.io.deq.bits.filter_id] <= UInt<1>("h00") @[systolic_base.scala 187:41]
      skip @[systolic_base.scala 186:32]
    node _T_4 = bits(Queue_2.io.deq.bits.free, 2, 2) @[systolic_base.scala 189:28]
    when _T_4 : @[systolic_base.scala 189:32]
      input_en[Queue_2.io.deq.bits.output_id] <= UInt<1>("h00") @[systolic_base.scala 190:40]
      skip @[systolic_base.scala 189:32]
    node _io_rd_output_valid_T = and(Queue_3.io.deq.valid, out_en[Queue_3.io.deq.bits.id]) @[systolic_base.scala 194:47]
    io.rd_output.valid <= _io_rd_output_valid_T @[systolic_base.scala 194:22]
    io.rd_output.bits.id <= Queue_3.io.deq.bits.id @[systolic_base.scala 195:21]
    Queue_3.io.deq.ready <= io.rd_output.ready @[systolic_base.scala 196:25]
    when io.rd_output.ready : @[systolic_base.scala 197:27]
      out_en[io.rd_output.bits.id] <= UInt<1>("h00") @[systolic_base.scala 199:33]
      skip @[systolic_base.scala 197:27]
    node _T_5 = and(io.inst.valid, io.inst.ready) @[systolic_base.scala 203:21]
    when _T_5 : @[systolic_base.scala 203:37]
      node _T_6 = eq(io.inst.bits.funct, UInt<1>("h01")) @[systolic_base.scala 210:15]
      when _T_6 : @[systolic_base.scala 210:22]
        Queue.io.enq.valid <= UInt<1>("h01") @[systolic_base.scala 211:28]
        Queue.io.enq.bits.id <= io.inst.bits.rs1 @[systolic_base.scala 212:30]
        skip @[systolic_base.scala 210:22]
      else : @[systolic_base.scala 213:16]
        Queue.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 214:28]
        Queue.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 215:30]
        skip @[systolic_base.scala 213:16]
      node _T_7 = eq(io.inst.bits.funct, UInt<2>("h02")) @[systolic_base.scala 218:15]
      when _T_7 : @[systolic_base.scala 218:22]
        Queue_1.io.enq.valid <= UInt<1>("h01") @[systolic_base.scala 219:29]
        Queue_1.io.enq.bits.id <= io.inst.bits.rs1 @[systolic_base.scala 220:31]
        skip @[systolic_base.scala 218:22]
      else : @[systolic_base.scala 221:16]
        Queue_1.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 222:29]
        Queue_1.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 223:31]
        skip @[systolic_base.scala 221:16]
      node _T_8 = eq(io.inst.bits.funct, UInt<2>("h03")) @[systolic_base.scala 225:15]
      when _T_8 : @[systolic_base.scala 225:22]
        conv_pre_input_id <= io.inst.bits.rs1 @[systolic_base.scala 226:25]
        conv_pre_filter_id <= io.inst.bits.rs2 @[systolic_base.scala 227:26]
        skip @[systolic_base.scala 225:22]
      node _T_9 = eq(io.inst.bits.funct, UInt<3>("h04")) @[systolic_base.scala 230:15]
      when _T_9 : @[systolic_base.scala 230:22]
        Queue_2.io.enq.valid <= UInt<1>("h01") @[systolic_base.scala 231:24]
        Queue_2.io.enq.bits.input_id <= conv_pre_input_id @[systolic_base.scala 232:32]
        Queue_2.io.enq.bits.filter_id <= conv_pre_filter_id @[systolic_base.scala 233:33]
        Queue_2.io.enq.bits.output_id <= io.inst.bits.rs1 @[systolic_base.scala 234:33]
        Queue_2.io.enq.bits.free <= UInt<1>("h00") @[systolic_base.scala 235:28]
        skip @[systolic_base.scala 230:22]
      else : @[systolic_base.scala 236:16]
        node _T_10 = geq(io.inst.bits.funct, UInt<3>("h05")) @[systolic_base.scala 237:33]
        node _T_11 = leq(io.inst.bits.funct, UInt<3>("h07")) @[systolic_base.scala 237:47]
        node _T_12 = and(_T_10, _T_11) @[systolic_base.scala 237:39]
        Queue_2.io.enq.valid <= _T_12 @[systolic_base.scala 237:24]
        node _T_13 = eq(io.inst.bits.funct, UInt<3>("h05")) @[systolic_base.scala 238:44]
        node _T_14 = mux(_T_13, io.inst.bits.rs1, UInt<1>("h00")) @[systolic_base.scala 238:38]
        Queue_2.io.enq.bits.input_id <= _T_14 @[systolic_base.scala 238:32]
        node _T_15 = eq(io.inst.bits.funct, UInt<3>("h06")) @[systolic_base.scala 239:45]
        node _T_16 = mux(_T_15, io.inst.bits.rs1, UInt<1>("h00")) @[systolic_base.scala 239:39]
        Queue_2.io.enq.bits.filter_id <= _T_16 @[systolic_base.scala 239:33]
        node _T_17 = eq(io.inst.bits.funct, UInt<3>("h07")) @[systolic_base.scala 240:45]
        node _T_18 = mux(_T_17, io.inst.bits.rs1, UInt<1>("h00")) @[systolic_base.scala 240:39]
        Queue_2.io.enq.bits.output_id <= _T_18 @[systolic_base.scala 240:33]
        node _T_19 = eq(io.inst.bits.funct, UInt<3>("h05")) @[systolic_base.scala 242:40]
        node _T_20 = eq(io.inst.bits.funct, UInt<3>("h06")) @[systolic_base.scala 242:62]
        node _T_21 = eq(io.inst.bits.funct, UInt<3>("h07")) @[systolic_base.scala 242:84]
        node _T_22 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[systolic_base.scala 242:78]
        node _T_23 = mux(_T_20, UInt<2>("h02"), _T_22) @[systolic_base.scala 242:56]
        node _T_24 = mux(_T_19, UInt<3>("h04"), _T_23) @[systolic_base.scala 242:34]
        Queue_2.io.enq.bits.free <= _T_24 @[systolic_base.scala 242:28]
        skip @[systolic_base.scala 236:16]
      node _T_25 = eq(io.inst.bits.funct, UInt<4>("h08")) @[systolic_base.scala 251:15]
      when _T_25 : @[systolic_base.scala 251:22]
        Queue_3.io.enq.valid <= UInt<1>("h01") @[systolic_base.scala 252:29]
        Queue_3.io.enq.bits.id <= io.inst.bits.rs1 @[systolic_base.scala 253:31]
        skip @[systolic_base.scala 251:22]
      else : @[systolic_base.scala 254:16]
        Queue_3.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 255:29]
        Queue_3.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 256:31]
        skip @[systolic_base.scala 254:16]
      node _T_26 = eq(io.inst.bits.funct, UInt<4>("h09")) @[systolic_base.scala 259:15]
      when _T_26 : @[systolic_base.scala 259:22]
        config_out_w <= io.inst.bits.rs1 @[systolic_base.scala 260:20]
        config_ks <= io.inst.bits.rs2 @[systolic_base.scala 261:17]
        skip @[systolic_base.scala 259:22]
      skip @[systolic_base.scala 203:37]
    else : @[systolic_base.scala 263:14]
      Queue.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 264:26]
      Queue.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 265:28]
      Queue_1.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 266:27]
      Queue_1.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 267:29]
      Queue_2.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 268:22]
      Queue_2.io.enq.bits.input_id <= UInt<1>("h00") @[systolic_base.scala 269:30]
      Queue_2.io.enq.bits.filter_id <= UInt<1>("h00") @[systolic_base.scala 270:31]
      Queue_2.io.enq.bits.output_id <= UInt<1>("h00") @[systolic_base.scala 271:31]
      Queue_2.io.enq.bits.free <= UInt<1>("h00") @[systolic_base.scala 272:26]
      Queue_3.io.enq.valid <= UInt<1>("h00") @[systolic_base.scala 273:27]
      Queue_3.io.enq.bits.id <= UInt<1>("h00") @[systolic_base.scala 274:29]
      skip @[systolic_base.scala 263:14]
    
  module ram_sdp_1024x16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module ram_sdp_1024x16_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<16>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<16>}
    
    smem buf : UInt<16>[1024], undefined @[systolic_base.scala 88:24]
    when io.wr_en : @[systolic_base.scala 89:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 89:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 92:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 92:14]
    
  module WSSysIn_Kernel : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip out_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip config : {in_w : UInt<10>, ks : UInt<10>, out_w : UInt<10>, stride : UInt<10>}, flip data_in : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<16>}[8]}, data_out : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<16>}[8]}}
    
    inst ram_sdp_1024x16 of ram_sdp_1024x16 @[systolic_base.scala 383:11]
    ram_sdp_1024x16.clock <= clock
    ram_sdp_1024x16.reset <= reset
    inst ram_sdp_1024x16_1 of ram_sdp_1024x16_1 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_1.clock <= clock
    ram_sdp_1024x16_1.reset <= reset
    inst ram_sdp_1024x16_2 of ram_sdp_1024x16_2 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_2.clock <= clock
    ram_sdp_1024x16_2.reset <= reset
    inst ram_sdp_1024x16_3 of ram_sdp_1024x16_3 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_3.clock <= clock
    ram_sdp_1024x16_3.reset <= reset
    inst ram_sdp_1024x16_4 of ram_sdp_1024x16_4 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_4.clock <= clock
    ram_sdp_1024x16_4.reset <= reset
    inst ram_sdp_1024x16_5 of ram_sdp_1024x16_5 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_5.clock <= clock
    ram_sdp_1024x16_5.reset <= reset
    inst ram_sdp_1024x16_6 of ram_sdp_1024x16_6 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_6.clock <= clock
    ram_sdp_1024x16_6.reset <= reset
    inst ram_sdp_1024x16_7 of ram_sdp_1024x16_7 @[systolic_base.scala 383:11]
    ram_sdp_1024x16_7.clock <= clock
    ram_sdp_1024x16_7.reset <= reset
    wire _in_addr_WIRE : UInt<10>[8] @[systolic_base.scala 387:32]
    _in_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    _in_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 387:32]
    reg in_addr : UInt<10>[8], clock with : (reset => (reset, _in_addr_WIRE)) @[systolic_base.scala 387:24]
    wire _out_addr_WIRE : UInt<10>[8] @[systolic_base.scala 388:33]
    _out_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    _out_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 388:33]
    reg out_addr : UInt<10>[8], clock with : (reset => (reset, _out_addr_WIRE)) @[systolic_base.scala 388:25]
    wire _can_out_WIRE : UInt<1>[9] @[systolic_base.scala 389:32]
    _can_out_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    _can_out_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 389:32]
    reg can_out : UInt<1>[9], clock with : (reset => (reset, _can_out_WIRE)) @[systolic_base.scala 389:24]
    node _can_out_0_T = and(io.out_inst.valid, io.data_out.ready) @[systolic_base.scala 390:35]
    can_out[0] <= _can_out_0_T @[systolic_base.scala 390:14]
    wire _out_kh_WIRE : UInt<4>[8] @[systolic_base.scala 391:31]
    _out_kh_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    _out_kh_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 391:31]
    reg out_kh : UInt<4>[8], clock with : (reset => (reset, _out_kh_WIRE)) @[systolic_base.scala 391:23]
    wire _out_kw_WIRE : UInt<4>[8] @[systolic_base.scala 392:31]
    _out_kw_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    _out_kw_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 392:31]
    reg out_kw : UInt<4>[8], clock with : (reset => (reset, _out_kw_WIRE)) @[systolic_base.scala 392:23]
    wire _out_slot_WIRE : UInt<4>[8] @[systolic_base.scala 393:33]
    _out_slot_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    _out_slot_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 393:33]
    reg out_slot : UInt<4>[8], clock with : (reset => (reset, _out_slot_WIRE)) @[systolic_base.scala 393:25]
    io.out_inst.ready <= UInt<1>("h01") @[systolic_base.scala 394:21]
    out_slot[0] <= io.out_inst.bits.id @[systolic_base.scala 395:15]
    can_out[1] <= can_out[0] @[systolic_base.scala 398:18]
    can_out[2] <= can_out[1] @[systolic_base.scala 398:18]
    can_out[3] <= can_out[2] @[systolic_base.scala 398:18]
    can_out[4] <= can_out[3] @[systolic_base.scala 398:18]
    can_out[5] <= can_out[4] @[systolic_base.scala 398:18]
    can_out[6] <= can_out[5] @[systolic_base.scala 398:18]
    can_out[7] <= can_out[6] @[systolic_base.scala 398:18]
    can_out[8] <= can_out[7] @[systolic_base.scala 398:18]
    out_kh[1] <= out_kh[0] @[systolic_base.scala 401:14]
    out_kw[1] <= out_kw[0] @[systolic_base.scala 402:14]
    out_addr[1] <= out_addr[0] @[systolic_base.scala 403:16]
    out_slot[1] <= out_slot[0] @[systolic_base.scala 404:16]
    out_kh[2] <= out_kh[1] @[systolic_base.scala 401:14]
    out_kw[2] <= out_kw[1] @[systolic_base.scala 402:14]
    out_addr[2] <= out_addr[1] @[systolic_base.scala 403:16]
    out_slot[2] <= out_slot[1] @[systolic_base.scala 404:16]
    out_kh[3] <= out_kh[2] @[systolic_base.scala 401:14]
    out_kw[3] <= out_kw[2] @[systolic_base.scala 402:14]
    out_addr[3] <= out_addr[2] @[systolic_base.scala 403:16]
    out_slot[3] <= out_slot[2] @[systolic_base.scala 404:16]
    out_kh[4] <= out_kh[3] @[systolic_base.scala 401:14]
    out_kw[4] <= out_kw[3] @[systolic_base.scala 402:14]
    out_addr[4] <= out_addr[3] @[systolic_base.scala 403:16]
    out_slot[4] <= out_slot[3] @[systolic_base.scala 404:16]
    out_kh[5] <= out_kh[4] @[systolic_base.scala 401:14]
    out_kw[5] <= out_kw[4] @[systolic_base.scala 402:14]
    out_addr[5] <= out_addr[4] @[systolic_base.scala 403:16]
    out_slot[5] <= out_slot[4] @[systolic_base.scala 404:16]
    out_kh[6] <= out_kh[5] @[systolic_base.scala 401:14]
    out_kw[6] <= out_kw[5] @[systolic_base.scala 402:14]
    out_addr[6] <= out_addr[5] @[systolic_base.scala 403:16]
    out_slot[6] <= out_slot[5] @[systolic_base.scala 404:16]
    out_kh[7] <= out_kh[6] @[systolic_base.scala 401:14]
    out_kw[7] <= out_kw[6] @[systolic_base.scala 402:14]
    out_addr[7] <= out_addr[6] @[systolic_base.scala 403:16]
    out_slot[7] <= out_slot[6] @[systolic_base.scala 404:16]
    io.data_in.ready <= io.in_inst.valid @[systolic_base.scala 406:20]
    node _T = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 407:25]
    when _T : @[systolic_base.scala 407:45]
      node _T_1 = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 409:22]
      node _T_2 = tail(_T_1, 1) @[systolic_base.scala 409:22]
      node _T_3 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_4 = mul(_T_3, io.config.ks) @[systolic_base.scala 409:81]
      node _T_5 = lt(_T_2, _T_4) @[systolic_base.scala 409:47]
      when _T_5 : @[systolic_base.scala 409:96]
        node _in_addr_0_T = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 410:31]
        node _in_addr_0_T_1 = tail(_in_addr_0_T, 1) @[systolic_base.scala 410:31]
        in_addr[0] <= _in_addr_0_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[0] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_6 = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 409:22]
      node _T_7 = tail(_T_6, 1) @[systolic_base.scala 409:22]
      node _T_8 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_9 = mul(_T_8, io.config.ks) @[systolic_base.scala 409:81]
      node _T_10 = lt(_T_7, _T_9) @[systolic_base.scala 409:47]
      when _T_10 : @[systolic_base.scala 409:96]
        node _in_addr_1_T = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 410:31]
        node _in_addr_1_T_1 = tail(_in_addr_1_T, 1) @[systolic_base.scala 410:31]
        in_addr[1] <= _in_addr_1_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[1] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_11 = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 409:22]
      node _T_12 = tail(_T_11, 1) @[systolic_base.scala 409:22]
      node _T_13 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_14 = mul(_T_13, io.config.ks) @[systolic_base.scala 409:81]
      node _T_15 = lt(_T_12, _T_14) @[systolic_base.scala 409:47]
      when _T_15 : @[systolic_base.scala 409:96]
        node _in_addr_2_T = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 410:31]
        node _in_addr_2_T_1 = tail(_in_addr_2_T, 1) @[systolic_base.scala 410:31]
        in_addr[2] <= _in_addr_2_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[2] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_16 = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 409:22]
      node _T_17 = tail(_T_16, 1) @[systolic_base.scala 409:22]
      node _T_18 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_19 = mul(_T_18, io.config.ks) @[systolic_base.scala 409:81]
      node _T_20 = lt(_T_17, _T_19) @[systolic_base.scala 409:47]
      when _T_20 : @[systolic_base.scala 409:96]
        node _in_addr_3_T = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 410:31]
        node _in_addr_3_T_1 = tail(_in_addr_3_T, 1) @[systolic_base.scala 410:31]
        in_addr[3] <= _in_addr_3_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[3] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_21 = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 409:22]
      node _T_22 = tail(_T_21, 1) @[systolic_base.scala 409:22]
      node _T_23 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_24 = mul(_T_23, io.config.ks) @[systolic_base.scala 409:81]
      node _T_25 = lt(_T_22, _T_24) @[systolic_base.scala 409:47]
      when _T_25 : @[systolic_base.scala 409:96]
        node _in_addr_4_T = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 410:31]
        node _in_addr_4_T_1 = tail(_in_addr_4_T, 1) @[systolic_base.scala 410:31]
        in_addr[4] <= _in_addr_4_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[4] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_26 = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 409:22]
      node _T_27 = tail(_T_26, 1) @[systolic_base.scala 409:22]
      node _T_28 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_29 = mul(_T_28, io.config.ks) @[systolic_base.scala 409:81]
      node _T_30 = lt(_T_27, _T_29) @[systolic_base.scala 409:47]
      when _T_30 : @[systolic_base.scala 409:96]
        node _in_addr_5_T = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 410:31]
        node _in_addr_5_T_1 = tail(_in_addr_5_T, 1) @[systolic_base.scala 410:31]
        in_addr[5] <= _in_addr_5_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[5] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_31 = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 409:22]
      node _T_32 = tail(_T_31, 1) @[systolic_base.scala 409:22]
      node _T_33 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_34 = mul(_T_33, io.config.ks) @[systolic_base.scala 409:81]
      node _T_35 = lt(_T_32, _T_34) @[systolic_base.scala 409:47]
      when _T_35 : @[systolic_base.scala 409:96]
        node _in_addr_6_T = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 410:31]
        node _in_addr_6_T_1 = tail(_in_addr_6_T, 1) @[systolic_base.scala 410:31]
        in_addr[6] <= _in_addr_6_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[6] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_36 = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 409:22]
      node _T_37 = tail(_T_36, 1) @[systolic_base.scala 409:22]
      node _T_38 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 409:66]
      node _T_39 = mul(_T_38, io.config.ks) @[systolic_base.scala 409:81]
      node _T_40 = lt(_T_37, _T_39) @[systolic_base.scala 409:47]
      when _T_40 : @[systolic_base.scala 409:96]
        node _in_addr_7_T = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 410:31]
        node _in_addr_7_T_1 = tail(_in_addr_7_T, 1) @[systolic_base.scala 410:31]
        in_addr[7] <= _in_addr_7_T_1 @[systolic_base.scala 410:19]
        skip @[systolic_base.scala 409:96]
      else : @[systolic_base.scala 411:18]
        in_addr[7] <= UInt<1>("h00") @[systolic_base.scala 412:19]
        skip @[systolic_base.scala 411:18]
      node _T_41 = mul(UInt<4>("h08"), io.config.ks) @[systolic_base.scala 416:53]
      node _T_42 = mul(_T_41, io.config.ks) @[systolic_base.scala 416:68]
      node _T_43 = sub(_T_42, UInt<1>("h01")) @[systolic_base.scala 416:82]
      node _T_44 = tail(_T_43, 1) @[systolic_base.scala 416:82]
      node _T_45 = eq(in_addr[7], _T_44) @[systolic_base.scala 416:32]
      node _T_46 = and(_T_45, io.data_in.bits[7].valid) @[systolic_base.scala 416:87]
      when _T_46 : @[systolic_base.scala 416:127]
        io.in_inst.ready <= UInt<1>("h01") @[systolic_base.scala 417:24]
        skip @[systolic_base.scala 416:127]
      else : @[systolic_base.scala 418:16]
        io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 419:24]
        skip @[systolic_base.scala 418:16]
      skip @[systolic_base.scala 407:45]
    else : @[systolic_base.scala 421:14]
      io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 422:22]
      skip @[systolic_base.scala 421:14]
    io.data_out.bits[0].valid <= can_out[1] @[systolic_base.scala 426:30]
    node _T_47 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_48 = add(_T_47, in_addr[0]) @[systolic_base.scala 427:68]
    node _T_49 = tail(_T_48, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16.io.wr_addr <= _T_49 @[systolic_base.scala 427:25]
    node _T_50 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16.io.wr_en <= _T_50 @[systolic_base.scala 428:23]
    ram_sdp_1024x16.io.wr_data <= io.data_in.bits[0].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_51 = mul(out_slot[0], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_52 = mul(out_kh[0], io.config.ks) @[systolic_base.scala 431:73]
    node _T_53 = add(_T_52, out_kw[0]) @[systolic_base.scala 431:86]
    node _T_54 = tail(_T_53, 1) @[systolic_base.scala 431:86]
    node _T_55 = mul(_T_54, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_56 = add(_T_51, _T_55) @[systolic_base.scala 431:61]
    node _T_57 = tail(_T_56, 1) @[systolic_base.scala 431:61]
    node _T_58 = add(_T_57, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_59 = tail(_T_58, 1) @[systolic_base.scala 431:116]
    node _T_60 = sub(_T_59, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_61 = tail(_T_60, 1) @[systolic_base.scala 431:136]
    node _T_62 = sub(_T_61, out_addr[0]) @[systolic_base.scala 431:142]
    node _T_63 = tail(_T_62, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16.io.rd_addr <= _T_63 @[systolic_base.scala 431:25]
    io.data_out.bits[0].bits <= ram_sdp_1024x16.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[1].valid <= can_out[2] @[systolic_base.scala 426:30]
    node _T_64 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_65 = add(_T_64, in_addr[1]) @[systolic_base.scala 427:68]
    node _T_66 = tail(_T_65, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_1.io.wr_addr <= _T_66 @[systolic_base.scala 427:25]
    node _T_67 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_1.io.wr_en <= _T_67 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_1.io.wr_data <= io.data_in.bits[1].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_1.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_68 = mul(out_slot[1], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_69 = mul(out_kh[1], io.config.ks) @[systolic_base.scala 431:73]
    node _T_70 = add(_T_69, out_kw[1]) @[systolic_base.scala 431:86]
    node _T_71 = tail(_T_70, 1) @[systolic_base.scala 431:86]
    node _T_72 = mul(_T_71, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_73 = add(_T_68, _T_72) @[systolic_base.scala 431:61]
    node _T_74 = tail(_T_73, 1) @[systolic_base.scala 431:61]
    node _T_75 = add(_T_74, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_76 = tail(_T_75, 1) @[systolic_base.scala 431:116]
    node _T_77 = sub(_T_76, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_78 = tail(_T_77, 1) @[systolic_base.scala 431:136]
    node _T_79 = sub(_T_78, out_addr[1]) @[systolic_base.scala 431:142]
    node _T_80 = tail(_T_79, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_1.io.rd_addr <= _T_80 @[systolic_base.scala 431:25]
    io.data_out.bits[1].bits <= ram_sdp_1024x16_1.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[2].valid <= can_out[3] @[systolic_base.scala 426:30]
    node _T_81 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_82 = add(_T_81, in_addr[2]) @[systolic_base.scala 427:68]
    node _T_83 = tail(_T_82, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_2.io.wr_addr <= _T_83 @[systolic_base.scala 427:25]
    node _T_84 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_2.io.wr_en <= _T_84 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_2.io.wr_data <= io.data_in.bits[2].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_2.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_85 = mul(out_slot[2], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_86 = mul(out_kh[2], io.config.ks) @[systolic_base.scala 431:73]
    node _T_87 = add(_T_86, out_kw[2]) @[systolic_base.scala 431:86]
    node _T_88 = tail(_T_87, 1) @[systolic_base.scala 431:86]
    node _T_89 = mul(_T_88, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_90 = add(_T_85, _T_89) @[systolic_base.scala 431:61]
    node _T_91 = tail(_T_90, 1) @[systolic_base.scala 431:61]
    node _T_92 = add(_T_91, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_93 = tail(_T_92, 1) @[systolic_base.scala 431:116]
    node _T_94 = sub(_T_93, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_95 = tail(_T_94, 1) @[systolic_base.scala 431:136]
    node _T_96 = sub(_T_95, out_addr[2]) @[systolic_base.scala 431:142]
    node _T_97 = tail(_T_96, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_2.io.rd_addr <= _T_97 @[systolic_base.scala 431:25]
    io.data_out.bits[2].bits <= ram_sdp_1024x16_2.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[3].valid <= can_out[4] @[systolic_base.scala 426:30]
    node _T_98 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_99 = add(_T_98, in_addr[3]) @[systolic_base.scala 427:68]
    node _T_100 = tail(_T_99, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_3.io.wr_addr <= _T_100 @[systolic_base.scala 427:25]
    node _T_101 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_3.io.wr_en <= _T_101 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_3.io.wr_data <= io.data_in.bits[3].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_3.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_102 = mul(out_slot[3], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_103 = mul(out_kh[3], io.config.ks) @[systolic_base.scala 431:73]
    node _T_104 = add(_T_103, out_kw[3]) @[systolic_base.scala 431:86]
    node _T_105 = tail(_T_104, 1) @[systolic_base.scala 431:86]
    node _T_106 = mul(_T_105, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_107 = add(_T_102, _T_106) @[systolic_base.scala 431:61]
    node _T_108 = tail(_T_107, 1) @[systolic_base.scala 431:61]
    node _T_109 = add(_T_108, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_110 = tail(_T_109, 1) @[systolic_base.scala 431:116]
    node _T_111 = sub(_T_110, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_112 = tail(_T_111, 1) @[systolic_base.scala 431:136]
    node _T_113 = sub(_T_112, out_addr[3]) @[systolic_base.scala 431:142]
    node _T_114 = tail(_T_113, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_3.io.rd_addr <= _T_114 @[systolic_base.scala 431:25]
    io.data_out.bits[3].bits <= ram_sdp_1024x16_3.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[4].valid <= can_out[5] @[systolic_base.scala 426:30]
    node _T_115 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_116 = add(_T_115, in_addr[4]) @[systolic_base.scala 427:68]
    node _T_117 = tail(_T_116, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_4.io.wr_addr <= _T_117 @[systolic_base.scala 427:25]
    node _T_118 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_4.io.wr_en <= _T_118 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_4.io.wr_data <= io.data_in.bits[4].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_4.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_119 = mul(out_slot[4], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_120 = mul(out_kh[4], io.config.ks) @[systolic_base.scala 431:73]
    node _T_121 = add(_T_120, out_kw[4]) @[systolic_base.scala 431:86]
    node _T_122 = tail(_T_121, 1) @[systolic_base.scala 431:86]
    node _T_123 = mul(_T_122, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_124 = add(_T_119, _T_123) @[systolic_base.scala 431:61]
    node _T_125 = tail(_T_124, 1) @[systolic_base.scala 431:61]
    node _T_126 = add(_T_125, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_127 = tail(_T_126, 1) @[systolic_base.scala 431:116]
    node _T_128 = sub(_T_127, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_129 = tail(_T_128, 1) @[systolic_base.scala 431:136]
    node _T_130 = sub(_T_129, out_addr[4]) @[systolic_base.scala 431:142]
    node _T_131 = tail(_T_130, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_4.io.rd_addr <= _T_131 @[systolic_base.scala 431:25]
    io.data_out.bits[4].bits <= ram_sdp_1024x16_4.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[5].valid <= can_out[6] @[systolic_base.scala 426:30]
    node _T_132 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_133 = add(_T_132, in_addr[5]) @[systolic_base.scala 427:68]
    node _T_134 = tail(_T_133, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_5.io.wr_addr <= _T_134 @[systolic_base.scala 427:25]
    node _T_135 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_5.io.wr_en <= _T_135 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_5.io.wr_data <= io.data_in.bits[5].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_5.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_136 = mul(out_slot[5], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_137 = mul(out_kh[5], io.config.ks) @[systolic_base.scala 431:73]
    node _T_138 = add(_T_137, out_kw[5]) @[systolic_base.scala 431:86]
    node _T_139 = tail(_T_138, 1) @[systolic_base.scala 431:86]
    node _T_140 = mul(_T_139, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_141 = add(_T_136, _T_140) @[systolic_base.scala 431:61]
    node _T_142 = tail(_T_141, 1) @[systolic_base.scala 431:61]
    node _T_143 = add(_T_142, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_144 = tail(_T_143, 1) @[systolic_base.scala 431:116]
    node _T_145 = sub(_T_144, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_146 = tail(_T_145, 1) @[systolic_base.scala 431:136]
    node _T_147 = sub(_T_146, out_addr[5]) @[systolic_base.scala 431:142]
    node _T_148 = tail(_T_147, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_5.io.rd_addr <= _T_148 @[systolic_base.scala 431:25]
    io.data_out.bits[5].bits <= ram_sdp_1024x16_5.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[6].valid <= can_out[7] @[systolic_base.scala 426:30]
    node _T_149 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_150 = add(_T_149, in_addr[6]) @[systolic_base.scala 427:68]
    node _T_151 = tail(_T_150, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_6.io.wr_addr <= _T_151 @[systolic_base.scala 427:25]
    node _T_152 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_6.io.wr_en <= _T_152 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_6.io.wr_data <= io.data_in.bits[6].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_6.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_153 = mul(out_slot[6], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_154 = mul(out_kh[6], io.config.ks) @[systolic_base.scala 431:73]
    node _T_155 = add(_T_154, out_kw[6]) @[systolic_base.scala 431:86]
    node _T_156 = tail(_T_155, 1) @[systolic_base.scala 431:86]
    node _T_157 = mul(_T_156, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_158 = add(_T_153, _T_157) @[systolic_base.scala 431:61]
    node _T_159 = tail(_T_158, 1) @[systolic_base.scala 431:61]
    node _T_160 = add(_T_159, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_161 = tail(_T_160, 1) @[systolic_base.scala 431:116]
    node _T_162 = sub(_T_161, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_163 = tail(_T_162, 1) @[systolic_base.scala 431:136]
    node _T_164 = sub(_T_163, out_addr[6]) @[systolic_base.scala 431:142]
    node _T_165 = tail(_T_164, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_6.io.rd_addr <= _T_165 @[systolic_base.scala 431:25]
    io.data_out.bits[6].bits <= ram_sdp_1024x16_6.io.rd_data @[systolic_base.scala 432:30]
    io.data_out.bits[7].valid <= can_out[8] @[systolic_base.scala 426:30]
    node _T_166 = mul(io.in_inst.bits.id, UInt<8>("h080")) @[systolic_base.scala 427:47]
    node _T_167 = add(_T_166, in_addr[7]) @[systolic_base.scala 427:68]
    node _T_168 = tail(_T_167, 1) @[systolic_base.scala 427:68]
    ram_sdp_1024x16_7.io.wr_addr <= _T_168 @[systolic_base.scala 427:25]
    node _T_169 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 428:43]
    ram_sdp_1024x16_7.io.wr_en <= _T_169 @[systolic_base.scala 428:23]
    ram_sdp_1024x16_7.io.wr_data <= io.data_in.bits[7].bits @[systolic_base.scala 429:25]
    ram_sdp_1024x16_7.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 430:23]
    node _T_170 = mul(out_slot[7], UInt<8>("h080")) @[systolic_base.scala 431:40]
    node _T_171 = mul(out_kh[7], io.config.ks) @[systolic_base.scala 431:73]
    node _T_172 = add(_T_171, out_kw[7]) @[systolic_base.scala 431:86]
    node _T_173 = tail(_T_172, 1) @[systolic_base.scala 431:86]
    node _T_174 = mul(_T_173, UInt<4>("h08")) @[systolic_base.scala 431:97]
    node _T_175 = add(_T_170, _T_174) @[systolic_base.scala 431:61]
    node _T_176 = tail(_T_175, 1) @[systolic_base.scala 431:61]
    node _T_177 = add(_T_176, UInt<4>("h08")) @[systolic_base.scala 431:116]
    node _T_178 = tail(_T_177, 1) @[systolic_base.scala 431:116]
    node _T_179 = sub(_T_178, UInt<1>("h01")) @[systolic_base.scala 431:136]
    node _T_180 = tail(_T_179, 1) @[systolic_base.scala 431:136]
    node _T_181 = sub(_T_180, out_addr[7]) @[systolic_base.scala 431:142]
    node _T_182 = tail(_T_181, 1) @[systolic_base.scala 431:142]
    ram_sdp_1024x16_7.io.rd_addr <= _T_182 @[systolic_base.scala 431:25]
    io.data_out.bits[7].bits <= ram_sdp_1024x16_7.io.rd_data @[systolic_base.scala 432:30]
    when can_out[0] : @[systolic_base.scala 434:19]
      node _T_183 = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 435:21]
      node _T_184 = tail(_T_183, 1) @[systolic_base.scala 435:21]
      node _T_185 = lt(_T_184, UInt<4>("h08")) @[systolic_base.scala 435:25]
      when _T_185 : @[systolic_base.scala 435:44]
        node _out_addr_0_T = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 436:31]
        node _out_addr_0_T_1 = tail(_out_addr_0_T, 1) @[systolic_base.scala 436:31]
        out_addr[0] <= _out_addr_0_T_1 @[systolic_base.scala 436:18]
        skip @[systolic_base.scala 435:44]
      else : @[systolic_base.scala 437:16]
        out_addr[0] <= UInt<1>("h00") @[systolic_base.scala 438:18]
        node _T_186 = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 439:21]
        node _T_187 = tail(_T_186, 1) @[systolic_base.scala 439:21]
        node _T_188 = lt(_T_187, io.config.ks) @[systolic_base.scala 439:25]
        when _T_188 : @[systolic_base.scala 439:39]
          node _out_kw_0_T = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 440:29]
          node _out_kw_0_T_1 = tail(_out_kw_0_T, 1) @[systolic_base.scala 440:29]
          out_kw[0] <= _out_kw_0_T_1 @[systolic_base.scala 440:18]
          skip @[systolic_base.scala 439:39]
        else : @[systolic_base.scala 441:18]
          out_kw[0] <= UInt<1>("h00") @[systolic_base.scala 442:18]
          node _T_189 = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 443:23]
          node _T_190 = tail(_T_189, 1) @[systolic_base.scala 443:23]
          node _T_191 = lt(_T_190, io.config.ks) @[systolic_base.scala 443:27]
          when _T_191 : @[systolic_base.scala 443:41]
            node _out_kh_0_T = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 444:31]
            node _out_kh_0_T_1 = tail(_out_kh_0_T, 1) @[systolic_base.scala 444:31]
            out_kh[0] <= _out_kh_0_T_1 @[systolic_base.scala 444:20]
            skip @[systolic_base.scala 443:41]
          else : @[systolic_base.scala 445:20]
            out_kh[0] <= UInt<1>("h00") @[systolic_base.scala 446:20]
            skip @[systolic_base.scala 445:20]
          skip @[systolic_base.scala 441:18]
        skip @[systolic_base.scala 437:16]
      skip @[systolic_base.scala 434:19]
    io.data_out.valid <= UInt<1>("h01") @[systolic_base.scala 451:21]
    
  module ram_sdp_1024x256 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module ram_sdp_1024x256_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip wr_en : UInt<1>, flip wr_addr : UInt<10>, flip wr_data : UInt<256>, flip rd_en : UInt<1>, flip rd_addr : UInt<10>, rd_data : UInt<256>}
    
    smem buf : UInt<256>[1024], undefined @[systolic_base.scala 70:24]
    when io.wr_en : @[systolic_base.scala 71:17]
      write mport MPORT = buf[io.wr_addr], clock
      MPORT <= io.wr_data
      skip @[systolic_base.scala 71:17]
    read mport io_rd_data_MPORT = buf[io.rd_addr], clock @[systolic_base.scala 74:25]
    io.rd_data <= io_rd_data_MPORT @[systolic_base.scala 74:14]
    
  module WSSysIn_Input : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip out_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip config : {in_w : UInt<10>, ks : UInt<10>, out_w : UInt<10>, stride : UInt<10>}, flip data_in : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<256>}[8]}, data_out : {flip ready : UInt<1>, valid : UInt<1>, bits : {valid : UInt<1>, bits : UInt<256>}[8]}}
    
    node _T = asUInt(reset) @[systolic_base.scala 290:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[systolic_base.scala 290:9]
    when _T_1 : @[systolic_base.scala 290:9]
      printf(clock, UInt<1>(1), "WSSysIn_Input: IO.in_inst is AnonymousBundle(in_inst -> DecoupledIO(ready -> %d, valid -> %d, bits -> BufIDInst(id -> %d)), out_inst -> DecoupledIO(ready -> %d, valid -> %d, bits -> BufIDInst(id -> %d)), config -> ConvConfig(in_w -> %d, ks -> %d, out_w -> %d, stride -> %d), data_in -> DecoupledIO(ready -> %d, valid -> %d, bits -> Vec(Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d))), data_out -> DecoupledIO(ready -> %d, valid -> %d, bits -> Vec(Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d), Valid(valid -> %d, bits -> %d)))) \n", io.in_inst.ready, io.in_inst.valid, io.in_inst.bits.id, io.out_inst.ready, io.out_inst.valid, io.out_inst.bits.id, io.config.in_w, io.config.ks, io.config.out_w, io.config.stride, io.data_in.ready, io.data_in.valid, io.data_in.bits[0].valid, io.data_in.bits[0].bits, io.data_in.bits[1].valid, io.data_in.bits[1].bits, io.data_in.bits[2].valid, io.data_in.bits[2].bits, io.data_in.bits[3].valid, io.data_in.bits[3].bits, io.data_in.bits[4].valid, io.data_in.bits[4].bits, io.data_in.bits[5].valid, io.data_in.bits[5].bits, io.data_in.bits[6].valid, io.data_in.bits[6].bits, io.data_in.bits[7].valid, io.data_in.bits[7].bits, io.data_out.ready, io.data_out.valid, io.data_out.bits[0].valid, io.data_out.bits[0].bits, io.data_out.bits[1].valid, io.data_out.bits[1].bits, io.data_out.bits[2].valid, io.data_out.bits[2].bits, io.data_out.bits[3].valid, io.data_out.bits[3].bits, io.data_out.bits[4].valid, io.data_out.bits[4].bits, io.data_out.bits[5].valid, io.data_out.bits[5].bits, io.data_out.bits[6].valid, io.data_out.bits[6].bits, io.data_out.bits[7].valid, io.data_out.bits[7].bits) @[systolic_base.scala 290:9]
      skip @[systolic_base.scala 290:9]
    inst ram_sdp_1024x256 of ram_sdp_1024x256 @[systolic_base.scala 294:11]
    ram_sdp_1024x256.clock <= clock
    ram_sdp_1024x256.reset <= reset
    inst ram_sdp_1024x256_1 of ram_sdp_1024x256_1 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_1.clock <= clock
    ram_sdp_1024x256_1.reset <= reset
    inst ram_sdp_1024x256_2 of ram_sdp_1024x256_2 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_2.clock <= clock
    ram_sdp_1024x256_2.reset <= reset
    inst ram_sdp_1024x256_3 of ram_sdp_1024x256_3 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_3.clock <= clock
    ram_sdp_1024x256_3.reset <= reset
    inst ram_sdp_1024x256_4 of ram_sdp_1024x256_4 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_4.clock <= clock
    ram_sdp_1024x256_4.reset <= reset
    inst ram_sdp_1024x256_5 of ram_sdp_1024x256_5 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_5.clock <= clock
    ram_sdp_1024x256_5.reset <= reset
    inst ram_sdp_1024x256_6 of ram_sdp_1024x256_6 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_6.clock <= clock
    ram_sdp_1024x256_6.reset <= reset
    inst ram_sdp_1024x256_7 of ram_sdp_1024x256_7 @[systolic_base.scala 294:11]
    ram_sdp_1024x256_7.clock <= clock
    ram_sdp_1024x256_7.reset <= reset
    wire _in_addr_WIRE : UInt<10>[8] @[systolic_base.scala 297:32]
    _in_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    _in_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 297:32]
    reg in_addr : UInt<10>[8], clock with : (reset => (reset, _in_addr_WIRE)) @[systolic_base.scala 297:24]
    wire _out_addr_WIRE : UInt<10>[8] @[systolic_base.scala 298:33]
    _out_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    _out_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 298:33]
    reg out_addr : UInt<10>[8], clock with : (reset => (reset, _out_addr_WIRE)) @[systolic_base.scala 298:25]
    wire _can_out_WIRE : UInt<1>[9] @[systolic_base.scala 299:32]
    _can_out_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    _can_out_WIRE[8] <= UInt<1>("h00") @[systolic_base.scala 299:32]
    reg can_out : UInt<1>[9], clock with : (reset => (reset, _can_out_WIRE)) @[systolic_base.scala 299:24]
    wire _out_kh_WIRE : UInt<4>[8] @[systolic_base.scala 302:31]
    _out_kh_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    _out_kh_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 302:31]
    reg out_kh : UInt<4>[8], clock with : (reset => (reset, _out_kh_WIRE)) @[systolic_base.scala 302:23]
    wire _out_kw_WIRE : UInt<4>[8] @[systolic_base.scala 303:31]
    _out_kw_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    _out_kw_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 303:31]
    reg out_kw : UInt<4>[8], clock with : (reset => (reset, _out_kw_WIRE)) @[systolic_base.scala 303:23]
    wire _out_slot_WIRE : UInt<4>[8] @[systolic_base.scala 304:33]
    _out_slot_WIRE[0] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[1] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[2] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[3] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[4] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[5] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[6] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    _out_slot_WIRE[7] <= UInt<4>("h00") @[systolic_base.scala 304:33]
    reg out_slot : UInt<4>[8], clock with : (reset => (reset, _out_slot_WIRE)) @[systolic_base.scala 304:25]
    node _can_out_0_T = and(io.out_inst.valid, io.data_out.ready) @[systolic_base.scala 307:35]
    can_out[0] <= _can_out_0_T @[systolic_base.scala 307:14]
    out_slot[0] <= io.out_inst.bits.id @[systolic_base.scala 308:15]
    io.out_inst.ready <= UInt<1>("h01") @[systolic_base.scala 309:21]
    can_out[1] <= can_out[0] @[systolic_base.scala 312:18]
    can_out[2] <= can_out[1] @[systolic_base.scala 312:18]
    can_out[3] <= can_out[2] @[systolic_base.scala 312:18]
    can_out[4] <= can_out[3] @[systolic_base.scala 312:18]
    can_out[5] <= can_out[4] @[systolic_base.scala 312:18]
    can_out[6] <= can_out[5] @[systolic_base.scala 312:18]
    can_out[7] <= can_out[6] @[systolic_base.scala 312:18]
    can_out[8] <= can_out[7] @[systolic_base.scala 312:18]
    out_kh[1] <= out_kh[0] @[systolic_base.scala 315:14]
    out_kw[1] <= out_kw[0] @[systolic_base.scala 316:14]
    out_addr[1] <= out_addr[0] @[systolic_base.scala 317:16]
    out_slot[1] <= out_slot[0] @[systolic_base.scala 318:16]
    out_kh[2] <= out_kh[1] @[systolic_base.scala 315:14]
    out_kw[2] <= out_kw[1] @[systolic_base.scala 316:14]
    out_addr[2] <= out_addr[1] @[systolic_base.scala 317:16]
    out_slot[2] <= out_slot[1] @[systolic_base.scala 318:16]
    out_kh[3] <= out_kh[2] @[systolic_base.scala 315:14]
    out_kw[3] <= out_kw[2] @[systolic_base.scala 316:14]
    out_addr[3] <= out_addr[2] @[systolic_base.scala 317:16]
    out_slot[3] <= out_slot[2] @[systolic_base.scala 318:16]
    out_kh[4] <= out_kh[3] @[systolic_base.scala 315:14]
    out_kw[4] <= out_kw[3] @[systolic_base.scala 316:14]
    out_addr[4] <= out_addr[3] @[systolic_base.scala 317:16]
    out_slot[4] <= out_slot[3] @[systolic_base.scala 318:16]
    out_kh[5] <= out_kh[4] @[systolic_base.scala 315:14]
    out_kw[5] <= out_kw[4] @[systolic_base.scala 316:14]
    out_addr[5] <= out_addr[4] @[systolic_base.scala 317:16]
    out_slot[5] <= out_slot[4] @[systolic_base.scala 318:16]
    out_kh[6] <= out_kh[5] @[systolic_base.scala 315:14]
    out_kw[6] <= out_kw[5] @[systolic_base.scala 316:14]
    out_addr[6] <= out_addr[5] @[systolic_base.scala 317:16]
    out_slot[6] <= out_slot[5] @[systolic_base.scala 318:16]
    out_kh[7] <= out_kh[6] @[systolic_base.scala 315:14]
    out_kw[7] <= out_kw[6] @[systolic_base.scala 316:14]
    out_addr[7] <= out_addr[6] @[systolic_base.scala 317:16]
    out_slot[7] <= out_slot[6] @[systolic_base.scala 318:16]
    io.data_in.ready <= io.in_inst.valid @[systolic_base.scala 320:20]
    node _T_2 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_3 = add(_T_2, in_addr[0]) @[systolic_base.scala 322:68]
    node _T_4 = tail(_T_3, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256.io.wr_addr <= _T_4 @[systolic_base.scala 322:25]
    node _T_5 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256.io.wr_en <= _T_5 @[systolic_base.scala 323:23]
    ram_sdp_1024x256.io.wr_data <= io.data_in.bits[0].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_6 = add(out_slot[0], out_kh[0]) @[systolic_base.scala 326:41]
    node _T_7 = tail(_T_6, 1) @[systolic_base.scala 326:41]
    node _T_8 = mul(_T_7, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_9 = add(_T_8, out_addr[0]) @[systolic_base.scala 326:75]
    node _T_10 = tail(_T_9, 1) @[systolic_base.scala 326:75]
    node _T_11 = add(_T_10, out_kw[0]) @[systolic_base.scala 326:88]
    node _T_12 = tail(_T_11, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256.io.rd_addr <= _T_12 @[systolic_base.scala 326:25]
    io.data_out.bits[0].bits <= ram_sdp_1024x256.io.rd_data @[systolic_base.scala 327:30]
    node _T_13 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_14 = add(_T_13, in_addr[1]) @[systolic_base.scala 322:68]
    node _T_15 = tail(_T_14, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_1.io.wr_addr <= _T_15 @[systolic_base.scala 322:25]
    node _T_16 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_1.io.wr_en <= _T_16 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_1.io.wr_data <= io.data_in.bits[1].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_1.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_17 = add(out_slot[1], out_kh[1]) @[systolic_base.scala 326:41]
    node _T_18 = tail(_T_17, 1) @[systolic_base.scala 326:41]
    node _T_19 = mul(_T_18, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_20 = add(_T_19, out_addr[1]) @[systolic_base.scala 326:75]
    node _T_21 = tail(_T_20, 1) @[systolic_base.scala 326:75]
    node _T_22 = add(_T_21, out_kw[1]) @[systolic_base.scala 326:88]
    node _T_23 = tail(_T_22, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_1.io.rd_addr <= _T_23 @[systolic_base.scala 326:25]
    io.data_out.bits[1].bits <= ram_sdp_1024x256_1.io.rd_data @[systolic_base.scala 327:30]
    node _T_24 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_25 = add(_T_24, in_addr[2]) @[systolic_base.scala 322:68]
    node _T_26 = tail(_T_25, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_2.io.wr_addr <= _T_26 @[systolic_base.scala 322:25]
    node _T_27 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_2.io.wr_en <= _T_27 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_2.io.wr_data <= io.data_in.bits[2].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_2.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_28 = add(out_slot[2], out_kh[2]) @[systolic_base.scala 326:41]
    node _T_29 = tail(_T_28, 1) @[systolic_base.scala 326:41]
    node _T_30 = mul(_T_29, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_31 = add(_T_30, out_addr[2]) @[systolic_base.scala 326:75]
    node _T_32 = tail(_T_31, 1) @[systolic_base.scala 326:75]
    node _T_33 = add(_T_32, out_kw[2]) @[systolic_base.scala 326:88]
    node _T_34 = tail(_T_33, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_2.io.rd_addr <= _T_34 @[systolic_base.scala 326:25]
    io.data_out.bits[2].bits <= ram_sdp_1024x256_2.io.rd_data @[systolic_base.scala 327:30]
    node _T_35 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_36 = add(_T_35, in_addr[3]) @[systolic_base.scala 322:68]
    node _T_37 = tail(_T_36, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_3.io.wr_addr <= _T_37 @[systolic_base.scala 322:25]
    node _T_38 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_3.io.wr_en <= _T_38 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_3.io.wr_data <= io.data_in.bits[3].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_3.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_39 = add(out_slot[3], out_kh[3]) @[systolic_base.scala 326:41]
    node _T_40 = tail(_T_39, 1) @[systolic_base.scala 326:41]
    node _T_41 = mul(_T_40, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_42 = add(_T_41, out_addr[3]) @[systolic_base.scala 326:75]
    node _T_43 = tail(_T_42, 1) @[systolic_base.scala 326:75]
    node _T_44 = add(_T_43, out_kw[3]) @[systolic_base.scala 326:88]
    node _T_45 = tail(_T_44, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_3.io.rd_addr <= _T_45 @[systolic_base.scala 326:25]
    io.data_out.bits[3].bits <= ram_sdp_1024x256_3.io.rd_data @[systolic_base.scala 327:30]
    node _T_46 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_47 = add(_T_46, in_addr[4]) @[systolic_base.scala 322:68]
    node _T_48 = tail(_T_47, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_4.io.wr_addr <= _T_48 @[systolic_base.scala 322:25]
    node _T_49 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_4.io.wr_en <= _T_49 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_4.io.wr_data <= io.data_in.bits[4].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_4.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_50 = add(out_slot[4], out_kh[4]) @[systolic_base.scala 326:41]
    node _T_51 = tail(_T_50, 1) @[systolic_base.scala 326:41]
    node _T_52 = mul(_T_51, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_53 = add(_T_52, out_addr[4]) @[systolic_base.scala 326:75]
    node _T_54 = tail(_T_53, 1) @[systolic_base.scala 326:75]
    node _T_55 = add(_T_54, out_kw[4]) @[systolic_base.scala 326:88]
    node _T_56 = tail(_T_55, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_4.io.rd_addr <= _T_56 @[systolic_base.scala 326:25]
    io.data_out.bits[4].bits <= ram_sdp_1024x256_4.io.rd_data @[systolic_base.scala 327:30]
    node _T_57 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_58 = add(_T_57, in_addr[5]) @[systolic_base.scala 322:68]
    node _T_59 = tail(_T_58, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_5.io.wr_addr <= _T_59 @[systolic_base.scala 322:25]
    node _T_60 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_5.io.wr_en <= _T_60 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_5.io.wr_data <= io.data_in.bits[5].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_5.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_61 = add(out_slot[5], out_kh[5]) @[systolic_base.scala 326:41]
    node _T_62 = tail(_T_61, 1) @[systolic_base.scala 326:41]
    node _T_63 = mul(_T_62, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_64 = add(_T_63, out_addr[5]) @[systolic_base.scala 326:75]
    node _T_65 = tail(_T_64, 1) @[systolic_base.scala 326:75]
    node _T_66 = add(_T_65, out_kw[5]) @[systolic_base.scala 326:88]
    node _T_67 = tail(_T_66, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_5.io.rd_addr <= _T_67 @[systolic_base.scala 326:25]
    io.data_out.bits[5].bits <= ram_sdp_1024x256_5.io.rd_data @[systolic_base.scala 327:30]
    node _T_68 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_69 = add(_T_68, in_addr[6]) @[systolic_base.scala 322:68]
    node _T_70 = tail(_T_69, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_6.io.wr_addr <= _T_70 @[systolic_base.scala 322:25]
    node _T_71 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_6.io.wr_en <= _T_71 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_6.io.wr_data <= io.data_in.bits[6].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_6.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_72 = add(out_slot[6], out_kh[6]) @[systolic_base.scala 326:41]
    node _T_73 = tail(_T_72, 1) @[systolic_base.scala 326:41]
    node _T_74 = mul(_T_73, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_75 = add(_T_74, out_addr[6]) @[systolic_base.scala 326:75]
    node _T_76 = tail(_T_75, 1) @[systolic_base.scala 326:75]
    node _T_77 = add(_T_76, out_kw[6]) @[systolic_base.scala 326:88]
    node _T_78 = tail(_T_77, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_6.io.rd_addr <= _T_78 @[systolic_base.scala 326:25]
    io.data_out.bits[6].bits <= ram_sdp_1024x256_6.io.rd_data @[systolic_base.scala 327:30]
    node _T_79 = mul(io.in_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 322:47]
    node _T_80 = add(_T_79, in_addr[7]) @[systolic_base.scala 322:68]
    node _T_81 = tail(_T_80, 1) @[systolic_base.scala 322:68]
    ram_sdp_1024x256_7.io.wr_addr <= _T_81 @[systolic_base.scala 322:25]
    node _T_82 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 323:43]
    ram_sdp_1024x256_7.io.wr_en <= _T_82 @[systolic_base.scala 323:23]
    ram_sdp_1024x256_7.io.wr_data <= io.data_in.bits[7].bits @[systolic_base.scala 324:25]
    ram_sdp_1024x256_7.io.rd_en <= UInt<1>("h01") @[systolic_base.scala 325:23]
    node _T_83 = add(out_slot[7], out_kh[7]) @[systolic_base.scala 326:41]
    node _T_84 = tail(_T_83, 1) @[systolic_base.scala 326:41]
    node _T_85 = mul(_T_84, UInt<6>("h020")) @[systolic_base.scala 326:54]
    node _T_86 = add(_T_85, out_addr[7]) @[systolic_base.scala 326:75]
    node _T_87 = tail(_T_86, 1) @[systolic_base.scala 326:75]
    node _T_88 = add(_T_87, out_kw[7]) @[systolic_base.scala 326:88]
    node _T_89 = tail(_T_88, 1) @[systolic_base.scala 326:88]
    ram_sdp_1024x256_7.io.rd_addr <= _T_89 @[systolic_base.scala 326:25]
    io.data_out.bits[7].bits <= ram_sdp_1024x256_7.io.rd_data @[systolic_base.scala 327:30]
    node _T_90 = and(io.data_in.valid, io.data_in.ready) @[systolic_base.scala 330:25]
    when _T_90 : @[systolic_base.scala 330:45]
      node _T_91 = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 332:22]
      node _T_92 = tail(_T_91, 1) @[systolic_base.scala 332:22]
      node _T_93 = lt(_T_92, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_93 : @[systolic_base.scala 332:63]
        node _in_addr_0_T = add(in_addr[0], io.data_in.bits[0].valid) @[systolic_base.scala 333:31]
        node _in_addr_0_T_1 = tail(_in_addr_0_T, 1) @[systolic_base.scala 333:31]
        in_addr[0] <= _in_addr_0_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[0] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_94 = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 332:22]
      node _T_95 = tail(_T_94, 1) @[systolic_base.scala 332:22]
      node _T_96 = lt(_T_95, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_96 : @[systolic_base.scala 332:63]
        node _in_addr_1_T = add(in_addr[1], io.data_in.bits[1].valid) @[systolic_base.scala 333:31]
        node _in_addr_1_T_1 = tail(_in_addr_1_T, 1) @[systolic_base.scala 333:31]
        in_addr[1] <= _in_addr_1_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[1] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_97 = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 332:22]
      node _T_98 = tail(_T_97, 1) @[systolic_base.scala 332:22]
      node _T_99 = lt(_T_98, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_99 : @[systolic_base.scala 332:63]
        node _in_addr_2_T = add(in_addr[2], io.data_in.bits[2].valid) @[systolic_base.scala 333:31]
        node _in_addr_2_T_1 = tail(_in_addr_2_T, 1) @[systolic_base.scala 333:31]
        in_addr[2] <= _in_addr_2_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[2] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_100 = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 332:22]
      node _T_101 = tail(_T_100, 1) @[systolic_base.scala 332:22]
      node _T_102 = lt(_T_101, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_102 : @[systolic_base.scala 332:63]
        node _in_addr_3_T = add(in_addr[3], io.data_in.bits[3].valid) @[systolic_base.scala 333:31]
        node _in_addr_3_T_1 = tail(_in_addr_3_T, 1) @[systolic_base.scala 333:31]
        in_addr[3] <= _in_addr_3_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[3] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_103 = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 332:22]
      node _T_104 = tail(_T_103, 1) @[systolic_base.scala 332:22]
      node _T_105 = lt(_T_104, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_105 : @[systolic_base.scala 332:63]
        node _in_addr_4_T = add(in_addr[4], io.data_in.bits[4].valid) @[systolic_base.scala 333:31]
        node _in_addr_4_T_1 = tail(_in_addr_4_T, 1) @[systolic_base.scala 333:31]
        in_addr[4] <= _in_addr_4_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[4] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_106 = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 332:22]
      node _T_107 = tail(_T_106, 1) @[systolic_base.scala 332:22]
      node _T_108 = lt(_T_107, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_108 : @[systolic_base.scala 332:63]
        node _in_addr_5_T = add(in_addr[5], io.data_in.bits[5].valid) @[systolic_base.scala 333:31]
        node _in_addr_5_T_1 = tail(_in_addr_5_T, 1) @[systolic_base.scala 333:31]
        in_addr[5] <= _in_addr_5_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[5] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_109 = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 332:22]
      node _T_110 = tail(_T_109, 1) @[systolic_base.scala 332:22]
      node _T_111 = lt(_T_110, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_111 : @[systolic_base.scala 332:63]
        node _in_addr_6_T = add(in_addr[6], io.data_in.bits[6].valid) @[systolic_base.scala 333:31]
        node _in_addr_6_T_1 = tail(_in_addr_6_T, 1) @[systolic_base.scala 333:31]
        in_addr[6] <= _in_addr_6_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[6] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_112 = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 332:22]
      node _T_113 = tail(_T_112, 1) @[systolic_base.scala 332:22]
      node _T_114 = lt(_T_113, io.config.in_w) @[systolic_base.scala 332:47]
      when _T_114 : @[systolic_base.scala 332:63]
        node _in_addr_7_T = add(in_addr[7], io.data_in.bits[7].valid) @[systolic_base.scala 333:31]
        node _in_addr_7_T_1 = tail(_in_addr_7_T, 1) @[systolic_base.scala 333:31]
        in_addr[7] <= _in_addr_7_T_1 @[systolic_base.scala 333:19]
        skip @[systolic_base.scala 332:63]
      else : @[systolic_base.scala 334:18]
        in_addr[7] <= UInt<1>("h00") @[systolic_base.scala 335:19]
        skip @[systolic_base.scala 334:18]
      node _T_115 = sub(io.config.in_w, UInt<1>("h01")) @[systolic_base.scala 340:45]
      node _T_116 = tail(_T_115, 1) @[systolic_base.scala 340:45]
      node _T_117 = eq(in_addr[7], _T_116) @[systolic_base.scala 340:27]
      node _T_118 = and(_T_117, io.data_in.bits[7].valid) @[systolic_base.scala 340:51]
      when _T_118 : @[systolic_base.scala 340:86]
        io.in_inst.ready <= UInt<1>("h01") @[systolic_base.scala 341:24]
        skip @[systolic_base.scala 340:86]
      else : @[systolic_base.scala 342:16]
        io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 343:24]
        skip @[systolic_base.scala 342:16]
      skip @[systolic_base.scala 330:45]
    else : @[systolic_base.scala 345:14]
      io.in_inst.ready <= UInt<1>("h00") @[systolic_base.scala 346:22]
      skip @[systolic_base.scala 345:14]
    io.data_out.bits[0].valid <= can_out[1] @[systolic_base.scala 349:30]
    io.data_out.bits[1].valid <= can_out[2] @[systolic_base.scala 349:30]
    io.data_out.bits[2].valid <= can_out[3] @[systolic_base.scala 349:30]
    io.data_out.bits[3].valid <= can_out[4] @[systolic_base.scala 349:30]
    io.data_out.bits[4].valid <= can_out[5] @[systolic_base.scala 349:30]
    io.data_out.bits[5].valid <= can_out[6] @[systolic_base.scala 349:30]
    io.data_out.bits[6].valid <= can_out[7] @[systolic_base.scala 349:30]
    io.data_out.bits[7].valid <= can_out[8] @[systolic_base.scala 349:30]
    when can_out[0] : @[systolic_base.scala 351:19]
      node _T_119 = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 352:21]
      node _T_120 = tail(_T_119, 1) @[systolic_base.scala 352:21]
      node _T_121 = lt(_T_120, io.config.out_w) @[systolic_base.scala 352:25]
      when _T_121 : @[systolic_base.scala 352:42]
        node _out_addr_0_T = add(out_addr[0], UInt<1>("h01")) @[systolic_base.scala 353:31]
        node _out_addr_0_T_1 = tail(_out_addr_0_T, 1) @[systolic_base.scala 353:31]
        out_addr[0] <= _out_addr_0_T_1 @[systolic_base.scala 353:18]
        skip @[systolic_base.scala 352:42]
      else : @[systolic_base.scala 354:16]
        out_addr[0] <= UInt<1>("h00") @[systolic_base.scala 355:18]
        node _T_122 = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 356:21]
        node _T_123 = tail(_T_122, 1) @[systolic_base.scala 356:21]
        node _T_124 = lt(_T_123, io.config.ks) @[systolic_base.scala 356:25]
        when _T_124 : @[systolic_base.scala 356:39]
          node _out_kw_0_T = add(out_kw[0], UInt<1>("h01")) @[systolic_base.scala 357:29]
          node _out_kw_0_T_1 = tail(_out_kw_0_T, 1) @[systolic_base.scala 357:29]
          out_kw[0] <= _out_kw_0_T_1 @[systolic_base.scala 357:18]
          skip @[systolic_base.scala 356:39]
        else : @[systolic_base.scala 358:18]
          out_kw[0] <= UInt<1>("h00") @[systolic_base.scala 359:19]
          node _T_125 = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 360:23]
          node _T_126 = tail(_T_125, 1) @[systolic_base.scala 360:23]
          node _T_127 = lt(_T_126, io.config.ks) @[systolic_base.scala 360:27]
          when _T_127 : @[systolic_base.scala 360:41]
            node _out_kh_0_T = add(out_kh[0], UInt<1>("h01")) @[systolic_base.scala 361:31]
            node _out_kh_0_T_1 = tail(_out_kh_0_T, 1) @[systolic_base.scala 361:31]
            out_kh[0] <= _out_kh_0_T_1 @[systolic_base.scala 361:20]
            skip @[systolic_base.scala 360:41]
          else : @[systolic_base.scala 362:20]
            out_kh[0] <= UInt<1>("h00") @[systolic_base.scala 363:20]
            skip @[systolic_base.scala 362:20]
          skip @[systolic_base.scala 358:18]
        skip @[systolic_base.scala 354:16]
      skip @[systolic_base.scala 351:19]
    io.data_out.valid <= UInt<1>("h01") @[systolic_base.scala 368:21]
    
  module Update_Result : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip out_inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<5>}}, flip config : {in_w : UInt<10>, ks : UInt<10>, out_w : UInt<10>, stride : UInt<10>}, flip data_in : {valid : UInt<1>, bits : UInt<256>}[8], data_out : {valid : UInt<1>, bits : UInt<256>[8]}}
    
    wire _buf_reg_WIRE : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_0 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_1 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_1[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_1 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_1)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_2 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_2[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_2 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_2)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_3 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_3[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_3 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_3)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_4 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_4[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_4 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_4)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_5 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_5[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_5 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_5)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_6 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_6[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_6 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_6)) @[systolic_base.scala 464:12]
    wire _buf_reg_WIRE_7 : UInt<256>[512] @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[0] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[1] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[2] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[3] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[4] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[5] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[6] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[7] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[8] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[9] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[10] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[11] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[12] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[13] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[14] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[15] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[16] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[17] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[18] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[19] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[20] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[21] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[22] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[23] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[24] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[25] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[26] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[27] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[28] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[29] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[30] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[31] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[32] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[33] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[34] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[35] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[36] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[37] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[38] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[39] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[40] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[41] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[42] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[43] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[44] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[45] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[46] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[47] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[48] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[49] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[50] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[51] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[52] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[53] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[54] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[55] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[56] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[57] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[58] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[59] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[60] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[61] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[62] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[63] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[64] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[65] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[66] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[67] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[68] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[69] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[70] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[71] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[72] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[73] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[74] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[75] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[76] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[77] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[78] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[79] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[80] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[81] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[82] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[83] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[84] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[85] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[86] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[87] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[88] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[89] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[90] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[91] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[92] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[93] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[94] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[95] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[96] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[97] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[98] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[99] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[100] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[101] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[102] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[103] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[104] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[105] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[106] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[107] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[108] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[109] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[110] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[111] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[112] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[113] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[114] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[115] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[116] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[117] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[118] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[119] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[120] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[121] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[122] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[123] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[124] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[125] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[126] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[127] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[128] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[129] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[130] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[131] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[132] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[133] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[134] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[135] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[136] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[137] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[138] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[139] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[140] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[141] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[142] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[143] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[144] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[145] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[146] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[147] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[148] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[149] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[150] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[151] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[152] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[153] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[154] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[155] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[156] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[157] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[158] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[159] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[160] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[161] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[162] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[163] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[164] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[165] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[166] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[167] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[168] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[169] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[170] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[171] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[172] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[173] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[174] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[175] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[176] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[177] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[178] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[179] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[180] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[181] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[182] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[183] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[184] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[185] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[186] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[187] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[188] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[189] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[190] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[191] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[192] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[193] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[194] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[195] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[196] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[197] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[198] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[199] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[200] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[201] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[202] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[203] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[204] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[205] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[206] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[207] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[208] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[209] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[210] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[211] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[212] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[213] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[214] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[215] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[216] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[217] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[218] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[219] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[220] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[221] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[222] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[223] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[224] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[225] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[226] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[227] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[228] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[229] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[230] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[231] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[232] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[233] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[234] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[235] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[236] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[237] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[238] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[239] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[240] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[241] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[242] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[243] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[244] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[245] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[246] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[247] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[248] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[249] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[250] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[251] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[252] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[253] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[254] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[255] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[256] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[257] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[258] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[259] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[260] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[261] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[262] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[263] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[264] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[265] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[266] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[267] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[268] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[269] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[270] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[271] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[272] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[273] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[274] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[275] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[276] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[277] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[278] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[279] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[280] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[281] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[282] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[283] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[284] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[285] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[286] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[287] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[288] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[289] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[290] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[291] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[292] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[293] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[294] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[295] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[296] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[297] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[298] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[299] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[300] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[301] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[302] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[303] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[304] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[305] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[306] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[307] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[308] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[309] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[310] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[311] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[312] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[313] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[314] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[315] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[316] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[317] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[318] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[319] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[320] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[321] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[322] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[323] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[324] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[325] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[326] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[327] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[328] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[329] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[330] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[331] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[332] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[333] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[334] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[335] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[336] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[337] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[338] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[339] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[340] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[341] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[342] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[343] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[344] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[345] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[346] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[347] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[348] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[349] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[350] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[351] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[352] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[353] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[354] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[355] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[356] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[357] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[358] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[359] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[360] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[361] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[362] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[363] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[364] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[365] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[366] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[367] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[368] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[369] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[370] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[371] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[372] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[373] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[374] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[375] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[376] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[377] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[378] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[379] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[380] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[381] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[382] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[383] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[384] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[385] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[386] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[387] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[388] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[389] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[390] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[391] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[392] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[393] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[394] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[395] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[396] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[397] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[398] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[399] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[400] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[401] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[402] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[403] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[404] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[405] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[406] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[407] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[408] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[409] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[410] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[411] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[412] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[413] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[414] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[415] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[416] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[417] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[418] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[419] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[420] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[421] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[422] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[423] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[424] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[425] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[426] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[427] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[428] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[429] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[430] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[431] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[432] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[433] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[434] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[435] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[436] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[437] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[438] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[439] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[440] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[441] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[442] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[443] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[444] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[445] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[446] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[447] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[448] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[449] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[450] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[451] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[452] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[453] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[454] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[455] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[456] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[457] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[458] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[459] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[460] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[461] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[462] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[463] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[464] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[465] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[466] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[467] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[468] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[469] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[470] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[471] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[472] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[473] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[474] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[475] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[476] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[477] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[478] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[479] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[480] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[481] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[482] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[483] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[484] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[485] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[486] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[487] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[488] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[489] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[490] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[491] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[492] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[493] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[494] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[495] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[496] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[497] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[498] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[499] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[500] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[501] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[502] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[503] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[504] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[505] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[506] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[507] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[508] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[509] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[510] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    _buf_reg_WIRE_7[511] <= UInt<256>("h00") @[systolic_base.scala 464:20]
    reg buf_reg_7 : UInt<256>[512], clock with : (reset => (reset, _buf_reg_WIRE_7)) @[systolic_base.scala 464:12]
    wire _in_addr_WIRE : UInt<10>[8] @[systolic_base.scala 468:32]
    _in_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    _in_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 468:32]
    reg in_addr : UInt<10>[8], clock with : (reset => (reset, _in_addr_WIRE)) @[systolic_base.scala 468:24]
    reg out_addr : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 469:25]
    wire _update_data_WIRE : UInt<256>[8] @[systolic_base.scala 470:36]
    _update_data_WIRE[0] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[1] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[2] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[3] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[4] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[5] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[6] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    _update_data_WIRE[7] <= UInt<256>("h00") @[systolic_base.scala 470:36]
    reg update_data : UInt<256>[8], clock with : (reset => (reset, _update_data_WIRE)) @[systolic_base.scala 470:28]
    wire _read_data_WIRE : UInt<256>[8] @[systolic_base.scala 471:34]
    _read_data_WIRE[0] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[1] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[2] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[3] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[4] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[5] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[6] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    _read_data_WIRE[7] <= UInt<256>("h00") @[systolic_base.scala 471:34]
    reg read_data : UInt<256>[8], clock with : (reset => (reset, _read_data_WIRE)) @[systolic_base.scala 471:26]
    wire _update_valid_WIRE : UInt<1>[8] @[systolic_base.scala 472:37]
    _update_valid_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    _update_valid_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 472:37]
    reg update_valid : UInt<1>[8], clock with : (reset => (reset, _update_valid_WIRE)) @[systolic_base.scala 472:29]
    wire _update_valid2_WIRE : UInt<1>[8] @[systolic_base.scala 473:38]
    _update_valid2_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    _update_valid2_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 473:38]
    reg update_valid2 : UInt<1>[8], clock with : (reset => (reset, _update_valid2_WIRE)) @[systolic_base.scala 473:30]
    wire _update_addr_WIRE : UInt<10>[8] @[systolic_base.scala 474:36]
    _update_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    _update_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 474:36]
    reg update_addr : UInt<10>[8], clock with : (reset => (reset, _update_addr_WIRE)) @[systolic_base.scala 474:28]
    wire _write_addr_WIRE : UInt<10>[8] @[systolic_base.scala 475:35]
    _write_addr_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    _write_addr_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 475:35]
    reg write_addr : UInt<10>[8], clock with : (reset => (reset, _write_addr_WIRE)) @[systolic_base.scala 475:27]
    wire _in_data_WIRE : UInt<256>[8] @[systolic_base.scala 476:32]
    _in_data_WIRE[0] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[1] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[2] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[3] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[4] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[5] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[6] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    _in_data_WIRE[7] <= UInt<256>("h00") @[systolic_base.scala 476:32]
    reg in_data : UInt<256>[8], clock with : (reset => (reset, _in_data_WIRE)) @[systolic_base.scala 476:24]
    wire _update_slot_WIRE : UInt<10>[16] @[systolic_base.scala 477:36]
    _update_slot_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[8] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[9] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[10] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[11] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[12] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[13] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[14] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    _update_slot_WIRE[15] <= UInt<10>("h00") @[systolic_base.scala 477:36]
    reg update_slot : UInt<10>[16], clock with : (reset => (reset, _update_slot_WIRE)) @[systolic_base.scala 477:28]
    wire _output_valid_WIRE : UInt<1>[8] @[systolic_base.scala 478:37]
    _output_valid_WIRE[0] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[1] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[2] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[3] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[4] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[5] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[6] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    _output_valid_WIRE[7] <= UInt<1>("h00") @[systolic_base.scala 478:37]
    reg output_valid : UInt<1>[8], clock with : (reset => (reset, _output_valid_WIRE)) @[systolic_base.scala 478:29]
    wire _output_id_WIRE : UInt<10>[8] @[systolic_base.scala 479:34]
    _output_id_WIRE[0] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[1] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[2] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[3] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[4] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[5] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[6] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    _output_id_WIRE[7] <= UInt<10>("h00") @[systolic_base.scala 479:34]
    reg output_id : UInt<10>[8], clock with : (reset => (reset, _output_id_WIRE)) @[systolic_base.scala 479:26]
    io.in_inst.ready <= UInt<1>("h01") @[systolic_base.scala 482:20]
    output_valid[0] <= io.out_inst.valid @[systolic_base.scala 483:19]
    output_id[0] <= io.out_inst.bits.id @[systolic_base.scala 484:16]
    output_valid[1] <= output_valid[0] @[systolic_base.scala 487:21]
    output_id[1] <= output_id[0] @[systolic_base.scala 488:18]
    output_valid[2] <= output_valid[1] @[systolic_base.scala 487:21]
    output_id[2] <= output_id[1] @[systolic_base.scala 488:18]
    output_valid[3] <= output_valid[2] @[systolic_base.scala 487:21]
    output_id[3] <= output_id[2] @[systolic_base.scala 488:18]
    output_valid[4] <= output_valid[3] @[systolic_base.scala 487:21]
    output_id[4] <= output_id[3] @[systolic_base.scala 488:18]
    output_valid[5] <= output_valid[4] @[systolic_base.scala 487:21]
    output_id[5] <= output_id[4] @[systolic_base.scala 488:18]
    output_valid[6] <= output_valid[5] @[systolic_base.scala 487:21]
    output_id[6] <= output_id[5] @[systolic_base.scala 488:18]
    output_valid[7] <= output_valid[6] @[systolic_base.scala 487:21]
    output_id[7] <= output_id[6] @[systolic_base.scala 488:18]
    update_slot[0] <= io.in_inst.bits.id @[systolic_base.scala 490:18]
    update_slot[1] <= update_slot[0] @[systolic_base.scala 492:20]
    update_slot[2] <= update_slot[1] @[systolic_base.scala 492:20]
    update_slot[3] <= update_slot[2] @[systolic_base.scala 492:20]
    update_slot[4] <= update_slot[3] @[systolic_base.scala 492:20]
    update_slot[5] <= update_slot[4] @[systolic_base.scala 492:20]
    update_slot[6] <= update_slot[5] @[systolic_base.scala 492:20]
    update_slot[7] <= update_slot[6] @[systolic_base.scala 492:20]
    update_slot[8] <= update_slot[7] @[systolic_base.scala 492:20]
    update_slot[9] <= update_slot[8] @[systolic_base.scala 492:20]
    update_slot[10] <= update_slot[9] @[systolic_base.scala 492:20]
    update_slot[11] <= update_slot[10] @[systolic_base.scala 492:20]
    update_slot[12] <= update_slot[11] @[systolic_base.scala 492:20]
    update_slot[13] <= update_slot[12] @[systolic_base.scala 492:20]
    update_slot[14] <= update_slot[13] @[systolic_base.scala 492:20]
    update_slot[15] <= update_slot[14] @[systolic_base.scala 492:20]
    in_data[0] <= io.data_in[0].bits @[systolic_base.scala 495:16]
    node _read_data_0_T = mul(update_slot[7], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_0_T_1 = add(_read_data_0_T, in_addr[0]) @[systolic_base.scala 496:80]
    node _read_data_0_T_2 = tail(_read_data_0_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_0_T_3 = bits(_read_data_0_T_2, 8, 0)
    read_data[0] <= buf_reg_0[_read_data_0_T_3] @[systolic_base.scala 496:18]
    node _update_addr_0_T = mul(update_slot[7], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_0_T_1 = add(_update_addr_0_T, in_addr[0]) @[systolic_base.scala 498:71]
    node _update_addr_0_T_2 = tail(_update_addr_0_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[0] <= _update_addr_0_T_2 @[systolic_base.scala 498:20]
    write_addr[0] <= update_addr[0] @[systolic_base.scala 499:19]
    update_valid[0] <= io.data_in[0].valid @[systolic_base.scala 500:21]
    update_valid2[0] <= update_valid[0] @[systolic_base.scala 501:22]
    when io.data_in[0].valid : @[systolic_base.scala 502:30]
      node _in_addr_0_T = add(in_addr[0], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_0_T_1 = tail(_in_addr_0_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_0_T_2 = rem(_in_addr_0_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[0] <= _in_addr_0_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[0] : @[systolic_base.scala 505:26]
      node _update_data_0_T = add(read_data[0], in_data[0]) @[systolic_base.scala 506:38]
      node _update_data_0_T_1 = tail(_update_data_0_T, 1) @[systolic_base.scala 506:38]
      update_data[0] <= _update_data_0_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[0] : @[systolic_base.scala 508:27]
      node _T = bits(write_addr[0], 8, 0)
      buf_reg_0[_T] <= update_data[0] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[1] <= io.data_in[1].bits @[systolic_base.scala 495:16]
    node _read_data_1_T = mul(update_slot[8], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_1_T_1 = add(_read_data_1_T, in_addr[1]) @[systolic_base.scala 496:80]
    node _read_data_1_T_2 = tail(_read_data_1_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_1_T_3 = bits(_read_data_1_T_2, 8, 0)
    read_data[1] <= buf_reg_1[_read_data_1_T_3] @[systolic_base.scala 496:18]
    node _update_addr_1_T = mul(update_slot[8], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_1_T_1 = add(_update_addr_1_T, in_addr[1]) @[systolic_base.scala 498:71]
    node _update_addr_1_T_2 = tail(_update_addr_1_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[1] <= _update_addr_1_T_2 @[systolic_base.scala 498:20]
    write_addr[1] <= update_addr[1] @[systolic_base.scala 499:19]
    update_valid[1] <= io.data_in[1].valid @[systolic_base.scala 500:21]
    update_valid2[1] <= update_valid[1] @[systolic_base.scala 501:22]
    when io.data_in[1].valid : @[systolic_base.scala 502:30]
      node _in_addr_1_T = add(in_addr[1], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_1_T_1 = tail(_in_addr_1_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_1_T_2 = rem(_in_addr_1_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[1] <= _in_addr_1_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[1] : @[systolic_base.scala 505:26]
      node _update_data_1_T = add(read_data[1], in_data[1]) @[systolic_base.scala 506:38]
      node _update_data_1_T_1 = tail(_update_data_1_T, 1) @[systolic_base.scala 506:38]
      update_data[1] <= _update_data_1_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[1] : @[systolic_base.scala 508:27]
      node _T_1 = bits(write_addr[1], 8, 0)
      buf_reg_1[_T_1] <= update_data[1] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[2] <= io.data_in[2].bits @[systolic_base.scala 495:16]
    node _read_data_2_T = mul(update_slot[9], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_2_T_1 = add(_read_data_2_T, in_addr[2]) @[systolic_base.scala 496:80]
    node _read_data_2_T_2 = tail(_read_data_2_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_2_T_3 = bits(_read_data_2_T_2, 8, 0)
    read_data[2] <= buf_reg_2[_read_data_2_T_3] @[systolic_base.scala 496:18]
    node _update_addr_2_T = mul(update_slot[9], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_2_T_1 = add(_update_addr_2_T, in_addr[2]) @[systolic_base.scala 498:71]
    node _update_addr_2_T_2 = tail(_update_addr_2_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[2] <= _update_addr_2_T_2 @[systolic_base.scala 498:20]
    write_addr[2] <= update_addr[2] @[systolic_base.scala 499:19]
    update_valid[2] <= io.data_in[2].valid @[systolic_base.scala 500:21]
    update_valid2[2] <= update_valid[2] @[systolic_base.scala 501:22]
    when io.data_in[2].valid : @[systolic_base.scala 502:30]
      node _in_addr_2_T = add(in_addr[2], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_2_T_1 = tail(_in_addr_2_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_2_T_2 = rem(_in_addr_2_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[2] <= _in_addr_2_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[2] : @[systolic_base.scala 505:26]
      node _update_data_2_T = add(read_data[2], in_data[2]) @[systolic_base.scala 506:38]
      node _update_data_2_T_1 = tail(_update_data_2_T, 1) @[systolic_base.scala 506:38]
      update_data[2] <= _update_data_2_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[2] : @[systolic_base.scala 508:27]
      node _T_2 = bits(write_addr[2], 8, 0)
      buf_reg_2[_T_2] <= update_data[2] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[3] <= io.data_in[3].bits @[systolic_base.scala 495:16]
    node _read_data_3_T = mul(update_slot[10], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_3_T_1 = add(_read_data_3_T, in_addr[3]) @[systolic_base.scala 496:80]
    node _read_data_3_T_2 = tail(_read_data_3_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_3_T_3 = bits(_read_data_3_T_2, 8, 0)
    read_data[3] <= buf_reg_3[_read_data_3_T_3] @[systolic_base.scala 496:18]
    node _update_addr_3_T = mul(update_slot[10], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_3_T_1 = add(_update_addr_3_T, in_addr[3]) @[systolic_base.scala 498:71]
    node _update_addr_3_T_2 = tail(_update_addr_3_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[3] <= _update_addr_3_T_2 @[systolic_base.scala 498:20]
    write_addr[3] <= update_addr[3] @[systolic_base.scala 499:19]
    update_valid[3] <= io.data_in[3].valid @[systolic_base.scala 500:21]
    update_valid2[3] <= update_valid[3] @[systolic_base.scala 501:22]
    when io.data_in[3].valid : @[systolic_base.scala 502:30]
      node _in_addr_3_T = add(in_addr[3], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_3_T_1 = tail(_in_addr_3_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_3_T_2 = rem(_in_addr_3_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[3] <= _in_addr_3_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[3] : @[systolic_base.scala 505:26]
      node _update_data_3_T = add(read_data[3], in_data[3]) @[systolic_base.scala 506:38]
      node _update_data_3_T_1 = tail(_update_data_3_T, 1) @[systolic_base.scala 506:38]
      update_data[3] <= _update_data_3_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[3] : @[systolic_base.scala 508:27]
      node _T_3 = bits(write_addr[3], 8, 0)
      buf_reg_3[_T_3] <= update_data[3] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[4] <= io.data_in[4].bits @[systolic_base.scala 495:16]
    node _read_data_4_T = mul(update_slot[11], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_4_T_1 = add(_read_data_4_T, in_addr[4]) @[systolic_base.scala 496:80]
    node _read_data_4_T_2 = tail(_read_data_4_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_4_T_3 = bits(_read_data_4_T_2, 8, 0)
    read_data[4] <= buf_reg_4[_read_data_4_T_3] @[systolic_base.scala 496:18]
    node _update_addr_4_T = mul(update_slot[11], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_4_T_1 = add(_update_addr_4_T, in_addr[4]) @[systolic_base.scala 498:71]
    node _update_addr_4_T_2 = tail(_update_addr_4_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[4] <= _update_addr_4_T_2 @[systolic_base.scala 498:20]
    write_addr[4] <= update_addr[4] @[systolic_base.scala 499:19]
    update_valid[4] <= io.data_in[4].valid @[systolic_base.scala 500:21]
    update_valid2[4] <= update_valid[4] @[systolic_base.scala 501:22]
    when io.data_in[4].valid : @[systolic_base.scala 502:30]
      node _in_addr_4_T = add(in_addr[4], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_4_T_1 = tail(_in_addr_4_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_4_T_2 = rem(_in_addr_4_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[4] <= _in_addr_4_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[4] : @[systolic_base.scala 505:26]
      node _update_data_4_T = add(read_data[4], in_data[4]) @[systolic_base.scala 506:38]
      node _update_data_4_T_1 = tail(_update_data_4_T, 1) @[systolic_base.scala 506:38]
      update_data[4] <= _update_data_4_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[4] : @[systolic_base.scala 508:27]
      node _T_4 = bits(write_addr[4], 8, 0)
      buf_reg_4[_T_4] <= update_data[4] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[5] <= io.data_in[5].bits @[systolic_base.scala 495:16]
    node _read_data_5_T = mul(update_slot[12], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_5_T_1 = add(_read_data_5_T, in_addr[5]) @[systolic_base.scala 496:80]
    node _read_data_5_T_2 = tail(_read_data_5_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_5_T_3 = bits(_read_data_5_T_2, 8, 0)
    read_data[5] <= buf_reg_5[_read_data_5_T_3] @[systolic_base.scala 496:18]
    node _update_addr_5_T = mul(update_slot[12], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_5_T_1 = add(_update_addr_5_T, in_addr[5]) @[systolic_base.scala 498:71]
    node _update_addr_5_T_2 = tail(_update_addr_5_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[5] <= _update_addr_5_T_2 @[systolic_base.scala 498:20]
    write_addr[5] <= update_addr[5] @[systolic_base.scala 499:19]
    update_valid[5] <= io.data_in[5].valid @[systolic_base.scala 500:21]
    update_valid2[5] <= update_valid[5] @[systolic_base.scala 501:22]
    when io.data_in[5].valid : @[systolic_base.scala 502:30]
      node _in_addr_5_T = add(in_addr[5], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_5_T_1 = tail(_in_addr_5_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_5_T_2 = rem(_in_addr_5_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[5] <= _in_addr_5_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[5] : @[systolic_base.scala 505:26]
      node _update_data_5_T = add(read_data[5], in_data[5]) @[systolic_base.scala 506:38]
      node _update_data_5_T_1 = tail(_update_data_5_T, 1) @[systolic_base.scala 506:38]
      update_data[5] <= _update_data_5_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[5] : @[systolic_base.scala 508:27]
      node _T_5 = bits(write_addr[5], 8, 0)
      buf_reg_5[_T_5] <= update_data[5] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[6] <= io.data_in[6].bits @[systolic_base.scala 495:16]
    node _read_data_6_T = mul(update_slot[13], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_6_T_1 = add(_read_data_6_T, in_addr[6]) @[systolic_base.scala 496:80]
    node _read_data_6_T_2 = tail(_read_data_6_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_6_T_3 = bits(_read_data_6_T_2, 8, 0)
    read_data[6] <= buf_reg_6[_read_data_6_T_3] @[systolic_base.scala 496:18]
    node _update_addr_6_T = mul(update_slot[13], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_6_T_1 = add(_update_addr_6_T, in_addr[6]) @[systolic_base.scala 498:71]
    node _update_addr_6_T_2 = tail(_update_addr_6_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[6] <= _update_addr_6_T_2 @[systolic_base.scala 498:20]
    write_addr[6] <= update_addr[6] @[systolic_base.scala 499:19]
    update_valid[6] <= io.data_in[6].valid @[systolic_base.scala 500:21]
    update_valid2[6] <= update_valid[6] @[systolic_base.scala 501:22]
    when io.data_in[6].valid : @[systolic_base.scala 502:30]
      node _in_addr_6_T = add(in_addr[6], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_6_T_1 = tail(_in_addr_6_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_6_T_2 = rem(_in_addr_6_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[6] <= _in_addr_6_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[6] : @[systolic_base.scala 505:26]
      node _update_data_6_T = add(read_data[6], in_data[6]) @[systolic_base.scala 506:38]
      node _update_data_6_T_1 = tail(_update_data_6_T, 1) @[systolic_base.scala 506:38]
      update_data[6] <= _update_data_6_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[6] : @[systolic_base.scala 508:27]
      node _T_6 = bits(write_addr[6], 8, 0)
      buf_reg_6[_T_6] <= update_data[6] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    in_data[7] <= io.data_in[7].bits @[systolic_base.scala 495:16]
    node _read_data_7_T = mul(update_slot[14], UInt<6>("h020")) @[systolic_base.scala 496:61]
    node _read_data_7_T_1 = add(_read_data_7_T, in_addr[7]) @[systolic_base.scala 496:80]
    node _read_data_7_T_2 = tail(_read_data_7_T_1, 1) @[systolic_base.scala 496:80]
    node _read_data_7_T_3 = bits(_read_data_7_T_2, 8, 0)
    read_data[7] <= buf_reg_7[_read_data_7_T_3] @[systolic_base.scala 496:18]
    node _update_addr_7_T = mul(update_slot[14], UInt<6>("h020")) @[systolic_base.scala 498:52]
    node _update_addr_7_T_1 = add(_update_addr_7_T, in_addr[7]) @[systolic_base.scala 498:71]
    node _update_addr_7_T_2 = tail(_update_addr_7_T_1, 1) @[systolic_base.scala 498:71]
    update_addr[7] <= _update_addr_7_T_2 @[systolic_base.scala 498:20]
    write_addr[7] <= update_addr[7] @[systolic_base.scala 499:19]
    update_valid[7] <= io.data_in[7].valid @[systolic_base.scala 500:21]
    update_valid2[7] <= update_valid[7] @[systolic_base.scala 501:22]
    when io.data_in[7].valid : @[systolic_base.scala 502:30]
      node _in_addr_7_T = add(in_addr[7], UInt<1>("h01")) @[systolic_base.scala 503:33]
      node _in_addr_7_T_1 = tail(_in_addr_7_T, 1) @[systolic_base.scala 503:33]
      node _in_addr_7_T_2 = rem(_in_addr_7_T_1, io.config.out_w) @[systolic_base.scala 503:40]
      in_addr[7] <= _in_addr_7_T_2 @[systolic_base.scala 503:18]
      skip @[systolic_base.scala 502:30]
    when update_valid[7] : @[systolic_base.scala 505:26]
      node _update_data_7_T = add(read_data[7], in_data[7]) @[systolic_base.scala 506:38]
      node _update_data_7_T_1 = tail(_update_data_7_T, 1) @[systolic_base.scala 506:38]
      update_data[7] <= _update_data_7_T_1 @[systolic_base.scala 506:22]
      skip @[systolic_base.scala 505:26]
    when update_valid2[7] : @[systolic_base.scala 508:27]
      node _T_7 = bits(write_addr[7], 8, 0)
      buf_reg_7[_T_7] <= update_data[7] @[systolic_base.scala 509:32]
      skip @[systolic_base.scala 508:27]
    node _io_data_out_bits_0_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_0_T_1 = add(_io_data_out_bits_0_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_0_T_2 = tail(_io_data_out_bits_0_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_0_T_3 = bits(_io_data_out_bits_0_T_2, 8, 0)
    io.data_out.bits[0] <= buf_reg_0[_io_data_out_bits_0_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_1 = tail(_out_addr_T, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_2 = rem(_out_addr_T_1, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_2 @[systolic_base.scala 518:14]
    node _io_data_out_bits_1_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_1_T_1 = add(_io_data_out_bits_1_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_1_T_2 = tail(_io_data_out_bits_1_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_1_T_3 = bits(_io_data_out_bits_1_T_2, 8, 0)
    io.data_out.bits[1] <= buf_reg_1[_io_data_out_bits_1_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_3 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_4 = tail(_out_addr_T_3, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_5 = rem(_out_addr_T_4, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_5 @[systolic_base.scala 518:14]
    node _io_data_out_bits_2_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_2_T_1 = add(_io_data_out_bits_2_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_2_T_2 = tail(_io_data_out_bits_2_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_2_T_3 = bits(_io_data_out_bits_2_T_2, 8, 0)
    io.data_out.bits[2] <= buf_reg_2[_io_data_out_bits_2_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_6 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_7 = tail(_out_addr_T_6, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_8 = rem(_out_addr_T_7, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_8 @[systolic_base.scala 518:14]
    node _io_data_out_bits_3_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_3_T_1 = add(_io_data_out_bits_3_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_3_T_2 = tail(_io_data_out_bits_3_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_3_T_3 = bits(_io_data_out_bits_3_T_2, 8, 0)
    io.data_out.bits[3] <= buf_reg_3[_io_data_out_bits_3_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_9 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_10 = tail(_out_addr_T_9, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_11 = rem(_out_addr_T_10, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_11 @[systolic_base.scala 518:14]
    node _io_data_out_bits_4_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_4_T_1 = add(_io_data_out_bits_4_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_4_T_2 = tail(_io_data_out_bits_4_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_4_T_3 = bits(_io_data_out_bits_4_T_2, 8, 0)
    io.data_out.bits[4] <= buf_reg_4[_io_data_out_bits_4_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_12 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_13 = tail(_out_addr_T_12, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_14 = rem(_out_addr_T_13, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_14 @[systolic_base.scala 518:14]
    node _io_data_out_bits_5_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_5_T_1 = add(_io_data_out_bits_5_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_5_T_2 = tail(_io_data_out_bits_5_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_5_T_3 = bits(_io_data_out_bits_5_T_2, 8, 0)
    io.data_out.bits[5] <= buf_reg_5[_io_data_out_bits_5_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_15 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_16 = tail(_out_addr_T_15, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_17 = rem(_out_addr_T_16, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_17 @[systolic_base.scala 518:14]
    node _io_data_out_bits_6_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_6_T_1 = add(_io_data_out_bits_6_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_6_T_2 = tail(_io_data_out_bits_6_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_6_T_3 = bits(_io_data_out_bits_6_T_2, 8, 0)
    io.data_out.bits[6] <= buf_reg_6[_io_data_out_bits_6_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_18 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_19 = tail(_out_addr_T_18, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_20 = rem(_out_addr_T_19, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_20 @[systolic_base.scala 518:14]
    node _io_data_out_bits_7_T = mul(io.out_inst.bits.id, UInt<6>("h020")) @[systolic_base.scala 517:59]
    node _io_data_out_bits_7_T_1 = add(_io_data_out_bits_7_T, out_addr) @[systolic_base.scala 517:78]
    node _io_data_out_bits_7_T_2 = tail(_io_data_out_bits_7_T_1, 1) @[systolic_base.scala 517:78]
    node _io_data_out_bits_7_T_3 = bits(_io_data_out_bits_7_T_2, 8, 0)
    io.data_out.bits[7] <= buf_reg_7[_io_data_out_bits_7_T_3] @[systolic_base.scala 517:25]
    node _out_addr_T_21 = add(out_addr, io.out_inst.valid) @[systolic_base.scala 518:27]
    node _out_addr_T_22 = tail(_out_addr_T_21, 1) @[systolic_base.scala 518:27]
    node _out_addr_T_23 = rem(_out_addr_T_22, io.config.out_w) @[systolic_base.scala 518:47]
    out_addr <= _out_addr_T_23 @[systolic_base.scala 518:14]
    io.data_out.valid <= io.out_inst.valid @[systolic_base.scala 521:21]
    node _io_out_inst_ready_T = sub(io.config.out_w, UInt<1>("h01")) @[systolic_base.scala 522:52]
    node _io_out_inst_ready_T_1 = tail(_io_out_inst_ready_T, 1) @[systolic_base.scala 522:52]
    node _io_out_inst_ready_T_2 = eq(out_addr, _io_out_inst_ready_T_1) @[systolic_base.scala 522:33]
    io.out_inst.ready <= _io_out_inst_ready_T_2 @[systolic_base.scala 522:21]
    
  module ComputeCell : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_1 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_2 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_3 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_4 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_5 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_6 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_7 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_8 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_9 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_10 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_10 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_11 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_11 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_12 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_12 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_13 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_13 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_14 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_14 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_15 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_15 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_16 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_16 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_17 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_17 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_18 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_18 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_19 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_19 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_20 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_20 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_21 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_21 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_22 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_22 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_23 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_23 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_24 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_24 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_25 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_25 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_26 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_26 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_27 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_27 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_28 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_28 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_29 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_29 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_30 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_30 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_31 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_31 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_32 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_32 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_32 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_33 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_33 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_33 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_34 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_34 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_34 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_35 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_35 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_35 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_36 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_36 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_36 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_37 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_37 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_37 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_38 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_38 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_38 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_39 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_39 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_39 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_40 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_40 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_40 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_41 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_41 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_41 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_42 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_42 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_42 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_43 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_43 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_43 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_44 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_44 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_44 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_45 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_45 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_45 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_46 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_46 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_46 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_47 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_47 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_47 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_48 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_48 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_48 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_49 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_49 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_49 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_50 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_50 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_50 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_51 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_51 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_51 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_52 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_52 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_52 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_53 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_53 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_53 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_54 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_54 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_54 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_55 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_55 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_55 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_56 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_56 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_56 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<4>("h08")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_57 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_57 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_57 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h07")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_58 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_58 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_58 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h06")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_59 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_59 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_59 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h05")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_60 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_60 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_60 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<3>("h04")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_61 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_61 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_61 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h03")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_62 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_62 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_62 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<2>("h02")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module ComputeCell_63 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_a : UInt<16>, flip in_b : UInt<256>, flip in_c : UInt<256>, out_c : UInt<256>}
    
    wire vec_a : UInt<16>[1] @[systolic_base.scala 533:19]
    wire vec_b : UInt<16>[16] @[systolic_base.scala 534:19]
    wire vec_c_in : UInt<16>[16] @[systolic_base.scala 535:22]
    wire vec_c_out : UInt<16>[16] @[systolic_base.scala 536:23]
    node _vec_a_0_T = bits(io.in_a, 15, 0) @[systolic_base.scala 538:22]
    vec_a[0] <= _vec_a_0_T @[systolic_base.scala 538:13]
    node _vec_b_0_T = bits(io.in_b, 15, 0) @[systolic_base.scala 541:22]
    vec_b[0] <= _vec_b_0_T @[systolic_base.scala 541:13]
    node _vec_b_1_T = bits(io.in_b, 31, 16) @[systolic_base.scala 541:22]
    vec_b[1] <= _vec_b_1_T @[systolic_base.scala 541:13]
    node _vec_b_2_T = bits(io.in_b, 47, 32) @[systolic_base.scala 541:22]
    vec_b[2] <= _vec_b_2_T @[systolic_base.scala 541:13]
    node _vec_b_3_T = bits(io.in_b, 63, 48) @[systolic_base.scala 541:22]
    vec_b[3] <= _vec_b_3_T @[systolic_base.scala 541:13]
    node _vec_b_4_T = bits(io.in_b, 79, 64) @[systolic_base.scala 541:22]
    vec_b[4] <= _vec_b_4_T @[systolic_base.scala 541:13]
    node _vec_b_5_T = bits(io.in_b, 95, 80) @[systolic_base.scala 541:22]
    vec_b[5] <= _vec_b_5_T @[systolic_base.scala 541:13]
    node _vec_b_6_T = bits(io.in_b, 111, 96) @[systolic_base.scala 541:22]
    vec_b[6] <= _vec_b_6_T @[systolic_base.scala 541:13]
    node _vec_b_7_T = bits(io.in_b, 127, 112) @[systolic_base.scala 541:22]
    vec_b[7] <= _vec_b_7_T @[systolic_base.scala 541:13]
    node _vec_b_8_T = bits(io.in_b, 143, 128) @[systolic_base.scala 541:22]
    vec_b[8] <= _vec_b_8_T @[systolic_base.scala 541:13]
    node _vec_b_9_T = bits(io.in_b, 159, 144) @[systolic_base.scala 541:22]
    vec_b[9] <= _vec_b_9_T @[systolic_base.scala 541:13]
    node _vec_b_10_T = bits(io.in_b, 175, 160) @[systolic_base.scala 541:22]
    vec_b[10] <= _vec_b_10_T @[systolic_base.scala 541:13]
    node _vec_b_11_T = bits(io.in_b, 191, 176) @[systolic_base.scala 541:22]
    vec_b[11] <= _vec_b_11_T @[systolic_base.scala 541:13]
    node _vec_b_12_T = bits(io.in_b, 207, 192) @[systolic_base.scala 541:22]
    vec_b[12] <= _vec_b_12_T @[systolic_base.scala 541:13]
    node _vec_b_13_T = bits(io.in_b, 223, 208) @[systolic_base.scala 541:22]
    vec_b[13] <= _vec_b_13_T @[systolic_base.scala 541:13]
    node _vec_b_14_T = bits(io.in_b, 239, 224) @[systolic_base.scala 541:22]
    vec_b[14] <= _vec_b_14_T @[systolic_base.scala 541:13]
    node _vec_b_15_T = bits(io.in_b, 255, 240) @[systolic_base.scala 541:22]
    vec_b[15] <= _vec_b_15_T @[systolic_base.scala 541:13]
    node _vec_c_in_0_T = bits(io.in_c, 15, 0) @[systolic_base.scala 544:25]
    vec_c_in[0] <= _vec_c_in_0_T @[systolic_base.scala 544:16]
    node _vec_c_in_1_T = bits(io.in_c, 31, 16) @[systolic_base.scala 544:25]
    vec_c_in[1] <= _vec_c_in_1_T @[systolic_base.scala 544:16]
    node _vec_c_in_2_T = bits(io.in_c, 47, 32) @[systolic_base.scala 544:25]
    vec_c_in[2] <= _vec_c_in_2_T @[systolic_base.scala 544:16]
    node _vec_c_in_3_T = bits(io.in_c, 63, 48) @[systolic_base.scala 544:25]
    vec_c_in[3] <= _vec_c_in_3_T @[systolic_base.scala 544:16]
    node _vec_c_in_4_T = bits(io.in_c, 79, 64) @[systolic_base.scala 544:25]
    vec_c_in[4] <= _vec_c_in_4_T @[systolic_base.scala 544:16]
    node _vec_c_in_5_T = bits(io.in_c, 95, 80) @[systolic_base.scala 544:25]
    vec_c_in[5] <= _vec_c_in_5_T @[systolic_base.scala 544:16]
    node _vec_c_in_6_T = bits(io.in_c, 111, 96) @[systolic_base.scala 544:25]
    vec_c_in[6] <= _vec_c_in_6_T @[systolic_base.scala 544:16]
    node _vec_c_in_7_T = bits(io.in_c, 127, 112) @[systolic_base.scala 544:25]
    vec_c_in[7] <= _vec_c_in_7_T @[systolic_base.scala 544:16]
    node _vec_c_in_8_T = bits(io.in_c, 143, 128) @[systolic_base.scala 544:25]
    vec_c_in[8] <= _vec_c_in_8_T @[systolic_base.scala 544:16]
    node _vec_c_in_9_T = bits(io.in_c, 159, 144) @[systolic_base.scala 544:25]
    vec_c_in[9] <= _vec_c_in_9_T @[systolic_base.scala 544:16]
    node _vec_c_in_10_T = bits(io.in_c, 175, 160) @[systolic_base.scala 544:25]
    vec_c_in[10] <= _vec_c_in_10_T @[systolic_base.scala 544:16]
    node _vec_c_in_11_T = bits(io.in_c, 191, 176) @[systolic_base.scala 544:25]
    vec_c_in[11] <= _vec_c_in_11_T @[systolic_base.scala 544:16]
    node _vec_c_in_12_T = bits(io.in_c, 207, 192) @[systolic_base.scala 544:25]
    vec_c_in[12] <= _vec_c_in_12_T @[systolic_base.scala 544:16]
    node _vec_c_in_13_T = bits(io.in_c, 223, 208) @[systolic_base.scala 544:25]
    vec_c_in[13] <= _vec_c_in_13_T @[systolic_base.scala 544:16]
    node _vec_c_in_14_T = bits(io.in_c, 239, 224) @[systolic_base.scala 544:25]
    vec_c_in[14] <= _vec_c_in_14_T @[systolic_base.scala 544:16]
    node _vec_c_in_15_T = bits(io.in_c, 255, 240) @[systolic_base.scala 544:25]
    vec_c_in[15] <= _vec_c_in_15_T @[systolic_base.scala 544:16]
    node _vec_c_out_0_T = mul(vec_a[0], vec_b[0]) @[systolic_base.scala 548:33]
    node _vec_c_out_0_T_1 = add(_vec_c_out_0_T, vec_c_in[0]) @[systolic_base.scala 548:42]
    node _vec_c_out_0_T_2 = tail(_vec_c_out_0_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[0] <= _vec_c_out_0_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_1_T = mul(vec_a[0], vec_b[1]) @[systolic_base.scala 548:33]
    node _vec_c_out_1_T_1 = add(_vec_c_out_1_T, vec_c_in[1]) @[systolic_base.scala 548:42]
    node _vec_c_out_1_T_2 = tail(_vec_c_out_1_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[1] <= _vec_c_out_1_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_2_T = mul(vec_a[0], vec_b[2]) @[systolic_base.scala 548:33]
    node _vec_c_out_2_T_1 = add(_vec_c_out_2_T, vec_c_in[2]) @[systolic_base.scala 548:42]
    node _vec_c_out_2_T_2 = tail(_vec_c_out_2_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[2] <= _vec_c_out_2_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_3_T = mul(vec_a[0], vec_b[3]) @[systolic_base.scala 548:33]
    node _vec_c_out_3_T_1 = add(_vec_c_out_3_T, vec_c_in[3]) @[systolic_base.scala 548:42]
    node _vec_c_out_3_T_2 = tail(_vec_c_out_3_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[3] <= _vec_c_out_3_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_4_T = mul(vec_a[0], vec_b[4]) @[systolic_base.scala 548:33]
    node _vec_c_out_4_T_1 = add(_vec_c_out_4_T, vec_c_in[4]) @[systolic_base.scala 548:42]
    node _vec_c_out_4_T_2 = tail(_vec_c_out_4_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[4] <= _vec_c_out_4_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_5_T = mul(vec_a[0], vec_b[5]) @[systolic_base.scala 548:33]
    node _vec_c_out_5_T_1 = add(_vec_c_out_5_T, vec_c_in[5]) @[systolic_base.scala 548:42]
    node _vec_c_out_5_T_2 = tail(_vec_c_out_5_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[5] <= _vec_c_out_5_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_6_T = mul(vec_a[0], vec_b[6]) @[systolic_base.scala 548:33]
    node _vec_c_out_6_T_1 = add(_vec_c_out_6_T, vec_c_in[6]) @[systolic_base.scala 548:42]
    node _vec_c_out_6_T_2 = tail(_vec_c_out_6_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[6] <= _vec_c_out_6_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_7_T = mul(vec_a[0], vec_b[7]) @[systolic_base.scala 548:33]
    node _vec_c_out_7_T_1 = add(_vec_c_out_7_T, vec_c_in[7]) @[systolic_base.scala 548:42]
    node _vec_c_out_7_T_2 = tail(_vec_c_out_7_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[7] <= _vec_c_out_7_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_8_T = mul(vec_a[0], vec_b[8]) @[systolic_base.scala 548:33]
    node _vec_c_out_8_T_1 = add(_vec_c_out_8_T, vec_c_in[8]) @[systolic_base.scala 548:42]
    node _vec_c_out_8_T_2 = tail(_vec_c_out_8_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[8] <= _vec_c_out_8_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_9_T = mul(vec_a[0], vec_b[9]) @[systolic_base.scala 548:33]
    node _vec_c_out_9_T_1 = add(_vec_c_out_9_T, vec_c_in[9]) @[systolic_base.scala 548:42]
    node _vec_c_out_9_T_2 = tail(_vec_c_out_9_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[9] <= _vec_c_out_9_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_10_T = mul(vec_a[0], vec_b[10]) @[systolic_base.scala 548:33]
    node _vec_c_out_10_T_1 = add(_vec_c_out_10_T, vec_c_in[10]) @[systolic_base.scala 548:42]
    node _vec_c_out_10_T_2 = tail(_vec_c_out_10_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[10] <= _vec_c_out_10_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_11_T = mul(vec_a[0], vec_b[11]) @[systolic_base.scala 548:33]
    node _vec_c_out_11_T_1 = add(_vec_c_out_11_T, vec_c_in[11]) @[systolic_base.scala 548:42]
    node _vec_c_out_11_T_2 = tail(_vec_c_out_11_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[11] <= _vec_c_out_11_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_12_T = mul(vec_a[0], vec_b[12]) @[systolic_base.scala 548:33]
    node _vec_c_out_12_T_1 = add(_vec_c_out_12_T, vec_c_in[12]) @[systolic_base.scala 548:42]
    node _vec_c_out_12_T_2 = tail(_vec_c_out_12_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[12] <= _vec_c_out_12_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_13_T = mul(vec_a[0], vec_b[13]) @[systolic_base.scala 548:33]
    node _vec_c_out_13_T_1 = add(_vec_c_out_13_T, vec_c_in[13]) @[systolic_base.scala 548:42]
    node _vec_c_out_13_T_2 = tail(_vec_c_out_13_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[13] <= _vec_c_out_13_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_14_T = mul(vec_a[0], vec_b[14]) @[systolic_base.scala 548:33]
    node _vec_c_out_14_T_1 = add(_vec_c_out_14_T, vec_c_in[14]) @[systolic_base.scala 548:42]
    node _vec_c_out_14_T_2 = tail(_vec_c_out_14_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[14] <= _vec_c_out_14_T_2 @[systolic_base.scala 548:23]
    node _vec_c_out_15_T = mul(vec_a[0], vec_b[15]) @[systolic_base.scala 548:33]
    node _vec_c_out_15_T_1 = add(_vec_c_out_15_T, vec_c_in[15]) @[systolic_base.scala 548:42]
    node _vec_c_out_15_T_2 = tail(_vec_c_out_15_T_1, 1) @[systolic_base.scala 548:42]
    vec_c_out[15] <= _vec_c_out_15_T_2 @[systolic_base.scala 548:23]
    node io_out_c_lo_lo_lo = cat(vec_c_out[1], vec_c_out[0]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo_hi = cat(vec_c_out[3], vec_c_out[2]) @[systolic_base.scala 551:25]
    node io_out_c_lo_lo = cat(io_out_c_lo_lo_hi, io_out_c_lo_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_lo = cat(vec_c_out[5], vec_c_out[4]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi_hi = cat(vec_c_out[7], vec_c_out[6]) @[systolic_base.scala 551:25]
    node io_out_c_lo_hi = cat(io_out_c_lo_hi_hi, io_out_c_lo_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_lo = cat(io_out_c_lo_hi, io_out_c_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_lo = cat(vec_c_out[9], vec_c_out[8]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo_hi = cat(vec_c_out[11], vec_c_out[10]) @[systolic_base.scala 551:25]
    node io_out_c_hi_lo = cat(io_out_c_hi_lo_hi, io_out_c_hi_lo_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_lo = cat(vec_c_out[13], vec_c_out[12]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi_hi = cat(vec_c_out[15], vec_c_out[14]) @[systolic_base.scala 551:25]
    node io_out_c_hi_hi = cat(io_out_c_hi_hi_hi, io_out_c_hi_hi_lo) @[systolic_base.scala 551:25]
    node io_out_c_hi = cat(io_out_c_hi_hi, io_out_c_hi_lo) @[systolic_base.scala 551:25]
    node _io_out_c_T = cat(io_out_c_hi, io_out_c_lo) @[systolic_base.scala 551:25]
    io.out_c <= _io_out_c_T @[systolic_base.scala 551:12]
    
  module WSPE_63 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_stage_cycle : UInt<10>, out_stage_cycle : UInt<10>, flip in_a : {valid : UInt<1>, bits : UInt<16>}, flip in_b : {valid : UInt<1>, bits : UInt<256>}, flip in_c : {valid : UInt<1>, bits : UInt<256>}, out_c : {valid : UInt<1>, bits : UInt<256>}, out_a : {valid : UInt<1>, bits : UInt<16>}, out_b : {valid : UInt<1>, bits : UInt<256>}}
    
    reg stage_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h01"))) @[systolic_base.scala 19:28]
    wire _reg_b_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 20:35]
    _reg_b_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 20:35]
    _reg_b_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 20:35]
    reg reg_b : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_b_WIRE)) @[systolic_base.scala 20:22]
    wire _reg_c_WIRE : {valid : UInt<1>, bits : UInt<256>} @[systolic_base.scala 21:35]
    _reg_c_WIRE.bits <= UInt<256>("h00") @[systolic_base.scala 21:35]
    _reg_c_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 21:35]
    reg reg_c : {valid : UInt<1>, bits : UInt<256>}, clock with : (reset => (reset, _reg_c_WIRE)) @[systolic_base.scala 21:22]
    inst ComputeCell of ComputeCell_63 @[systolic_base.scala 22:18]
    ComputeCell.clock <= clock
    ComputeCell.reset <= reset
    wire _trans_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 23:37]
    _trans_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 23:37]
    _trans_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 23:37]
    reg trans_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _trans_a_WIRE)) @[systolic_base.scala 23:24]
    wire _stat_a_WIRE : {valid : UInt<1>, bits : UInt<16>} @[systolic_base.scala 24:36]
    _stat_a_WIRE.bits <= UInt<16>("h00") @[systolic_base.scala 24:36]
    _stat_a_WIRE.valid <= UInt<1>("h00") @[systolic_base.scala 24:36]
    reg stat_a : {valid : UInt<1>, bits : UInt<16>}, clock with : (reset => (reset, _stat_a_WIRE)) @[systolic_base.scala 24:23]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 25:27]
    reg input_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_base.scala 26:28]
    reg input_a_valid : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[systolic_base.scala 27:30]
    input_a_valid <= io.in_a.valid @[systolic_base.scala 28:17]
    node _exec_cycle_T = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_base.scala 29:29]
    node _exec_cycle_T_2 = eq(_exec_cycle_T_1, stage_cycle) @[systolic_base.scala 29:45]
    node _exec_cycle_T_3 = add(exec_cycle, io.in_b.valid) @[systolic_base.scala 29:76]
    node _exec_cycle_T_4 = tail(_exec_cycle_T_3, 1) @[systolic_base.scala 29:76]
    node _exec_cycle_T_5 = mux(_exec_cycle_T_2, UInt<1>("h00"), _exec_cycle_T_4) @[systolic_base.scala 29:18]
    exec_cycle <= _exec_cycle_T_5 @[systolic_base.scala 29:13]
    node _T = lt(input_cycle, UInt<1>("h01")) @[systolic_base.scala 33:20]
    node _T_1 = and(_T, io.in_a.valid) @[systolic_base.scala 33:38]
    when _T_1 : @[systolic_base.scala 33:55]
      trans_a.bits <= io.in_a.bits @[systolic_base.scala 34:18]
      trans_a.valid <= io.in_a.valid @[systolic_base.scala 35:19]
      skip @[systolic_base.scala 33:55]
    when io.in_a.valid : @[systolic_base.scala 38:22]
      node _input_cycle_T = eq(input_cycle, UInt<3>("h07")) @[systolic_base.scala 39:35]
      node _input_cycle_T_1 = add(input_cycle, UInt<1>("h01")) @[systolic_base.scala 39:69]
      node _input_cycle_T_2 = tail(_input_cycle_T_1, 1) @[systolic_base.scala 39:69]
      node _input_cycle_T_3 = mux(_input_cycle_T, UInt<1>("h00"), _input_cycle_T_2) @[systolic_base.scala 39:23]
      input_cycle <= _input_cycle_T_3 @[systolic_base.scala 39:17]
      skip @[systolic_base.scala 38:22]
    node _T_2 = eq(exec_cycle, UInt<1>("h00")) @[systolic_base.scala 41:18]
    when _T_2 : @[systolic_base.scala 41:25]
      stat_a.bits <= trans_a.bits @[systolic_base.scala 42:12]
      stat_a.valid <= trans_a.valid @[systolic_base.scala 42:12]
      skip @[systolic_base.scala 41:25]
    ComputeCell.io.in_a <= stat_a.bits @[systolic_base.scala 45:11]
    ComputeCell.io.in_b <= reg_b.bits @[systolic_base.scala 46:11]
    reg_b.bits <= io.in_b.bits @[systolic_base.scala 47:9]
    reg_b.valid <= io.in_b.valid @[systolic_base.scala 47:9]
    reg_c.bits <= io.in_c.bits @[systolic_base.scala 48:9]
    reg_c.valid <= io.in_c.valid @[systolic_base.scala 48:9]
    io.out_c.bits <= ComputeCell.io.out_c @[systolic_base.scala 49:17]
    node _io_out_c_valid_T = and(reg_c.valid, reg_b.valid) @[systolic_base.scala 50:33]
    io.out_c.valid <= _io_out_c_valid_T @[systolic_base.scala 50:18]
    ComputeCell.io.in_c <= reg_c.bits @[systolic_base.scala 51:11]
    io.out_b.bits <= reg_b.bits @[systolic_base.scala 52:11]
    io.out_b.valid <= reg_b.valid @[systolic_base.scala 52:11]
    io.out_a.bits <= trans_a.bits @[systolic_base.scala 53:17]
    io.out_a.valid <= input_a_valid @[systolic_base.scala 54:18]
    stage_cycle <= io.in_stage_cycle @[systolic_base.scala 55:15]
    io.out_stage_cycle <= stage_cycle @[systolic_base.scala 56:22]
    
  module WSSystolic_Test : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : {flip ready : UInt<1>, valid : UInt<1>, bits : {funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}}, flip a_in : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<16>[8]}, flip b_in : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>[8]}, c_out : {valid : UInt<1>, bits : UInt<256>[8]}}
    
    reg total_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h03e8"))) @[systolic_test.scala 14:28]
    reg exec_cycle : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[systolic_test.scala 15:27]
    wire _exec_fin_WIRE : UInt<1>[9] @[systolic_test.scala 16:33]
    _exec_fin_WIRE[0] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[1] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[2] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[3] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[4] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[5] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[6] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[7] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    _exec_fin_WIRE[8] <= UInt<1>("h00") @[systolic_test.scala 16:33]
    reg exec_fin : UInt<1>[9], clock with : (reset => (reset, _exec_fin_WIRE)) @[systolic_test.scala 16:25]
    inst InstDispatcher of InstDispatcher @[systolic_test.scala 17:19]
    InstDispatcher.clock <= clock
    InstDispatcher.reset <= reset
    inst a_input of WSSysIn_Kernel @[systolic_test.scala 18:23]
    a_input.clock <= clock
    a_input.reset <= reset
    inst b_input of WSSysIn_Input @[systolic_test.scala 19:23]
    b_input.clock <= clock
    b_input.reset <= reset
    inst c_output of Update_Result @[systolic_test.scala 20:24]
    c_output.clock <= clock
    c_output.reset <= reset
    node _total_cycle_T = mul(InstDispatcher.io.config.ks, InstDispatcher.io.config.ks) @[systolic_test.scala 24:32]
    node _total_cycle_T_1 = mul(_total_cycle_T, InstDispatcher.io.config.out_w) @[systolic_test.scala 24:48]
    node _total_cycle_T_2 = add(_total_cycle_T_1, UInt<4>("h08")) @[systolic_test.scala 24:67]
    node _total_cycle_T_3 = tail(_total_cycle_T_2, 1) @[systolic_test.scala 24:67]
    total_cycle <= _total_cycle_T_3 @[systolic_test.scala 24:15]
    InstDispatcher.io.inst.bits.opcode <= io.inst.bits.opcode @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.rd <= io.inst.bits.rd @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.xs2 <= io.inst.bits.xs2 @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.xs1 <= io.inst.bits.xs1 @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.xd <= io.inst.bits.xd @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.rs1 <= io.inst.bits.rs1 @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.rs2 <= io.inst.bits.rs2 @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.bits.funct <= io.inst.bits.funct @[systolic_test.scala 25:12]
    InstDispatcher.io.inst.valid <= io.inst.valid @[systolic_test.scala 25:12]
    io.inst.ready <= InstDispatcher.io.inst.ready @[systolic_test.scala 25:12]
    a_input.io.in_inst.bits.id <= InstDispatcher.io.wr_filter.bits.id @[systolic_test.scala 28:22]
    a_input.io.in_inst.valid <= InstDispatcher.io.wr_filter.valid @[systolic_test.scala 28:22]
    InstDispatcher.io.wr_filter.ready <= a_input.io.in_inst.ready @[systolic_test.scala 28:22]
    a_input.io.out_inst.bits.id <= InstDispatcher.io.conv_exec.bits.filter_id @[systolic_test.scala 29:31]
    a_input.io.out_inst.valid <= InstDispatcher.io.conv_exec.valid @[systolic_test.scala 30:29]
    b_input.io.in_inst.bits.id <= InstDispatcher.io.wr_input.bits.id @[systolic_test.scala 31:22]
    b_input.io.in_inst.valid <= InstDispatcher.io.wr_input.valid @[systolic_test.scala 31:22]
    InstDispatcher.io.wr_input.ready <= b_input.io.in_inst.ready @[systolic_test.scala 31:22]
    b_input.io.out_inst.bits.id <= InstDispatcher.io.conv_exec.bits.input_id @[systolic_test.scala 32:31]
    b_input.io.out_inst.valid <= InstDispatcher.io.conv_exec.valid @[systolic_test.scala 33:29]
    c_output.io.in_inst.bits.id <= InstDispatcher.io.conv_exec.bits.output_id @[systolic_test.scala 34:31]
    c_output.io.in_inst.valid <= InstDispatcher.io.conv_exec.valid @[systolic_test.scala 35:29]
    c_output.io.out_inst.bits.id <= InstDispatcher.io.rd_output.bits.id @[systolic_test.scala 36:24]
    c_output.io.out_inst.valid <= InstDispatcher.io.rd_output.valid @[systolic_test.scala 36:24]
    InstDispatcher.io.rd_output.ready <= c_output.io.out_inst.ready @[systolic_test.scala 36:24]
    a_input.io.config.stride <= InstDispatcher.io.config.stride @[systolic_test.scala 37:20]
    a_input.io.config.out_w <= InstDispatcher.io.config.out_w @[systolic_test.scala 37:20]
    a_input.io.config.ks <= InstDispatcher.io.config.ks @[systolic_test.scala 37:20]
    a_input.io.config.in_w <= InstDispatcher.io.config.in_w @[systolic_test.scala 37:20]
    b_input.io.config.stride <= InstDispatcher.io.config.stride @[systolic_test.scala 38:20]
    b_input.io.config.out_w <= InstDispatcher.io.config.out_w @[systolic_test.scala 38:20]
    b_input.io.config.ks <= InstDispatcher.io.config.ks @[systolic_test.scala 38:20]
    b_input.io.config.in_w <= InstDispatcher.io.config.in_w @[systolic_test.scala 38:20]
    c_output.io.config.stride <= InstDispatcher.io.config.stride @[systolic_test.scala 39:21]
    c_output.io.config.out_w <= InstDispatcher.io.config.out_w @[systolic_test.scala 39:21]
    c_output.io.config.ks <= InstDispatcher.io.config.ks @[systolic_test.scala 39:21]
    c_output.io.config.in_w <= InstDispatcher.io.config.in_w @[systolic_test.scala 39:21]
    io.a_in.ready <= a_input.io.data_in.ready @[systolic_test.scala 43:17]
    io.b_in.ready <= b_input.io.data_in.ready @[systolic_test.scala 44:17]
    a_input.io.data_in.valid <= io.a_in.valid @[systolic_test.scala 45:28]
    b_input.io.data_in.valid <= io.b_in.valid @[systolic_test.scala 46:28]
    io.c_out.valid <= c_output.io.data_out.valid @[systolic_test.scala 47:18]
    a_input.io.data_in.bits[0].bits <= io.a_in.bits[0] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[0].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[1].bits <= io.a_in.bits[1] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[1].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[2].bits <= io.a_in.bits[2] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[2].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[3].bits <= io.a_in.bits[3] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[3].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[4].bits <= io.a_in.bits[4] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[4].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[5].bits <= io.a_in.bits[5] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[5].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[6].bits <= io.a_in.bits[6] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[6].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    a_input.io.data_in.bits[7].bits <= io.a_in.bits[7] @[systolic_test.scala 49:37]
    a_input.io.data_in.bits[7].valid <= io.a_in.valid @[systolic_test.scala 50:38]
    b_input.io.data_in.bits[0].bits <= io.b_in.bits[0] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[0].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[1].bits <= io.b_in.bits[1] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[1].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[2].bits <= io.b_in.bits[2] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[2].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[3].bits <= io.b_in.bits[3] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[3].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[4].bits <= io.b_in.bits[4] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[4].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[5].bits <= io.b_in.bits[5] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[5].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[6].bits <= io.b_in.bits[6] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[6].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    b_input.io.data_in.bits[7].bits <= io.b_in.bits[7] @[systolic_test.scala 53:37]
    b_input.io.data_in.bits[7].valid <= io.b_in.valid @[systolic_test.scala 54:38]
    io.c_out.bits[0] <= c_output.io.data_out.bits[0] @[systolic_test.scala 56:11]
    io.c_out.bits[1] <= c_output.io.data_out.bits[1] @[systolic_test.scala 56:11]
    io.c_out.bits[2] <= c_output.io.data_out.bits[2] @[systolic_test.scala 56:11]
    io.c_out.bits[3] <= c_output.io.data_out.bits[3] @[systolic_test.scala 56:11]
    io.c_out.bits[4] <= c_output.io.data_out.bits[4] @[systolic_test.scala 56:11]
    io.c_out.bits[5] <= c_output.io.data_out.bits[5] @[systolic_test.scala 56:11]
    io.c_out.bits[6] <= c_output.io.data_out.bits[6] @[systolic_test.scala 56:11]
    io.c_out.bits[7] <= c_output.io.data_out.bits[7] @[systolic_test.scala 56:11]
    io.c_out.valid <= c_output.io.data_out.valid @[systolic_test.scala 56:11]
    node _exec_fin_0_T = sub(total_cycle, UInt<1>("h01")) @[systolic_test.scala 62:42]
    node _exec_fin_0_T_1 = tail(_exec_fin_0_T, 1) @[systolic_test.scala 62:42]
    node _exec_fin_0_T_2 = eq(exec_cycle, _exec_fin_0_T_1) @[systolic_test.scala 62:28]
    exec_fin[0] <= _exec_fin_0_T_2 @[systolic_test.scala 62:14]
    exec_fin[1] <= exec_fin[0] @[systolic_test.scala 64:17]
    exec_fin[2] <= exec_fin[1] @[systolic_test.scala 64:17]
    exec_fin[3] <= exec_fin[2] @[systolic_test.scala 64:17]
    exec_fin[4] <= exec_fin[3] @[systolic_test.scala 64:17]
    exec_fin[5] <= exec_fin[4] @[systolic_test.scala 64:17]
    exec_fin[6] <= exec_fin[5] @[systolic_test.scala 64:17]
    exec_fin[7] <= exec_fin[6] @[systolic_test.scala 64:17]
    node _exec_cycle_T = add(exec_cycle, InstDispatcher.io.conv_exec.valid) @[systolic_test.scala 66:29]
    node _exec_cycle_T_1 = tail(_exec_cycle_T, 1) @[systolic_test.scala 66:29]
    node _exec_cycle_T_2 = rem(_exec_cycle_T_1, total_cycle) @[systolic_test.scala 66:51]
    exec_cycle <= _exec_cycle_T_2 @[systolic_test.scala 66:14]
    InstDispatcher.io.conv_exec.ready <= exec_fin[7] @[systolic_test.scala 67:23]
    node _a_input_io_data_out_ready_T = rem(exec_cycle, InstDispatcher.io.config.out_w) @[systolic_test.scala 68:41]
    node _a_input_io_data_out_ready_T_1 = lt(_a_input_io_data_out_ready_T, UInt<4>("h08")) @[systolic_test.scala 68:59]
    node _a_input_io_data_out_ready_T_2 = sub(total_cycle, UInt<4>("h08")) @[systolic_test.scala 68:107]
    node _a_input_io_data_out_ready_T_3 = tail(_a_input_io_data_out_ready_T_2, 1) @[systolic_test.scala 68:107]
    node _a_input_io_data_out_ready_T_4 = lt(exec_cycle, _a_input_io_data_out_ready_T_3) @[systolic_test.scala 68:93]
    node _a_input_io_data_out_ready_T_5 = and(_a_input_io_data_out_ready_T_1, _a_input_io_data_out_ready_T_4) @[systolic_test.scala 68:79]
    a_input.io.data_out.ready <= _a_input_io_data_out_ready_T_5 @[systolic_test.scala 68:28]
    node _b_input_io_data_out_ready_T = geq(exec_cycle, UInt<4>("h08")) @[systolic_test.scala 70:42]
    b_input.io.data_out.ready <= _b_input_io_data_out_ready_T @[systolic_test.scala 70:28]
    inst WSPE of WSPE @[systolic_test.scala 75:13]
    WSPE.clock <= clock
    WSPE.reset <= reset
    inst WSPE_1 of WSPE_1 @[systolic_test.scala 75:13]
    WSPE_1.clock <= clock
    WSPE_1.reset <= reset
    inst WSPE_2 of WSPE_2 @[systolic_test.scala 75:13]
    WSPE_2.clock <= clock
    WSPE_2.reset <= reset
    inst WSPE_3 of WSPE_3 @[systolic_test.scala 75:13]
    WSPE_3.clock <= clock
    WSPE_3.reset <= reset
    inst WSPE_4 of WSPE_4 @[systolic_test.scala 75:13]
    WSPE_4.clock <= clock
    WSPE_4.reset <= reset
    inst WSPE_5 of WSPE_5 @[systolic_test.scala 75:13]
    WSPE_5.clock <= clock
    WSPE_5.reset <= reset
    inst WSPE_6 of WSPE_6 @[systolic_test.scala 75:13]
    WSPE_6.clock <= clock
    WSPE_6.reset <= reset
    inst WSPE_7 of WSPE_7 @[systolic_test.scala 75:13]
    WSPE_7.clock <= clock
    WSPE_7.reset <= reset
    inst WSPE_8 of WSPE_8 @[systolic_test.scala 75:13]
    WSPE_8.clock <= clock
    WSPE_8.reset <= reset
    inst WSPE_9 of WSPE_9 @[systolic_test.scala 75:13]
    WSPE_9.clock <= clock
    WSPE_9.reset <= reset
    inst WSPE_10 of WSPE_10 @[systolic_test.scala 75:13]
    WSPE_10.clock <= clock
    WSPE_10.reset <= reset
    inst WSPE_11 of WSPE_11 @[systolic_test.scala 75:13]
    WSPE_11.clock <= clock
    WSPE_11.reset <= reset
    inst WSPE_12 of WSPE_12 @[systolic_test.scala 75:13]
    WSPE_12.clock <= clock
    WSPE_12.reset <= reset
    inst WSPE_13 of WSPE_13 @[systolic_test.scala 75:13]
    WSPE_13.clock <= clock
    WSPE_13.reset <= reset
    inst WSPE_14 of WSPE_14 @[systolic_test.scala 75:13]
    WSPE_14.clock <= clock
    WSPE_14.reset <= reset
    inst WSPE_15 of WSPE_15 @[systolic_test.scala 75:13]
    WSPE_15.clock <= clock
    WSPE_15.reset <= reset
    inst WSPE_16 of WSPE_16 @[systolic_test.scala 75:13]
    WSPE_16.clock <= clock
    WSPE_16.reset <= reset
    inst WSPE_17 of WSPE_17 @[systolic_test.scala 75:13]
    WSPE_17.clock <= clock
    WSPE_17.reset <= reset
    inst WSPE_18 of WSPE_18 @[systolic_test.scala 75:13]
    WSPE_18.clock <= clock
    WSPE_18.reset <= reset
    inst WSPE_19 of WSPE_19 @[systolic_test.scala 75:13]
    WSPE_19.clock <= clock
    WSPE_19.reset <= reset
    inst WSPE_20 of WSPE_20 @[systolic_test.scala 75:13]
    WSPE_20.clock <= clock
    WSPE_20.reset <= reset
    inst WSPE_21 of WSPE_21 @[systolic_test.scala 75:13]
    WSPE_21.clock <= clock
    WSPE_21.reset <= reset
    inst WSPE_22 of WSPE_22 @[systolic_test.scala 75:13]
    WSPE_22.clock <= clock
    WSPE_22.reset <= reset
    inst WSPE_23 of WSPE_23 @[systolic_test.scala 75:13]
    WSPE_23.clock <= clock
    WSPE_23.reset <= reset
    inst WSPE_24 of WSPE_24 @[systolic_test.scala 75:13]
    WSPE_24.clock <= clock
    WSPE_24.reset <= reset
    inst WSPE_25 of WSPE_25 @[systolic_test.scala 75:13]
    WSPE_25.clock <= clock
    WSPE_25.reset <= reset
    inst WSPE_26 of WSPE_26 @[systolic_test.scala 75:13]
    WSPE_26.clock <= clock
    WSPE_26.reset <= reset
    inst WSPE_27 of WSPE_27 @[systolic_test.scala 75:13]
    WSPE_27.clock <= clock
    WSPE_27.reset <= reset
    inst WSPE_28 of WSPE_28 @[systolic_test.scala 75:13]
    WSPE_28.clock <= clock
    WSPE_28.reset <= reset
    inst WSPE_29 of WSPE_29 @[systolic_test.scala 75:13]
    WSPE_29.clock <= clock
    WSPE_29.reset <= reset
    inst WSPE_30 of WSPE_30 @[systolic_test.scala 75:13]
    WSPE_30.clock <= clock
    WSPE_30.reset <= reset
    inst WSPE_31 of WSPE_31 @[systolic_test.scala 75:13]
    WSPE_31.clock <= clock
    WSPE_31.reset <= reset
    inst WSPE_32 of WSPE_32 @[systolic_test.scala 75:13]
    WSPE_32.clock <= clock
    WSPE_32.reset <= reset
    inst WSPE_33 of WSPE_33 @[systolic_test.scala 75:13]
    WSPE_33.clock <= clock
    WSPE_33.reset <= reset
    inst WSPE_34 of WSPE_34 @[systolic_test.scala 75:13]
    WSPE_34.clock <= clock
    WSPE_34.reset <= reset
    inst WSPE_35 of WSPE_35 @[systolic_test.scala 75:13]
    WSPE_35.clock <= clock
    WSPE_35.reset <= reset
    inst WSPE_36 of WSPE_36 @[systolic_test.scala 75:13]
    WSPE_36.clock <= clock
    WSPE_36.reset <= reset
    inst WSPE_37 of WSPE_37 @[systolic_test.scala 75:13]
    WSPE_37.clock <= clock
    WSPE_37.reset <= reset
    inst WSPE_38 of WSPE_38 @[systolic_test.scala 75:13]
    WSPE_38.clock <= clock
    WSPE_38.reset <= reset
    inst WSPE_39 of WSPE_39 @[systolic_test.scala 75:13]
    WSPE_39.clock <= clock
    WSPE_39.reset <= reset
    inst WSPE_40 of WSPE_40 @[systolic_test.scala 75:13]
    WSPE_40.clock <= clock
    WSPE_40.reset <= reset
    inst WSPE_41 of WSPE_41 @[systolic_test.scala 75:13]
    WSPE_41.clock <= clock
    WSPE_41.reset <= reset
    inst WSPE_42 of WSPE_42 @[systolic_test.scala 75:13]
    WSPE_42.clock <= clock
    WSPE_42.reset <= reset
    inst WSPE_43 of WSPE_43 @[systolic_test.scala 75:13]
    WSPE_43.clock <= clock
    WSPE_43.reset <= reset
    inst WSPE_44 of WSPE_44 @[systolic_test.scala 75:13]
    WSPE_44.clock <= clock
    WSPE_44.reset <= reset
    inst WSPE_45 of WSPE_45 @[systolic_test.scala 75:13]
    WSPE_45.clock <= clock
    WSPE_45.reset <= reset
    inst WSPE_46 of WSPE_46 @[systolic_test.scala 75:13]
    WSPE_46.clock <= clock
    WSPE_46.reset <= reset
    inst WSPE_47 of WSPE_47 @[systolic_test.scala 75:13]
    WSPE_47.clock <= clock
    WSPE_47.reset <= reset
    inst WSPE_48 of WSPE_48 @[systolic_test.scala 75:13]
    WSPE_48.clock <= clock
    WSPE_48.reset <= reset
    inst WSPE_49 of WSPE_49 @[systolic_test.scala 75:13]
    WSPE_49.clock <= clock
    WSPE_49.reset <= reset
    inst WSPE_50 of WSPE_50 @[systolic_test.scala 75:13]
    WSPE_50.clock <= clock
    WSPE_50.reset <= reset
    inst WSPE_51 of WSPE_51 @[systolic_test.scala 75:13]
    WSPE_51.clock <= clock
    WSPE_51.reset <= reset
    inst WSPE_52 of WSPE_52 @[systolic_test.scala 75:13]
    WSPE_52.clock <= clock
    WSPE_52.reset <= reset
    inst WSPE_53 of WSPE_53 @[systolic_test.scala 75:13]
    WSPE_53.clock <= clock
    WSPE_53.reset <= reset
    inst WSPE_54 of WSPE_54 @[systolic_test.scala 75:13]
    WSPE_54.clock <= clock
    WSPE_54.reset <= reset
    inst WSPE_55 of WSPE_55 @[systolic_test.scala 75:13]
    WSPE_55.clock <= clock
    WSPE_55.reset <= reset
    inst WSPE_56 of WSPE_56 @[systolic_test.scala 75:13]
    WSPE_56.clock <= clock
    WSPE_56.reset <= reset
    inst WSPE_57 of WSPE_57 @[systolic_test.scala 75:13]
    WSPE_57.clock <= clock
    WSPE_57.reset <= reset
    inst WSPE_58 of WSPE_58 @[systolic_test.scala 75:13]
    WSPE_58.clock <= clock
    WSPE_58.reset <= reset
    inst WSPE_59 of WSPE_59 @[systolic_test.scala 75:13]
    WSPE_59.clock <= clock
    WSPE_59.reset <= reset
    inst WSPE_60 of WSPE_60 @[systolic_test.scala 75:13]
    WSPE_60.clock <= clock
    WSPE_60.reset <= reset
    inst WSPE_61 of WSPE_61 @[systolic_test.scala 75:13]
    WSPE_61.clock <= clock
    WSPE_61.reset <= reset
    inst WSPE_62 of WSPE_62 @[systolic_test.scala 75:13]
    WSPE_62.clock <= clock
    WSPE_62.reset <= reset
    inst WSPE_63 of WSPE_63 @[systolic_test.scala 75:13]
    WSPE_63.clock <= clock
    WSPE_63.reset <= reset
    WSPE_1.io.in_a.bits <= WSPE.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_1.io.in_a.valid <= WSPE.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_1.io.in_c.bits <= WSPE.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_1.io.in_c.valid <= WSPE.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_1.io.in_stage_cycle <= WSPE.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_2.io.in_a.bits <= WSPE_1.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_2.io.in_a.valid <= WSPE_1.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_2.io.in_c.bits <= WSPE_1.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_2.io.in_c.valid <= WSPE_1.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_2.io.in_stage_cycle <= WSPE_1.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_3.io.in_a.bits <= WSPE_2.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_3.io.in_a.valid <= WSPE_2.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_3.io.in_c.bits <= WSPE_2.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_3.io.in_c.valid <= WSPE_2.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_3.io.in_stage_cycle <= WSPE_2.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_4.io.in_a.bits <= WSPE_3.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_4.io.in_a.valid <= WSPE_3.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_4.io.in_c.bits <= WSPE_3.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_4.io.in_c.valid <= WSPE_3.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_4.io.in_stage_cycle <= WSPE_3.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_5.io.in_a.bits <= WSPE_4.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_5.io.in_a.valid <= WSPE_4.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_5.io.in_c.bits <= WSPE_4.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_5.io.in_c.valid <= WSPE_4.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_5.io.in_stage_cycle <= WSPE_4.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_6.io.in_a.bits <= WSPE_5.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_6.io.in_a.valid <= WSPE_5.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_6.io.in_c.bits <= WSPE_5.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_6.io.in_c.valid <= WSPE_5.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_6.io.in_stage_cycle <= WSPE_5.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_7.io.in_a.bits <= WSPE_6.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_7.io.in_a.valid <= WSPE_6.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_7.io.in_c.bits <= WSPE_6.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_7.io.in_c.valid <= WSPE_6.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_7.io.in_stage_cycle <= WSPE_6.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_9.io.in_a.bits <= WSPE_8.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_9.io.in_a.valid <= WSPE_8.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_9.io.in_c.bits <= WSPE_8.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_9.io.in_c.valid <= WSPE_8.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_9.io.in_stage_cycle <= WSPE_8.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_10.io.in_a.bits <= WSPE_9.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_10.io.in_a.valid <= WSPE_9.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_10.io.in_c.bits <= WSPE_9.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_10.io.in_c.valid <= WSPE_9.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_10.io.in_stage_cycle <= WSPE_9.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_11.io.in_a.bits <= WSPE_10.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_11.io.in_a.valid <= WSPE_10.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_11.io.in_c.bits <= WSPE_10.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_11.io.in_c.valid <= WSPE_10.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_11.io.in_stage_cycle <= WSPE_10.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_12.io.in_a.bits <= WSPE_11.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_12.io.in_a.valid <= WSPE_11.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_12.io.in_c.bits <= WSPE_11.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_12.io.in_c.valid <= WSPE_11.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_12.io.in_stage_cycle <= WSPE_11.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_13.io.in_a.bits <= WSPE_12.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_13.io.in_a.valid <= WSPE_12.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_13.io.in_c.bits <= WSPE_12.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_13.io.in_c.valid <= WSPE_12.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_13.io.in_stage_cycle <= WSPE_12.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_14.io.in_a.bits <= WSPE_13.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_14.io.in_a.valid <= WSPE_13.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_14.io.in_c.bits <= WSPE_13.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_14.io.in_c.valid <= WSPE_13.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_14.io.in_stage_cycle <= WSPE_13.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_15.io.in_a.bits <= WSPE_14.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_15.io.in_a.valid <= WSPE_14.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_15.io.in_c.bits <= WSPE_14.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_15.io.in_c.valid <= WSPE_14.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_15.io.in_stage_cycle <= WSPE_14.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_17.io.in_a.bits <= WSPE_16.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_17.io.in_a.valid <= WSPE_16.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_17.io.in_c.bits <= WSPE_16.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_17.io.in_c.valid <= WSPE_16.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_17.io.in_stage_cycle <= WSPE_16.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_18.io.in_a.bits <= WSPE_17.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_18.io.in_a.valid <= WSPE_17.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_18.io.in_c.bits <= WSPE_17.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_18.io.in_c.valid <= WSPE_17.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_18.io.in_stage_cycle <= WSPE_17.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_19.io.in_a.bits <= WSPE_18.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_19.io.in_a.valid <= WSPE_18.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_19.io.in_c.bits <= WSPE_18.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_19.io.in_c.valid <= WSPE_18.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_19.io.in_stage_cycle <= WSPE_18.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_20.io.in_a.bits <= WSPE_19.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_20.io.in_a.valid <= WSPE_19.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_20.io.in_c.bits <= WSPE_19.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_20.io.in_c.valid <= WSPE_19.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_20.io.in_stage_cycle <= WSPE_19.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_21.io.in_a.bits <= WSPE_20.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_21.io.in_a.valid <= WSPE_20.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_21.io.in_c.bits <= WSPE_20.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_21.io.in_c.valid <= WSPE_20.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_21.io.in_stage_cycle <= WSPE_20.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_22.io.in_a.bits <= WSPE_21.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_22.io.in_a.valid <= WSPE_21.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_22.io.in_c.bits <= WSPE_21.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_22.io.in_c.valid <= WSPE_21.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_22.io.in_stage_cycle <= WSPE_21.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_23.io.in_a.bits <= WSPE_22.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_23.io.in_a.valid <= WSPE_22.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_23.io.in_c.bits <= WSPE_22.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_23.io.in_c.valid <= WSPE_22.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_23.io.in_stage_cycle <= WSPE_22.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_25.io.in_a.bits <= WSPE_24.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_25.io.in_a.valid <= WSPE_24.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_25.io.in_c.bits <= WSPE_24.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_25.io.in_c.valid <= WSPE_24.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_25.io.in_stage_cycle <= WSPE_24.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_26.io.in_a.bits <= WSPE_25.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_26.io.in_a.valid <= WSPE_25.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_26.io.in_c.bits <= WSPE_25.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_26.io.in_c.valid <= WSPE_25.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_26.io.in_stage_cycle <= WSPE_25.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_27.io.in_a.bits <= WSPE_26.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_27.io.in_a.valid <= WSPE_26.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_27.io.in_c.bits <= WSPE_26.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_27.io.in_c.valid <= WSPE_26.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_27.io.in_stage_cycle <= WSPE_26.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_28.io.in_a.bits <= WSPE_27.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_28.io.in_a.valid <= WSPE_27.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_28.io.in_c.bits <= WSPE_27.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_28.io.in_c.valid <= WSPE_27.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_28.io.in_stage_cycle <= WSPE_27.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_29.io.in_a.bits <= WSPE_28.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_29.io.in_a.valid <= WSPE_28.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_29.io.in_c.bits <= WSPE_28.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_29.io.in_c.valid <= WSPE_28.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_29.io.in_stage_cycle <= WSPE_28.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_30.io.in_a.bits <= WSPE_29.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_30.io.in_a.valid <= WSPE_29.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_30.io.in_c.bits <= WSPE_29.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_30.io.in_c.valid <= WSPE_29.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_30.io.in_stage_cycle <= WSPE_29.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_31.io.in_a.bits <= WSPE_30.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_31.io.in_a.valid <= WSPE_30.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_31.io.in_c.bits <= WSPE_30.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_31.io.in_c.valid <= WSPE_30.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_31.io.in_stage_cycle <= WSPE_30.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_33.io.in_a.bits <= WSPE_32.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_33.io.in_a.valid <= WSPE_32.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_33.io.in_c.bits <= WSPE_32.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_33.io.in_c.valid <= WSPE_32.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_33.io.in_stage_cycle <= WSPE_32.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_34.io.in_a.bits <= WSPE_33.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_34.io.in_a.valid <= WSPE_33.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_34.io.in_c.bits <= WSPE_33.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_34.io.in_c.valid <= WSPE_33.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_34.io.in_stage_cycle <= WSPE_33.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_35.io.in_a.bits <= WSPE_34.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_35.io.in_a.valid <= WSPE_34.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_35.io.in_c.bits <= WSPE_34.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_35.io.in_c.valid <= WSPE_34.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_35.io.in_stage_cycle <= WSPE_34.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_36.io.in_a.bits <= WSPE_35.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_36.io.in_a.valid <= WSPE_35.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_36.io.in_c.bits <= WSPE_35.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_36.io.in_c.valid <= WSPE_35.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_36.io.in_stage_cycle <= WSPE_35.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_37.io.in_a.bits <= WSPE_36.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_37.io.in_a.valid <= WSPE_36.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_37.io.in_c.bits <= WSPE_36.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_37.io.in_c.valid <= WSPE_36.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_37.io.in_stage_cycle <= WSPE_36.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_38.io.in_a.bits <= WSPE_37.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_38.io.in_a.valid <= WSPE_37.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_38.io.in_c.bits <= WSPE_37.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_38.io.in_c.valid <= WSPE_37.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_38.io.in_stage_cycle <= WSPE_37.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_39.io.in_a.bits <= WSPE_38.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_39.io.in_a.valid <= WSPE_38.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_39.io.in_c.bits <= WSPE_38.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_39.io.in_c.valid <= WSPE_38.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_39.io.in_stage_cycle <= WSPE_38.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_41.io.in_a.bits <= WSPE_40.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_41.io.in_a.valid <= WSPE_40.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_41.io.in_c.bits <= WSPE_40.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_41.io.in_c.valid <= WSPE_40.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_41.io.in_stage_cycle <= WSPE_40.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_42.io.in_a.bits <= WSPE_41.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_42.io.in_a.valid <= WSPE_41.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_42.io.in_c.bits <= WSPE_41.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_42.io.in_c.valid <= WSPE_41.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_42.io.in_stage_cycle <= WSPE_41.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_43.io.in_a.bits <= WSPE_42.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_43.io.in_a.valid <= WSPE_42.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_43.io.in_c.bits <= WSPE_42.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_43.io.in_c.valid <= WSPE_42.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_43.io.in_stage_cycle <= WSPE_42.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_44.io.in_a.bits <= WSPE_43.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_44.io.in_a.valid <= WSPE_43.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_44.io.in_c.bits <= WSPE_43.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_44.io.in_c.valid <= WSPE_43.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_44.io.in_stage_cycle <= WSPE_43.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_45.io.in_a.bits <= WSPE_44.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_45.io.in_a.valid <= WSPE_44.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_45.io.in_c.bits <= WSPE_44.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_45.io.in_c.valid <= WSPE_44.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_45.io.in_stage_cycle <= WSPE_44.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_46.io.in_a.bits <= WSPE_45.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_46.io.in_a.valid <= WSPE_45.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_46.io.in_c.bits <= WSPE_45.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_46.io.in_c.valid <= WSPE_45.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_46.io.in_stage_cycle <= WSPE_45.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_47.io.in_a.bits <= WSPE_46.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_47.io.in_a.valid <= WSPE_46.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_47.io.in_c.bits <= WSPE_46.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_47.io.in_c.valid <= WSPE_46.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_47.io.in_stage_cycle <= WSPE_46.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_49.io.in_a.bits <= WSPE_48.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_49.io.in_a.valid <= WSPE_48.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_49.io.in_c.bits <= WSPE_48.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_49.io.in_c.valid <= WSPE_48.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_49.io.in_stage_cycle <= WSPE_48.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_50.io.in_a.bits <= WSPE_49.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_50.io.in_a.valid <= WSPE_49.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_50.io.in_c.bits <= WSPE_49.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_50.io.in_c.valid <= WSPE_49.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_50.io.in_stage_cycle <= WSPE_49.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_51.io.in_a.bits <= WSPE_50.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_51.io.in_a.valid <= WSPE_50.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_51.io.in_c.bits <= WSPE_50.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_51.io.in_c.valid <= WSPE_50.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_51.io.in_stage_cycle <= WSPE_50.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_52.io.in_a.bits <= WSPE_51.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_52.io.in_a.valid <= WSPE_51.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_52.io.in_c.bits <= WSPE_51.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_52.io.in_c.valid <= WSPE_51.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_52.io.in_stage_cycle <= WSPE_51.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_53.io.in_a.bits <= WSPE_52.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_53.io.in_a.valid <= WSPE_52.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_53.io.in_c.bits <= WSPE_52.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_53.io.in_c.valid <= WSPE_52.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_53.io.in_stage_cycle <= WSPE_52.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_54.io.in_a.bits <= WSPE_53.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_54.io.in_a.valid <= WSPE_53.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_54.io.in_c.bits <= WSPE_53.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_54.io.in_c.valid <= WSPE_53.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_54.io.in_stage_cycle <= WSPE_53.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_55.io.in_a.bits <= WSPE_54.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_55.io.in_a.valid <= WSPE_54.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_55.io.in_c.bits <= WSPE_54.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_55.io.in_c.valid <= WSPE_54.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_55.io.in_stage_cycle <= WSPE_54.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_57.io.in_a.bits <= WSPE_56.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_57.io.in_a.valid <= WSPE_56.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_57.io.in_c.bits <= WSPE_56.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_57.io.in_c.valid <= WSPE_56.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_57.io.in_stage_cycle <= WSPE_56.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_58.io.in_a.bits <= WSPE_57.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_58.io.in_a.valid <= WSPE_57.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_58.io.in_c.bits <= WSPE_57.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_58.io.in_c.valid <= WSPE_57.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_58.io.in_stage_cycle <= WSPE_57.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_59.io.in_a.bits <= WSPE_58.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_59.io.in_a.valid <= WSPE_58.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_59.io.in_c.bits <= WSPE_58.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_59.io.in_c.valid <= WSPE_58.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_59.io.in_stage_cycle <= WSPE_58.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_60.io.in_a.bits <= WSPE_59.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_60.io.in_a.valid <= WSPE_59.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_60.io.in_c.bits <= WSPE_59.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_60.io.in_c.valid <= WSPE_59.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_60.io.in_stage_cycle <= WSPE_59.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_61.io.in_a.bits <= WSPE_60.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_61.io.in_a.valid <= WSPE_60.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_61.io.in_c.bits <= WSPE_60.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_61.io.in_c.valid <= WSPE_60.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_61.io.in_stage_cycle <= WSPE_60.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_62.io.in_a.bits <= WSPE_61.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_62.io.in_a.valid <= WSPE_61.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_62.io.in_c.bits <= WSPE_61.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_62.io.in_c.valid <= WSPE_61.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_62.io.in_stage_cycle <= WSPE_61.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_63.io.in_a.bits <= WSPE_62.io.out_a.bits @[systolic_test.scala 80:22]
    WSPE_63.io.in_a.valid <= WSPE_62.io.out_a.valid @[systolic_test.scala 80:22]
    WSPE_63.io.in_c.bits <= WSPE_62.io.out_c.bits @[systolic_test.scala 81:22]
    WSPE_63.io.in_c.valid <= WSPE_62.io.out_c.valid @[systolic_test.scala 81:22]
    WSPE_63.io.in_stage_cycle <= WSPE_62.io.out_stage_cycle @[systolic_test.scala 82:32]
    WSPE_8.io.in_b.bits <= WSPE.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_8.io.in_b.valid <= WSPE.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_9.io.in_b.bits <= WSPE_1.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_9.io.in_b.valid <= WSPE_1.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_10.io.in_b.bits <= WSPE_2.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_10.io.in_b.valid <= WSPE_2.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_11.io.in_b.bits <= WSPE_3.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_11.io.in_b.valid <= WSPE_3.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_12.io.in_b.bits <= WSPE_4.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_12.io.in_b.valid <= WSPE_4.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_13.io.in_b.bits <= WSPE_5.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_13.io.in_b.valid <= WSPE_5.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_14.io.in_b.bits <= WSPE_6.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_14.io.in_b.valid <= WSPE_6.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_15.io.in_b.bits <= WSPE_7.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_15.io.in_b.valid <= WSPE_7.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_16.io.in_b.bits <= WSPE_8.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_16.io.in_b.valid <= WSPE_8.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_17.io.in_b.bits <= WSPE_9.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_17.io.in_b.valid <= WSPE_9.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_18.io.in_b.bits <= WSPE_10.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_18.io.in_b.valid <= WSPE_10.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_19.io.in_b.bits <= WSPE_11.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_19.io.in_b.valid <= WSPE_11.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_20.io.in_b.bits <= WSPE_12.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_20.io.in_b.valid <= WSPE_12.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_21.io.in_b.bits <= WSPE_13.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_21.io.in_b.valid <= WSPE_13.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_22.io.in_b.bits <= WSPE_14.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_22.io.in_b.valid <= WSPE_14.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_23.io.in_b.bits <= WSPE_15.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_23.io.in_b.valid <= WSPE_15.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_24.io.in_b.bits <= WSPE_16.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_24.io.in_b.valid <= WSPE_16.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_25.io.in_b.bits <= WSPE_17.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_25.io.in_b.valid <= WSPE_17.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_26.io.in_b.bits <= WSPE_18.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_26.io.in_b.valid <= WSPE_18.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_27.io.in_b.bits <= WSPE_19.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_27.io.in_b.valid <= WSPE_19.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_28.io.in_b.bits <= WSPE_20.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_28.io.in_b.valid <= WSPE_20.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_29.io.in_b.bits <= WSPE_21.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_29.io.in_b.valid <= WSPE_21.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_30.io.in_b.bits <= WSPE_22.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_30.io.in_b.valid <= WSPE_22.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_31.io.in_b.bits <= WSPE_23.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_31.io.in_b.valid <= WSPE_23.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_32.io.in_b.bits <= WSPE_24.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_32.io.in_b.valid <= WSPE_24.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_33.io.in_b.bits <= WSPE_25.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_33.io.in_b.valid <= WSPE_25.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_34.io.in_b.bits <= WSPE_26.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_34.io.in_b.valid <= WSPE_26.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_35.io.in_b.bits <= WSPE_27.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_35.io.in_b.valid <= WSPE_27.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_36.io.in_b.bits <= WSPE_28.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_36.io.in_b.valid <= WSPE_28.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_37.io.in_b.bits <= WSPE_29.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_37.io.in_b.valid <= WSPE_29.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_38.io.in_b.bits <= WSPE_30.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_38.io.in_b.valid <= WSPE_30.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_39.io.in_b.bits <= WSPE_31.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_39.io.in_b.valid <= WSPE_31.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_40.io.in_b.bits <= WSPE_32.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_40.io.in_b.valid <= WSPE_32.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_41.io.in_b.bits <= WSPE_33.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_41.io.in_b.valid <= WSPE_33.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_42.io.in_b.bits <= WSPE_34.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_42.io.in_b.valid <= WSPE_34.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_43.io.in_b.bits <= WSPE_35.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_43.io.in_b.valid <= WSPE_35.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_44.io.in_b.bits <= WSPE_36.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_44.io.in_b.valid <= WSPE_36.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_45.io.in_b.bits <= WSPE_37.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_45.io.in_b.valid <= WSPE_37.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_46.io.in_b.bits <= WSPE_38.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_46.io.in_b.valid <= WSPE_38.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_47.io.in_b.bits <= WSPE_39.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_47.io.in_b.valid <= WSPE_39.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_48.io.in_b.bits <= WSPE_40.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_48.io.in_b.valid <= WSPE_40.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_49.io.in_b.bits <= WSPE_41.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_49.io.in_b.valid <= WSPE_41.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_50.io.in_b.bits <= WSPE_42.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_50.io.in_b.valid <= WSPE_42.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_51.io.in_b.bits <= WSPE_43.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_51.io.in_b.valid <= WSPE_43.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_52.io.in_b.bits <= WSPE_44.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_52.io.in_b.valid <= WSPE_44.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_53.io.in_b.bits <= WSPE_45.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_53.io.in_b.valid <= WSPE_45.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_54.io.in_b.bits <= WSPE_46.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_54.io.in_b.valid <= WSPE_46.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_55.io.in_b.bits <= WSPE_47.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_55.io.in_b.valid <= WSPE_47.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_56.io.in_b.bits <= WSPE_48.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_56.io.in_b.valid <= WSPE_48.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_57.io.in_b.bits <= WSPE_49.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_57.io.in_b.valid <= WSPE_49.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_58.io.in_b.bits <= WSPE_50.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_58.io.in_b.valid <= WSPE_50.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_59.io.in_b.bits <= WSPE_51.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_59.io.in_b.valid <= WSPE_51.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_60.io.in_b.bits <= WSPE_52.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_60.io.in_b.valid <= WSPE_52.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_61.io.in_b.bits <= WSPE_53.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_61.io.in_b.valid <= WSPE_53.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_62.io.in_b.bits <= WSPE_54.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_62.io.in_b.valid <= WSPE_54.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE_63.io.in_b.bits <= WSPE_55.io.out_b.bits @[systolic_test.scala 87:22]
    WSPE_63.io.in_b.valid <= WSPE_55.io.out_b.valid @[systolic_test.scala 87:22]
    WSPE.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE.io.in_a.bits <= a_input.io.data_out.bits[0].bits @[systolic_test.scala 94:25]
    WSPE.io.in_a.valid <= a_input.io.data_out.bits[0].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[0].bits <= WSPE_7.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[0].valid <= WSPE_7.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_8.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_8.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_8.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_8.io.in_a.bits <= a_input.io.data_out.bits[1].bits @[systolic_test.scala 94:25]
    WSPE_8.io.in_a.valid <= a_input.io.data_out.bits[1].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[1].bits <= WSPE_15.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[1].valid <= WSPE_15.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_16.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_16.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_16.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_16.io.in_a.bits <= a_input.io.data_out.bits[2].bits @[systolic_test.scala 94:25]
    WSPE_16.io.in_a.valid <= a_input.io.data_out.bits[2].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[2].bits <= WSPE_23.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[2].valid <= WSPE_23.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_24.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_24.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_24.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_24.io.in_a.bits <= a_input.io.data_out.bits[3].bits @[systolic_test.scala 94:25]
    WSPE_24.io.in_a.valid <= a_input.io.data_out.bits[3].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[3].bits <= WSPE_31.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[3].valid <= WSPE_31.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_32.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_32.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_32.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_32.io.in_a.bits <= a_input.io.data_out.bits[4].bits @[systolic_test.scala 94:25]
    WSPE_32.io.in_a.valid <= a_input.io.data_out.bits[4].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[4].bits <= WSPE_39.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[4].valid <= WSPE_39.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_40.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_40.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_40.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_40.io.in_a.bits <= a_input.io.data_out.bits[5].bits @[systolic_test.scala 94:25]
    WSPE_40.io.in_a.valid <= a_input.io.data_out.bits[5].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[5].bits <= WSPE_47.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[5].valid <= WSPE_47.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_48.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_48.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_48.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_48.io.in_a.bits <= a_input.io.data_out.bits[6].bits @[systolic_test.scala 94:25]
    WSPE_48.io.in_a.valid <= a_input.io.data_out.bits[6].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[6].bits <= WSPE_55.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[6].valid <= WSPE_55.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE_56.io.in_stage_cycle <= InstDispatcher.io.config.out_w @[systolic_test.scala 91:30]
    WSPE_56.io.in_c.bits <= UInt<1>("h00") @[systolic_test.scala 92:25]
    WSPE_56.io.in_c.valid <= UInt<1>("h01") @[systolic_test.scala 93:26]
    WSPE_56.io.in_a.bits <= a_input.io.data_out.bits[7].bits @[systolic_test.scala 94:25]
    WSPE_56.io.in_a.valid <= a_input.io.data_out.bits[7].valid @[systolic_test.scala 95:26]
    c_output.io.data_in[7].bits <= WSPE_63.io.out_c.bits @[systolic_test.scala 96:33]
    c_output.io.data_in[7].valid <= WSPE_63.io.out_c.valid @[systolic_test.scala 97:34]
    WSPE.io.in_b.bits <= b_input.io.data_out.bits[0].bits @[systolic_test.scala 100:25]
    WSPE.io.in_b.valid <= b_input.io.data_out.bits[0].valid @[systolic_test.scala 101:26]
    WSPE_1.io.in_b.bits <= b_input.io.data_out.bits[1].bits @[systolic_test.scala 100:25]
    WSPE_1.io.in_b.valid <= b_input.io.data_out.bits[1].valid @[systolic_test.scala 101:26]
    WSPE_2.io.in_b.bits <= b_input.io.data_out.bits[2].bits @[systolic_test.scala 100:25]
    WSPE_2.io.in_b.valid <= b_input.io.data_out.bits[2].valid @[systolic_test.scala 101:26]
    WSPE_3.io.in_b.bits <= b_input.io.data_out.bits[3].bits @[systolic_test.scala 100:25]
    WSPE_3.io.in_b.valid <= b_input.io.data_out.bits[3].valid @[systolic_test.scala 101:26]
    WSPE_4.io.in_b.bits <= b_input.io.data_out.bits[4].bits @[systolic_test.scala 100:25]
    WSPE_4.io.in_b.valid <= b_input.io.data_out.bits[4].valid @[systolic_test.scala 101:26]
    WSPE_5.io.in_b.bits <= b_input.io.data_out.bits[5].bits @[systolic_test.scala 100:25]
    WSPE_5.io.in_b.valid <= b_input.io.data_out.bits[5].valid @[systolic_test.scala 101:26]
    WSPE_6.io.in_b.bits <= b_input.io.data_out.bits[6].bits @[systolic_test.scala 100:25]
    WSPE_6.io.in_b.valid <= b_input.io.data_out.bits[6].valid @[systolic_test.scala 101:26]
    WSPE_7.io.in_b.bits <= b_input.io.data_out.bits[7].bits @[systolic_test.scala 100:25]
    WSPE_7.io.in_b.valid <= b_input.io.data_out.bits[7].valid @[systolic_test.scala 101:26]
    
