{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574406017012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574406017012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:00:16 2019 " "Processing started: Fri Nov 22 16:00:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574406017012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574406017012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_map -c register_map " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_map -c register_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574406017012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574406017467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-beh " "Found design unit 1: UART_TX-beh" {  } { { "UART_TX.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/UART_TX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/UART_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-beh " "Found design unit 1: UART_RX-beh" {  } { { "UART_RX.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/UART_RX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_map-beh " "Found design unit 1: register_map-beh" {  } { { "register_map.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/register_map.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_map " "Found entity 1: register_map" {  } { { "register_map.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/register_map.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tx_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_tx_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_tx_data-beh " "Found design unit 1: load_tx_data-beh" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_tx_data " "Found entity 1: load_tx_data" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_parsing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_parsing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_parsing-beh " "Found design unit 1: data_parsing-beh" {  } { { "data_parsing.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/data_parsing.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_parsing " "Found entity 1: data_parsing" {  } { { "data_parsing.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/data_parsing.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_regi_map.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all_regi_map.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALL_regi_map " "Found entity 1: ALL_regi_map" {  } { { "ALL_regi_map.bdf" "" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574406017857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALL_regi_map " "Elaborating entity \"ALL_regi_map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574406017897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:inst6 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:inst6\"" {  } { { "ALL_regi_map.bdf" "inst6" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 216 1152 1312 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "ALL_regi_map.bdf" "inst" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 224 360 616 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "D:/VHDL/11_10_ex057_register_map/altpll0.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/altpll0.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""}  } { { "altpll0.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/altpll0.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574406017957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_tx_data load_tx_data:inst5 " "Elaborating entity \"load_tx_data\" for hierarchy \"load_tx_data:inst5\"" {  } { { "ALL_regi_map.bdf" "inst5" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 424 1104 1304 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406017957 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_sp load_tx_data.vhd(62) " "VHDL Signal Declaration warning at load_tx_data.vhd(62): used explicit default value for signal \"data_sp\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_a load_tx_data.vhd(63) " "VHDL Signal Declaration warning at load_tx_data.vhd(63): used explicit default value for signal \"data_a\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_d load_tx_data.vhd(64) " "VHDL Signal Declaration warning at load_tx_data.vhd(64): used explicit default value for signal \"data_d\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_0 load_tx_data.vhd(65) " "VHDL Signal Declaration warning at load_tx_data.vhd(65): used explicit default value for signal \"data_0\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_x load_tx_data.vhd(66) " "VHDL Signal Declaration warning at load_tx_data.vhd(66): used explicit default value for signal \"data_x\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_w load_tx_data.vhd(70) " "VHDL Signal Declaration warning at load_tx_data.vhd(70): used explicit default value for signal \"data_w\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_r load_tx_data.vhd(71) " "VHDL Signal Declaration warning at load_tx_data.vhd(71): used explicit default value for signal \"data_r\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_i load_tx_data.vhd(72) " "VHDL Signal Declaration warning at load_tx_data.vhd(72): used explicit default value for signal \"data_i\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017957 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_t load_tx_data.vhd(73) " "VHDL Signal Declaration warning at load_tx_data.vhd(73): used explicit default value for signal \"data_t\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_e load_tx_data.vhd(74) " "VHDL Signal Declaration warning at load_tx_data.vhd(74): used explicit default value for signal \"data_e\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_cr load_tx_data.vhd(76) " "VHDL Signal Declaration warning at load_tx_data.vhd(76): used explicit default value for signal \"data_cr\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_lf load_tx_data.vhd(77) " "VHDL Signal Declaration warning at load_tx_data.vhd(77): used explicit default value for signal \"data_lf\" because signal was never assigned a value" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sp load_tx_data.vhd(133) " "VHDL Process Statement warning at load_tx_data.vhd(133): signal \"data_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_a load_tx_data.vhd(134) " "VHDL Process Statement warning at load_tx_data.vhd(134): signal \"data_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_d load_tx_data.vhd(135) " "VHDL Process Statement warning at load_tx_data.vhd(135): signal \"data_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_d load_tx_data.vhd(136) " "VHDL Process Statement warning at load_tx_data.vhd(136): signal \"data_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sp load_tx_data.vhd(137) " "VHDL Process Statement warning at load_tx_data.vhd(137): signal \"data_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_0 load_tx_data.vhd(138) " "VHDL Process Statement warning at load_tx_data.vhd(138): signal \"data_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_x load_tx_data.vhd(139) " "VHDL Process Statement warning at load_tx_data.vhd(139): signal \"data_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sp load_tx_data.vhd(142) " "VHDL Process Statement warning at load_tx_data.vhd(142): signal \"data_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_d load_tx_data.vhd(143) " "VHDL Process Statement warning at load_tx_data.vhd(143): signal \"data_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_a load_tx_data.vhd(144) " "VHDL Process Statement warning at load_tx_data.vhd(144): signal \"data_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_t load_tx_data.vhd(145) " "VHDL Process Statement warning at load_tx_data.vhd(145): signal \"data_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_a load_tx_data.vhd(146) " "VHDL Process Statement warning at load_tx_data.vhd(146): signal \"data_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sp load_tx_data.vhd(147) " "VHDL Process Statement warning at load_tx_data.vhd(147): signal \"data_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_0 load_tx_data.vhd(148) " "VHDL Process Statement warning at load_tx_data.vhd(148): signal \"data_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_x load_tx_data.vhd(149) " "VHDL Process Statement warning at load_tx_data.vhd(149): signal \"data_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_lf load_tx_data.vhd(152) " "VHDL Process Statement warning at load_tx_data.vhd(152): signal \"data_lf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_cr load_tx_data.vhd(153) " "VHDL Process Statement warning at load_tx_data.vhd(153): signal \"data_cr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_tb1 load_tx_data.vhd(121) " "VHDL Process Statement warning at load_tx_data.vhd(121): inferring latch(es) for signal or variable \"reg_tb1\", which holds its previous value in one or more paths through the process" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574406017967 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[26\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[26\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[25\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[25\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017977 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[22\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[22\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[21\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[21\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[20\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[20\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[19\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[19\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[18\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[18\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[17\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[17\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[16\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[16\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[15\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[15\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017979 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[12\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[12\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[11\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[11\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[10\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[10\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[9\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[9\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[8\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[8\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[7\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[7\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[6\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[6\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[0\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[0\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[1\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[1\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[2\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[2\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[3\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[3\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[4\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[4\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[5\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[5\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[6\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[6\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_tb1\[0\]\[7\] load_tx_data.vhd(121) " "Inferred latch for \"reg_tb1\[0\]\[7\]\" at load_tx_data.vhd(121)" {  } { { "load_tx_data.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/load_tx_data.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574406017987 "|ALL_regi_map|load_tx_data:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_map register_map:inst4 " "Elaborating entity \"register_map\" for hierarchy \"register_map:inst4\"" {  } { { "ALL_regi_map.bdf" "inst4" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 456 768 1024 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406018017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_parsing data_parsing:inst3 " "Elaborating entity \"data_parsing\" for hierarchy \"data_parsing:inst3\"" {  } { { "ALL_regi_map.bdf" "inst3" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 488 520 720 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406018017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:inst2 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:inst2\"" {  } { { "ALL_regi_map.bdf" "inst2" { Schematic "D:/VHDL/11_10_ex057_register_map/ALL_regi_map.bdf" { { 520 280 456 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574406018027 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_TX.vhd" "" { Text "D:/VHDL/11_10_ex057_register_map/UART_TX.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1574406018760 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1574406018760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574406020462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574406020462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "857 " "Implemented 857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574406020587 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574406020587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574406020587 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1574406020587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574406020587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574406020634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:00:20 2019 " "Processing ended: Fri Nov 22 16:00:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574406020634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574406020634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574406020634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574406020634 ""}
