Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 27 21:45:37 2018
| Host         : Drew-GLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Sensor_Project_wrapper_timing_summary_routed.rpt -pb Sensor_Project_wrapper_timing_summary_routed.pb -rpx Sensor_Project_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Sensor_Project_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/clkSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/clkSignal_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar1/pwm_clock_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/radar2/pwm_clock_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: Sensor_Project_i/sensor_readings_0/U0/sensor_readings_v1_0_S00_AXI_inst/uut/uut/clkSignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.140    -1531.412                    130                 3678        0.052        0.000                      0                 3678        4.020        0.000                       0                  1564  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -12.140    -1531.412                    130                 3546        0.052        0.000                      0                 3546        4.020        0.000                       0                  1564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.377        0.000                      0                  132        0.409        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          130  Failing Endpoints,  Worst Slack      -12.140ns,  Total Violation    -1531.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.628ns  (logic 11.370ns (52.570%)  route 10.258ns (47.430%))
  Logic Levels:           24  (CARRY4=15 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.102    21.862    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X35Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.165 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.165    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.715    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__2/CO[3]
                         net (fo=2, routed)           0.779    23.723    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right15_in
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.124    23.847 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.814    24.661    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.472    12.651    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    12.521    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[4]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -24.661    
  -------------------------------------------------------------------
                         slack                                -12.140    

Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.628ns  (logic 11.370ns (52.570%)  route 10.258ns (47.430%))
  Logic Levels:           24  (CARRY4=15 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.102    21.862    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X35Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.165 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.165    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.715    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__2/CO[3]
                         net (fo=2, routed)           0.779    23.723    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right15_in
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.124    23.847 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.814    24.661    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.472    12.651    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    12.521    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[5]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -24.661    
  -------------------------------------------------------------------
                         slack                                -12.140    

Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.628ns  (logic 11.370ns (52.570%)  route 10.258ns (47.430%))
  Logic Levels:           24  (CARRY4=15 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.102    21.862    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X35Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.165 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.165    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.715    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__2/CO[3]
                         net (fo=2, routed)           0.779    23.723    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right15_in
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.124    23.847 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.814    24.661    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.472    12.651    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    12.521    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[6]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -24.661    
  -------------------------------------------------------------------
                         slack                                -12.140    

Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.628ns  (logic 11.370ns (52.570%)  route 10.258ns (47.430%))
  Logic Levels:           24  (CARRY4=15 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.102    21.862    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X35Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.165 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.165    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_i_7_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.715    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__0_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right1_carry__2/CO[3]
                         net (fo=2, routed)           0.779    23.723    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right15_in
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.124    23.847 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2/O
                         net (fo=32, routed)          0.814    24.661    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_2_n_0
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.472    12.651    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    12.521    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[7]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -24.661    
  -------------------------------------------------------------------
                         slack                                -12.140    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.338ns  (logic 11.359ns (53.234%)  route 9.979ns (46.766%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.735    24.370    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.469    12.648    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[12]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429    12.294    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[12]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                -12.076    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.338ns  (logic 11.359ns (53.234%)  route 9.979ns (46.766%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.735    24.370    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.469    12.648    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[13]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429    12.294    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[13]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                -12.076    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.338ns  (logic 11.359ns (53.234%)  route 9.979ns (46.766%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.735    24.370    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.469    12.648    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[14]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429    12.294    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[14]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                -12.076    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.338ns  (logic 11.359ns (53.234%)  route 9.979ns (46.766%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.735    24.370    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.469    12.648    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y68         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[15]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429    12.294    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[15]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                -12.076    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.341ns  (logic 11.359ns (53.226%)  route 9.982ns (46.774%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.739    24.374    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y65         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.473    12.652    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y65         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[0]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    12.298    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -24.374    
  -------------------------------------------------------------------
                         slack                                -12.076    

Slack (VIOLATED) :        -12.076ns  (required time - arrival time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.341ns  (logic 11.359ns (53.226%)  route 9.982ns (46.774%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.739     3.033    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     7.042 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[2]
                         net (fo=26, routed)          1.251     8.293    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2_n_103
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     8.446 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1/O
                         net (fo=2, routed)           0.679     9.125    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_1_n_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.331     9.456 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4/O
                         net (fo=1, routed)           0.000     9.456    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_i_4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.832 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry/CO[3]
                         net (fo=1, routed)           0.000     9.832    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.066    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3/O[1]
                         net (fo=2, routed)           0.827    11.334    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__74_carry__3_n_6
    SLICE_X34Y64         LUT3 (Prop_lut3_I2_O)        0.331    11.665 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4/O
                         net (fo=2, routed)           0.768    12.432    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_i_4_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.810    13.242 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5/O[2]
                         net (fo=14, routed)          0.798    14.041    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__235_carry__5_n_5
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.301    14.342 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12/O
                         net (fo=2, routed)           0.819    15.160    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__1_i_12_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.124    15.284 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4/O
                         net (fo=2, routed)           0.811    16.095    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_i_4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.645 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3/O[1]
                         net (fo=3, routed)           0.730    17.698    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__327_carry__3_n_6
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.306    18.004 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6/O
                         net (fo=1, routed)           0.000    18.004    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    18.540 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4/CO[2]
                         net (fo=27, routed)          0.684    19.225    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo1__388_carry__4_n_1
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.313    19.538 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1/O
                         net (fo=1, routed)           0.195    19.733    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.313 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.313    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.427    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.761 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0_carry__1/O[1]
                         net (fo=4, routed)           1.042    21.802    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo0[10]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.303    22.105 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.105    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_i_7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.638 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.638    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.755 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.755    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.872 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2/CO[3]
                         net (fo=3, routed)           0.638    23.511    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/pwm_right0_carry__2_n_0
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.635 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val[0]_i_1/O
                         net (fo=32, routed)          0.739    24.374    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val
    SLICE_X33Y65         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.473    12.652    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/s00_axi_aclk
    SLICE_X33Y65         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[1]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.429    12.298    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/count_right_val_reg[1]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -24.374    
  -------------------------------------------------------------------
                         slack                                -12.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Sensor_Project_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.576     0.912    Sensor_Project_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Sensor_Project_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.110     1.163    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y94         SRLC32E                                      r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.844     1.210    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.654     0.990    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y107        FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.241    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y107        SRL16E                                       r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.928     1.294    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y107        SRL16E                                       r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.003    
    SLICE_X26Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.186    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.656     0.992    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    Sensor_Project_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Sensor_Project_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.885     1.251    Sensor_Project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sensor_Project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Sensor_Project_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.603%)  route 0.200ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.656     0.992    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.200     1.333    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.381 r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[2]
    SLICE_X27Y99         FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.844     1.210    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.554     0.890    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=1, routed)           0.054     1.085    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[15]
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.130    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X36Y88         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.822     1.188    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y88         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.121     1.024    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.639     0.975    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.054     1.170    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[18]
    SLICE_X38Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.215 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.215    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X38Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.911     1.277    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.121     1.109    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.641     0.977    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.056     1.174    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[26]
    SLICE_X34Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.219 r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X34Y101        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.912     1.278    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y101        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.120     1.110    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.639     0.975    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.056     1.172    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[26]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.217 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.217    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X36Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.911     1.277    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.120     1.108    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.640     0.976    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y103        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.056     1.173    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[27]
    SLICE_X34Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.218 r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.218    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X34Y103        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.911     1.277    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y103        FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.288     0.989    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.120     1.109    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q
                         net (fo=1, routed)           0.056     1.085    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/slv_reg4_reg[6][5]
    SLICE_X42Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.130 r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.130    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X42Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.184    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.120     1.021    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y98    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y103   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y103   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y103   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y100   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y88    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y103   Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y84    Sensor_Project_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.707%)  route 3.559ns (87.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.559     7.021    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y109        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.649    12.828    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y109        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[29]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X48Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.398    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.707%)  route 3.559ns (87.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.559     7.021    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y109        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.649    12.828    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y109        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[30]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X48Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.398    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.518ns (12.707%)  route 3.559ns (87.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.559     7.021    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y109        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.649    12.828    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y109        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[31]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X48Y109        FDCE (Recov_fdce_C_CLR)     -0.405    12.398    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.518ns (12.898%)  route 3.498ns (87.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.498     6.960    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y107        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y107        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[22]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.518ns (12.898%)  route 3.498ns (87.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.498     6.960    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y107        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y107        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[23]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.518ns (12.898%)  route 3.498ns (87.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.498     6.960    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y107        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y107        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[24]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.518ns (13.367%)  route 3.357ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.357     6.819    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y108        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y108        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[25]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y108        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.518ns (13.367%)  route 3.357ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.357     6.819    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y108        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y108        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[26]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y108        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.518ns (13.367%)  route 3.357ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.357     6.819    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/Q[0]
    SLICE_X48Y108        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650    12.829    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/s00_axi_aclk
    SLICE_X48Y108        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[28]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X48Y108        FDCE (Recov_fdce_C_CLR)     -0.405    12.399    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.518ns (14.009%)  route 3.180ns (85.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.650     2.944    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=109, routed)         3.180     6.642    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/Q[0]
    SLICE_X40Y108        FDCE                                         f  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.652    12.831    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/s00_axi_aclk
    SLICE_X40Y108        FDCE                                         r  Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X40Y108        FDCE (Recov_fdce_C_CLR)     -0.405    12.401    Sensor_Project_i/MiddleServo_0/U0/MiddleServo_v1_0_S00_AXI_inst/MiddleServo/uut/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.684%)  route 0.189ns (57.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.189     1.218    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X47Y83         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.817     1.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X47Y83         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[20]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.217     1.245    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y84         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.184    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.217     1.245    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y84         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.184    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.217     1.245    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y84         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.184    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.217     1.245    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y84         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.184    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[29]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.283%)  route 0.270ns (65.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.270     1.299    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y85         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.819     1.185    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.283%)  route 0.270ns (65.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.270     1.299    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y85         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.819     1.185    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.283%)  route 0.270ns (65.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.270     1.299    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y85         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.819     1.185    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.526%)  route 0.280ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.280     1.308    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y83         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.817     1.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y83         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[17]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.526%)  route 0.280ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.552     0.888    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y84         FDRE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=145, routed)         0.280     1.308    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/Q[0]
    SLICE_X49Y83         FDCE                                         f  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sensor_Project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Sensor_Project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Sensor_Project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.817     1.183    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/s00_axi_aclk
    SLICE_X49Y83         FDCE                                         r  Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[19]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.482    





