Warning (10268): Verilog HDL information at modules.v(31): always construct contains both blocking and non-blocking assignments File: /home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v Line: 31
Warning (10268): Verilog HDL information at modules.v(81): always construct contains both blocking and non-blocking assignments File: /home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v Line: 81
