<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="mainSim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="mainSim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="523.376 ns"></ZoomStartTime>
      <ZoomEndTime time="590.477 ns"></ZoomEndTime>
      <Cursor1Time time="541.008 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="192"></NameColumnWidth>
      <ValueColumnWidth column_width="59"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="30" />
   <wvobject fp_name="/mainSim/clk100mhz_in" type="logic">
      <obj_property name="ElementShortName">clk100mhz_in</obj_property>
      <obj_property name="ObjectShortName">clk100mhz_in</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/clockcontroller_0/U0/exec_clk" type="logic">
      <obj_property name="ElementShortName">exec_clk</obj_property>
      <obj_property name="ObjectShortName">exec_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/clockcontroller_0/clk200mhz" type="logic">
      <obj_property name="ElementShortName">clk200mhz</obj_property>
      <obj_property name="ObjectShortName">clk200mhz</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/general_clk_s" type="logic">
      <obj_property name="ElementShortName">general_clk_s</obj_property>
      <obj_property name="ObjectShortName">general_clk_s</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/clockcontroller_0/wizard_locked" type="logic">
      <obj_property name="ElementShortName">wizard_locked</obj_property>
      <obj_property name="ObjectShortName">wizard_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/output_config_s" type="array">
      <obj_property name="ElementShortName">output_config_s[4:0]</obj_property>
      <obj_property name="ObjectShortName">output_config_s[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/vrama_mem_ck" type="logic">
      <obj_property name="ElementShortName">vrama_mem_ck</obj_property>
      <obj_property name="ObjectShortName">vrama_mem_ck</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/gram_mem_ck" type="logic">
      <obj_property name="ElementShortName">gram_mem_ck</obj_property>
      <obj_property name="ObjectShortName">gram_mem_ck</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/vramb_mem_ck" type="logic">
      <obj_property name="ElementShortName">vramb_mem_ck</obj_property>
      <obj_property name="ObjectShortName">vramb_mem_ck</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/cpu_sync" type="logic">
      <obj_property name="ElementShortName">cpu_sync</obj_property>
      <obj_property name="ObjectShortName">cpu_sync</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/cpu_op_ongoing" type="logic">
      <obj_property name="ElementShortName">cpu_op_ongoing</obj_property>
      <obj_property name="ObjectShortName">cpu_op_ongoing</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/cpu_op_stop_condition" type="logic">
      <obj_property name="ElementShortName">cpu_op_stop_condition</obj_property>
      <obj_property name="ObjectShortName">cpu_op_stop_condition</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/test_signal" type="array">
      <obj_property name="ElementShortName">test_signal[2:0]</obj_property>
      <obj_property name="ObjectShortName">test_signal[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_enable" type="logic">
      <obj_property name="ElementShortName">debug_enable</obj_property>
      <obj_property name="ObjectShortName">debug_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/debug_override_enable" type="logic">
      <obj_property name="ElementShortName">debug_override_enable</obj_property>
      <obj_property name="ObjectShortName">debug_override_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_we" type="logic">
      <obj_property name="ElementShortName">debug_we</obj_property>
      <obj_property name="ObjectShortName">debug_we</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/gram_we" type="logic">
      <obj_property name="ElementShortName">gram_we</obj_property>
      <obj_property name="ObjectShortName">gram_we</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_addr" type="array">
      <obj_property name="ElementShortName">debug_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">debug_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_din" type="array">
      <obj_property name="ElementShortName">debug_din[15:0]</obj_property>
      <obj_property name="ObjectShortName">debug_din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_dout" type="array">
      <obj_property name="ElementShortName">debug_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">debug_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/gram_addr" type="array">
      <obj_property name="ElementShortName">gram_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">gram_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/iram_addr" type="array">
      <obj_property name="ElementShortName">iram_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">iram_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/iram_dout" type="array">
      <obj_property name="ElementShortName">iram_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">iram_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/vram_addr" type="array">
      <obj_property name="ElementShortName">vram_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">vram_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/vram_dout" type="array">
      <obj_property name="ElementShortName">vram_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">vram_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/gram_din" type="array">
      <obj_property name="ElementShortName">gram_din[15:0]</obj_property>
      <obj_property name="ObjectShortName">gram_din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/gram_dout" type="array">
      <obj_property name="ElementShortName">gram_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">gram_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/debug_bank" type="array">
      <obj_property name="ElementShortName">debug_bank[3:0]</obj_property>
      <obj_property name="ObjectShortName">debug_bank[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/gram_bank" type="array">
      <obj_property name="ElementShortName">gram_bank[3:0]</obj_property>
      <obj_property name="ObjectShortName">gram_bank[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mainSim/EUT/main_block_i/mmu_0/U0/cpu_lock_s" type="logic">
      <obj_property name="ElementShortName">cpu_lock_s</obj_property>
      <obj_property name="ObjectShortName">cpu_lock_s</obj_property>
   </wvobject>
</wave_config>
