#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13b5f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b60c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13a72d0 .functor NOT 1, L_0x1412140, C4<0>, C4<0>, C4<0>;
L_0x1411f20 .functor XOR 2, L_0x1411dc0, L_0x1411e80, C4<00>, C4<00>;
L_0x1412030 .functor XOR 2, L_0x1411f20, L_0x1411f90, C4<00>, C4<00>;
v0x1409e30_0 .net *"_ivl_10", 1 0, L_0x1411f90;  1 drivers
v0x1409f30_0 .net *"_ivl_12", 1 0, L_0x1412030;  1 drivers
v0x140a010_0 .net *"_ivl_2", 1 0, L_0x140d1f0;  1 drivers
v0x140a0d0_0 .net *"_ivl_4", 1 0, L_0x1411dc0;  1 drivers
v0x140a1b0_0 .net *"_ivl_6", 1 0, L_0x1411e80;  1 drivers
v0x140a2e0_0 .net *"_ivl_8", 1 0, L_0x1411f20;  1 drivers
v0x140a3c0_0 .net "a", 0 0, v0x1404cb0_0;  1 drivers
v0x140a460_0 .net "b", 0 0, v0x1404d50_0;  1 drivers
v0x140a500_0 .net "c", 0 0, v0x1404df0_0;  1 drivers
v0x140a5a0_0 .var "clk", 0 0;
v0x140a640_0 .net "d", 0 0, v0x1404f30_0;  1 drivers
v0x140a6e0_0 .net "out_pos_dut", 0 0, L_0x1411a40;  1 drivers
v0x140a780_0 .net "out_pos_ref", 0 0, L_0x140bcb0;  1 drivers
v0x140a820_0 .net "out_sop_dut", 0 0, L_0x140cc10;  1 drivers
v0x140a8c0_0 .net "out_sop_ref", 0 0, L_0x13df460;  1 drivers
v0x140a960_0 .var/2u "stats1", 223 0;
v0x140aa00_0 .var/2u "strobe", 0 0;
v0x140aaa0_0 .net "tb_match", 0 0, L_0x1412140;  1 drivers
v0x140ab70_0 .net "tb_mismatch", 0 0, L_0x13a72d0;  1 drivers
v0x140ac10_0 .net "wavedrom_enable", 0 0, v0x1405200_0;  1 drivers
v0x140ace0_0 .net "wavedrom_title", 511 0, v0x14052a0_0;  1 drivers
L_0x140d1f0 .concat [ 1 1 0 0], L_0x140bcb0, L_0x13df460;
L_0x1411dc0 .concat [ 1 1 0 0], L_0x140bcb0, L_0x13df460;
L_0x1411e80 .concat [ 1 1 0 0], L_0x1411a40, L_0x140cc10;
L_0x1411f90 .concat [ 1 1 0 0], L_0x140bcb0, L_0x13df460;
L_0x1412140 .cmp/eeq 2, L_0x140d1f0, L_0x1412030;
S_0x13b6250 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13b60c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13a76b0 .functor AND 1, v0x1404df0_0, v0x1404f30_0, C4<1>, C4<1>;
L_0x13a7a90 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x13a7e70 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x13a80f0 .functor AND 1, L_0x13a7a90, L_0x13a7e70, C4<1>, C4<1>;
L_0x13c0b50 .functor AND 1, L_0x13a80f0, v0x1404df0_0, C4<1>, C4<1>;
L_0x13df460 .functor OR 1, L_0x13a76b0, L_0x13c0b50, C4<0>, C4<0>;
L_0x140b130 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x140b1a0 .functor OR 1, L_0x140b130, v0x1404f30_0, C4<0>, C4<0>;
L_0x140b2b0 .functor AND 1, v0x1404df0_0, L_0x140b1a0, C4<1>, C4<1>;
L_0x140b370 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x140b440 .functor OR 1, L_0x140b370, v0x1404d50_0, C4<0>, C4<0>;
L_0x140b4b0 .functor AND 1, L_0x140b2b0, L_0x140b440, C4<1>, C4<1>;
L_0x140b630 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x140b6a0 .functor OR 1, L_0x140b630, v0x1404f30_0, C4<0>, C4<0>;
L_0x140b5c0 .functor AND 1, v0x1404df0_0, L_0x140b6a0, C4<1>, C4<1>;
L_0x140b830 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x140b930 .functor OR 1, L_0x140b830, v0x1404f30_0, C4<0>, C4<0>;
L_0x140b9f0 .functor AND 1, L_0x140b5c0, L_0x140b930, C4<1>, C4<1>;
L_0x140bba0 .functor XNOR 1, L_0x140b4b0, L_0x140b9f0, C4<0>, C4<0>;
v0x13a6c00_0 .net *"_ivl_0", 0 0, L_0x13a76b0;  1 drivers
v0x13a7000_0 .net *"_ivl_12", 0 0, L_0x140b130;  1 drivers
v0x13a73e0_0 .net *"_ivl_14", 0 0, L_0x140b1a0;  1 drivers
v0x13a77c0_0 .net *"_ivl_16", 0 0, L_0x140b2b0;  1 drivers
v0x13a7ba0_0 .net *"_ivl_18", 0 0, L_0x140b370;  1 drivers
v0x13a7f80_0 .net *"_ivl_2", 0 0, L_0x13a7a90;  1 drivers
v0x13a8200_0 .net *"_ivl_20", 0 0, L_0x140b440;  1 drivers
v0x1403220_0 .net *"_ivl_24", 0 0, L_0x140b630;  1 drivers
v0x1403300_0 .net *"_ivl_26", 0 0, L_0x140b6a0;  1 drivers
v0x14033e0_0 .net *"_ivl_28", 0 0, L_0x140b5c0;  1 drivers
v0x14034c0_0 .net *"_ivl_30", 0 0, L_0x140b830;  1 drivers
v0x14035a0_0 .net *"_ivl_32", 0 0, L_0x140b930;  1 drivers
v0x1403680_0 .net *"_ivl_36", 0 0, L_0x140bba0;  1 drivers
L_0x7fad421d9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1403740_0 .net *"_ivl_38", 0 0, L_0x7fad421d9018;  1 drivers
v0x1403820_0 .net *"_ivl_4", 0 0, L_0x13a7e70;  1 drivers
v0x1403900_0 .net *"_ivl_6", 0 0, L_0x13a80f0;  1 drivers
v0x14039e0_0 .net *"_ivl_8", 0 0, L_0x13c0b50;  1 drivers
v0x1403ac0_0 .net "a", 0 0, v0x1404cb0_0;  alias, 1 drivers
v0x1403b80_0 .net "b", 0 0, v0x1404d50_0;  alias, 1 drivers
v0x1403c40_0 .net "c", 0 0, v0x1404df0_0;  alias, 1 drivers
v0x1403d00_0 .net "d", 0 0, v0x1404f30_0;  alias, 1 drivers
v0x1403dc0_0 .net "out_pos", 0 0, L_0x140bcb0;  alias, 1 drivers
v0x1403e80_0 .net "out_sop", 0 0, L_0x13df460;  alias, 1 drivers
v0x1403f40_0 .net "pos0", 0 0, L_0x140b4b0;  1 drivers
v0x1404000_0 .net "pos1", 0 0, L_0x140b9f0;  1 drivers
L_0x140bcb0 .functor MUXZ 1, L_0x7fad421d9018, L_0x140b4b0, L_0x140bba0, C4<>;
S_0x1404180 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13b60c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1404cb0_0 .var "a", 0 0;
v0x1404d50_0 .var "b", 0 0;
v0x1404df0_0 .var "c", 0 0;
v0x1404e90_0 .net "clk", 0 0, v0x140a5a0_0;  1 drivers
v0x1404f30_0 .var "d", 0 0;
v0x1405020_0 .var/2u "fail", 0 0;
v0x14050c0_0 .var/2u "fail1", 0 0;
v0x1405160_0 .net "tb_match", 0 0, L_0x1412140;  alias, 1 drivers
v0x1405200_0 .var "wavedrom_enable", 0 0;
v0x14052a0_0 .var "wavedrom_title", 511 0;
E_0x13b48a0/0 .event negedge, v0x1404e90_0;
E_0x13b48a0/1 .event posedge, v0x1404e90_0;
E_0x13b48a0 .event/or E_0x13b48a0/0, E_0x13b48a0/1;
S_0x14044b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1404180;
 .timescale -12 -12;
v0x14046f0_0 .var/2s "i", 31 0;
E_0x13b4740 .event posedge, v0x1404e90_0;
S_0x14047f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1404180;
 .timescale -12 -12;
v0x14049f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1404ad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1404180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1405480 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13b60c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x140be60 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x140bef0 .functor AND 1, L_0x140be60, v0x1404d50_0, C4<1>, C4<1>;
L_0x140c0e0 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x140c260 .functor AND 1, L_0x140bef0, L_0x140c0e0, C4<1>, C4<1>;
L_0x140c3a0 .functor NOT 1, v0x1404f30_0, C4<0>, C4<0>, C4<0>;
L_0x140c520 .functor AND 1, L_0x140c260, L_0x140c3a0, C4<1>, C4<1>;
L_0x140c670 .functor AND 1, v0x1404cb0_0, v0x1404d50_0, C4<1>, C4<1>;
L_0x140c7f0 .functor AND 1, L_0x140c670, v0x1404df0_0, C4<1>, C4<1>;
L_0x140c900 .functor NOT 1, v0x1404f30_0, C4<0>, C4<0>, C4<0>;
L_0x140c970 .functor AND 1, L_0x140c7f0, L_0x140c900, C4<1>, C4<1>;
L_0x140cae0 .functor OR 1, L_0x140c520, L_0x140c970, C4<0>, C4<0>;
L_0x140cba0 .functor AND 1, v0x1404cb0_0, v0x1404d50_0, C4<1>, C4<1>;
L_0x140cc80 .functor AND 1, L_0x140cba0, v0x1404df0_0, C4<1>, C4<1>;
L_0x140cd40 .functor AND 1, L_0x140cc80, v0x1404f30_0, C4<1>, C4<1>;
L_0x140cc10 .functor OR 1, L_0x140cae0, L_0x140cd40, C4<0>, C4<0>;
L_0x140cf70 .functor OR 1, v0x1404cb0_0, v0x1404d50_0, C4<0>, C4<0>;
L_0x140d070 .functor OR 1, L_0x140cf70, v0x1404df0_0, C4<0>, C4<0>;
L_0x140d130 .functor OR 1, L_0x140d070, v0x1404f30_0, C4<0>, C4<0>;
L_0x140d290 .functor OR 1, v0x1404cb0_0, v0x1404d50_0, C4<0>, C4<0>;
L_0x140d300 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x140d420 .functor OR 1, L_0x140d290, L_0x140d300, C4<0>, C4<0>;
L_0x140d530 .functor OR 1, L_0x140d420, v0x1404f30_0, C4<0>, C4<0>;
L_0x140d6b0 .functor AND 1, L_0x140d130, L_0x140d530, C4<1>, C4<1>;
L_0x140d7c0 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x140d900 .functor OR 1, v0x1404cb0_0, L_0x140d7c0, C4<0>, C4<0>;
L_0x140d9c0 .functor OR 1, L_0x140d900, v0x1404df0_0, C4<0>, C4<0>;
L_0x140db60 .functor OR 1, L_0x140d9c0, v0x1404f30_0, C4<0>, C4<0>;
L_0x140dc20 .functor AND 1, L_0x140d6b0, L_0x140db60, C4<1>, C4<1>;
L_0x140de20 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x140de90 .functor OR 1, v0x1404cb0_0, L_0x140de20, C4<0>, C4<0>;
L_0x140e050 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x140e0c0 .functor OR 1, L_0x140de90, L_0x140e050, C4<0>, C4<0>;
L_0x140e2e0 .functor OR 1, L_0x140e0c0, v0x1404f30_0, C4<0>, C4<0>;
L_0x140e3a0 .functor AND 1, L_0x140dc20, L_0x140e2e0, C4<1>, C4<1>;
L_0x140e5d0 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x140e640 .functor OR 1, v0x1404cb0_0, L_0x140e5d0, C4<0>, C4<0>;
L_0x140e830 .functor OR 1, L_0x140e640, v0x1404df0_0, C4<0>, C4<0>;
L_0x140e8f0 .functor NOT 1, v0x1404f30_0, C4<0>, C4<0>, C4<0>;
L_0x140e700 .functor OR 1, L_0x140e830, L_0x140e8f0, C4<0>, C4<0>;
L_0x140eaa0 .functor AND 1, L_0x140e3a0, L_0x140e700, C4<1>, C4<1>;
L_0x140ed00 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x140ed70 .functor OR 1, L_0x140ed00, v0x1404d50_0, C4<0>, C4<0>;
L_0x140ef90 .functor OR 1, L_0x140ed70, v0x1404df0_0, C4<0>, C4<0>;
L_0x140f260 .functor OR 1, L_0x140ef90, v0x1404f30_0, C4<0>, C4<0>;
L_0x140f6a0 .functor AND 1, L_0x140eaa0, L_0x140f260, C4<1>, C4<1>;
L_0x140f7b0 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x140fbb0 .functor OR 1, L_0x140f7b0, v0x1404d50_0, C4<0>, C4<0>;
L_0x140fc70 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x140fe70 .functor OR 1, L_0x140fbb0, L_0x140fc70, C4<0>, C4<0>;
L_0x140ff80 .functor OR 1, L_0x140fe70, v0x1404f30_0, C4<0>, C4<0>;
L_0x14101e0 .functor AND 1, L_0x140f6a0, L_0x140ff80, C4<1>, C4<1>;
L_0x14102f0 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1410510 .functor OR 1, L_0x14102f0, v0x1404d50_0, C4<0>, C4<0>;
L_0x14105d0 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x1410800 .functor OR 1, L_0x1410510, L_0x14105d0, C4<0>, C4<0>;
L_0x1410910 .functor NOT 1, v0x1404f30_0, C4<0>, C4<0>, C4<0>;
L_0x1410b50 .functor OR 1, L_0x1410800, L_0x1410910, C4<0>, C4<0>;
L_0x1410c60 .functor AND 1, L_0x14101e0, L_0x1410b50, C4<1>, C4<1>;
L_0x1410f50 .functor NOT 1, v0x1404cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1410fc0 .functor NOT 1, v0x1404d50_0, C4<0>, C4<0>, C4<0>;
L_0x1411220 .functor OR 1, L_0x1410f50, L_0x1410fc0, C4<0>, C4<0>;
L_0x1411330 .functor NOT 1, v0x1404df0_0, C4<0>, C4<0>, C4<0>;
L_0x14115a0 .functor OR 1, L_0x1411220, L_0x1411330, C4<0>, C4<0>;
L_0x14116b0 .functor NOT 1, v0x1404f30_0, C4<0>, C4<0>, C4<0>;
L_0x1411930 .functor OR 1, L_0x14115a0, L_0x14116b0, C4<0>, C4<0>;
L_0x1411a40 .functor AND 1, L_0x1410c60, L_0x1411930, C4<1>, C4<1>;
v0x1405640_0 .net *"_ivl_0", 0 0, L_0x140be60;  1 drivers
v0x1405720_0 .net *"_ivl_10", 0 0, L_0x140c520;  1 drivers
v0x1405800_0 .net *"_ivl_100", 0 0, L_0x14101e0;  1 drivers
v0x14058f0_0 .net *"_ivl_102", 0 0, L_0x14102f0;  1 drivers
v0x14059d0_0 .net *"_ivl_104", 0 0, L_0x1410510;  1 drivers
v0x1405b00_0 .net *"_ivl_106", 0 0, L_0x14105d0;  1 drivers
v0x1405be0_0 .net *"_ivl_108", 0 0, L_0x1410800;  1 drivers
v0x1405cc0_0 .net *"_ivl_110", 0 0, L_0x1410910;  1 drivers
v0x1405da0_0 .net *"_ivl_112", 0 0, L_0x1410b50;  1 drivers
v0x1405f10_0 .net *"_ivl_114", 0 0, L_0x1410c60;  1 drivers
v0x1405ff0_0 .net *"_ivl_116", 0 0, L_0x1410f50;  1 drivers
v0x14060d0_0 .net *"_ivl_118", 0 0, L_0x1410fc0;  1 drivers
v0x14061b0_0 .net *"_ivl_12", 0 0, L_0x140c670;  1 drivers
v0x1406290_0 .net *"_ivl_120", 0 0, L_0x1411220;  1 drivers
v0x1406370_0 .net *"_ivl_122", 0 0, L_0x1411330;  1 drivers
v0x1406450_0 .net *"_ivl_124", 0 0, L_0x14115a0;  1 drivers
v0x1406530_0 .net *"_ivl_126", 0 0, L_0x14116b0;  1 drivers
v0x1406720_0 .net *"_ivl_128", 0 0, L_0x1411930;  1 drivers
v0x1406800_0 .net *"_ivl_14", 0 0, L_0x140c7f0;  1 drivers
v0x14068e0_0 .net *"_ivl_16", 0 0, L_0x140c900;  1 drivers
v0x14069c0_0 .net *"_ivl_18", 0 0, L_0x140c970;  1 drivers
v0x1406aa0_0 .net *"_ivl_2", 0 0, L_0x140bef0;  1 drivers
v0x1406b80_0 .net *"_ivl_20", 0 0, L_0x140cae0;  1 drivers
v0x1406c60_0 .net *"_ivl_22", 0 0, L_0x140cba0;  1 drivers
v0x1406d40_0 .net *"_ivl_24", 0 0, L_0x140cc80;  1 drivers
v0x1406e20_0 .net *"_ivl_26", 0 0, L_0x140cd40;  1 drivers
v0x1406f00_0 .net *"_ivl_30", 0 0, L_0x140cf70;  1 drivers
v0x1406fe0_0 .net *"_ivl_32", 0 0, L_0x140d070;  1 drivers
v0x14070c0_0 .net *"_ivl_34", 0 0, L_0x140d130;  1 drivers
v0x14071a0_0 .net *"_ivl_36", 0 0, L_0x140d290;  1 drivers
v0x1407280_0 .net *"_ivl_38", 0 0, L_0x140d300;  1 drivers
v0x1407360_0 .net *"_ivl_4", 0 0, L_0x140c0e0;  1 drivers
v0x1407440_0 .net *"_ivl_40", 0 0, L_0x140d420;  1 drivers
v0x1407730_0 .net *"_ivl_42", 0 0, L_0x140d530;  1 drivers
v0x1407810_0 .net *"_ivl_44", 0 0, L_0x140d6b0;  1 drivers
v0x14078f0_0 .net *"_ivl_46", 0 0, L_0x140d7c0;  1 drivers
v0x14079d0_0 .net *"_ivl_48", 0 0, L_0x140d900;  1 drivers
v0x1407ab0_0 .net *"_ivl_50", 0 0, L_0x140d9c0;  1 drivers
v0x1407b90_0 .net *"_ivl_52", 0 0, L_0x140db60;  1 drivers
v0x1407c70_0 .net *"_ivl_54", 0 0, L_0x140dc20;  1 drivers
v0x1407d50_0 .net *"_ivl_56", 0 0, L_0x140de20;  1 drivers
v0x1407e30_0 .net *"_ivl_58", 0 0, L_0x140de90;  1 drivers
v0x1407f10_0 .net *"_ivl_6", 0 0, L_0x140c260;  1 drivers
v0x1407ff0_0 .net *"_ivl_60", 0 0, L_0x140e050;  1 drivers
v0x14080d0_0 .net *"_ivl_62", 0 0, L_0x140e0c0;  1 drivers
v0x14081b0_0 .net *"_ivl_64", 0 0, L_0x140e2e0;  1 drivers
v0x1408290_0 .net *"_ivl_66", 0 0, L_0x140e3a0;  1 drivers
v0x1408370_0 .net *"_ivl_68", 0 0, L_0x140e5d0;  1 drivers
v0x1408450_0 .net *"_ivl_70", 0 0, L_0x140e640;  1 drivers
v0x1408530_0 .net *"_ivl_72", 0 0, L_0x140e830;  1 drivers
v0x1408610_0 .net *"_ivl_74", 0 0, L_0x140e8f0;  1 drivers
v0x14086f0_0 .net *"_ivl_76", 0 0, L_0x140e700;  1 drivers
v0x14087d0_0 .net *"_ivl_78", 0 0, L_0x140eaa0;  1 drivers
v0x14088b0_0 .net *"_ivl_8", 0 0, L_0x140c3a0;  1 drivers
v0x1408990_0 .net *"_ivl_80", 0 0, L_0x140ed00;  1 drivers
v0x1408a70_0 .net *"_ivl_82", 0 0, L_0x140ed70;  1 drivers
v0x1408b50_0 .net *"_ivl_84", 0 0, L_0x140ef90;  1 drivers
v0x1408c30_0 .net *"_ivl_86", 0 0, L_0x140f260;  1 drivers
v0x1408d10_0 .net *"_ivl_88", 0 0, L_0x140f6a0;  1 drivers
v0x1408df0_0 .net *"_ivl_90", 0 0, L_0x140f7b0;  1 drivers
v0x1408ed0_0 .net *"_ivl_92", 0 0, L_0x140fbb0;  1 drivers
v0x1408fb0_0 .net *"_ivl_94", 0 0, L_0x140fc70;  1 drivers
v0x1409090_0 .net *"_ivl_96", 0 0, L_0x140fe70;  1 drivers
v0x1409170_0 .net *"_ivl_98", 0 0, L_0x140ff80;  1 drivers
v0x1409250_0 .net "a", 0 0, v0x1404cb0_0;  alias, 1 drivers
v0x1409700_0 .net "b", 0 0, v0x1404d50_0;  alias, 1 drivers
v0x14097f0_0 .net "c", 0 0, v0x1404df0_0;  alias, 1 drivers
v0x14098e0_0 .net "d", 0 0, v0x1404f30_0;  alias, 1 drivers
v0x14099d0_0 .net "out_pos", 0 0, L_0x1411a40;  alias, 1 drivers
v0x1409a90_0 .net "out_sop", 0 0, L_0x140cc10;  alias, 1 drivers
S_0x1409c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13b60c0;
 .timescale -12 -12;
E_0x139c9f0 .event anyedge, v0x140aa00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x140aa00_0;
    %nor/r;
    %assign/vec4 v0x140aa00_0, 0;
    %wait E_0x139c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1404180;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1405020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14050c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1404180;
T_4 ;
    %wait E_0x13b48a0;
    %load/vec4 v0x1405160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1405020_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1404180;
T_5 ;
    %wait E_0x13b4740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %wait E_0x13b4740;
    %load/vec4 v0x1405020_0;
    %store/vec4 v0x14050c0_0, 0, 1;
    %fork t_1, S_0x14044b0;
    %jmp t_0;
    .scope S_0x14044b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14046f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14046f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13b4740;
    %load/vec4 v0x14046f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14046f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14046f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1404180;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b48a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1404f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1404d50_0, 0;
    %assign/vec4 v0x1404cb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1405020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14050c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13b60c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140aa00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13b60c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x140a5a0_0;
    %inv;
    %store/vec4 v0x140a5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13b60c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1404e90_0, v0x140ab70_0, v0x140a3c0_0, v0x140a460_0, v0x140a500_0, v0x140a640_0, v0x140a8c0_0, v0x140a820_0, v0x140a780_0, v0x140a6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13b60c0;
T_9 ;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x140a960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13b60c0;
T_10 ;
    %wait E_0x13b48a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x140a960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
    %load/vec4 v0x140aaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x140a960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x140a8c0_0;
    %load/vec4 v0x140a8c0_0;
    %load/vec4 v0x140a820_0;
    %xor;
    %load/vec4 v0x140a8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x140a780_0;
    %load/vec4 v0x140a780_0;
    %load/vec4 v0x140a6e0_0;
    %xor;
    %load/vec4 v0x140a780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x140a960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140a960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response48/top_module.sv";
