<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Single Cycle Processors - COMP3211 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Steps to Build a Processor   Analyse instruction set to determine datapath requirements"><meta name=keywords content="featherbear,COMP3211,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/single-cycle-processors/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.46877d277c22ebe08dcb937692b8b1d6e40ef958752120243d0f48fdfabcb35a.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Single Cycle Processors"><meta property="og:description" content="Steps to Build a Processor   Analyse instruction set to determine datapath requirements"><meta property="og:type" content="article"><meta property="og:url" content="/lectures/single-cycle-processors/"><meta property="article:published_time" content="2021-02-21T14:46:04+00:00"><meta property="article:modified_time" content="2021-11-02T12:26:48+11:00"><meta itemprop=name content="Single Cycle Processors"><meta itemprop=description content="Steps to Build a Processor   Analyse instruction set to determine datapath requirements"><meta itemprop=datePublished content="2021-02-21T14:46:04+00:00"><meta itemprop=dateModified content="2021-11-02T12:26:48+11:00"><meta itemprop=wordCount content="538"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Single Cycle Processors"><meta name=twitter:description content="Steps to Build a Processor   Analyse instruction set to determine datapath requirements"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP3211 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP3211><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP3211 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP3211>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Single Cycle Processors</h1><div class=post-meta><span class=post-time>2021-02-21</span><div class=post-category><a href=../../categories/lectures/>Lectures</a></div></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#steps-to-build-a-processor>Steps to Build a Processor</a><ul><li><a href=#analyse-instruction-set-to-determine-datapath-requirements>Analyse instruction set to determine datapath requirements</a></li><li><a href=#select-a-set-of-components-for-the-datapath-and-establish-clocking-methodology>Select a set of components for the datapath and establish clocking methodology</a></li><li><a href=#assemble-datapath-to-meet-the-requirements>Assemble datapath to meet the requirements</a></li><li><a href=#analyse-implementation-of-each-instruction-to-determine-control-points>Analyse implementation of each instruction to determine control points</a></li><li><a href=#assemble-the-control-logic>Assemble the control logic</a></li></ul></li></ul></nav></div></div><div class=post-content><h1 id=steps-to-build-a-processor>Steps to Build a Processor</h1><ol><li><p>Analyse instruction set to determine datapath requirements</p></li><li><p>Select a set of hardware components for the datapath and establish clocking methodology</p></li><li><p>Assemble datapath to meet the requirements</p></li><li><p>Analyse implementation of each instruction to determine control points</p></li><li><p>Assemble the control logic</p></li></ol><hr><h2 id=analyse-instruction-set-to-determine-datapath-requirements>Analyse instruction set to determine datapath requirements</h2><p>The requirements of each register can be identified as a set of register transfer operations. Data transferred from one storage location to another may go through a combinational logic to occur.</p><p>Register-level Transfer Language (RTL) is used to describe the instruction execution.<br>e.g. <code>$3 &lt;- $1 + $2</code> for <code>ADDU $3, $1, $2</code></p><p>The datapath must support each transfer operation</p><p>All instructions start by first fetching the instruction from memory.</p><blockquote><p>In MIPS-Lite, all instructions are either <code>op | rs | rt | rd | shamt | funct</code> or <code>op | rs | rt | imm16</code><br>Some of these instructions (e.g) do the following register transfers:</p><p><img src=../../uploads/snipaste_2021-02-18_18-40-41.png alt></p><p>To support these, the instruction set must have some sort of <strong>memory</strong> (instruction and data), <strong>program counter</strong> (PC), <strong>registers</strong> (to read/write <code>rs</code>/<code>rt</code>/<code>rd</code>), add/sub/or operations for registers or extended immediate values, and to increase the program counter</p></blockquote><h2 id=select-a-set-of-components-for-the-datapath-and-establish-clocking-methodology>Select a set of components for the datapath and establish clocking methodology</h2><h3 id=combinational-elements>Combinational Elements</h3><p>Adders, Muxers, ALU</p><h3 id=storage-elements>Storage Elements</h3><h4 id=registers>Registers</h4><p>A set of flip-flop components.</p><p><img src=../../uploads/snipaste_2021-02-22_02-20-39.png alt></p><h4 id=register-file>Register File</h4><p>A set of registers</p><p><img src=../../uploads/snipaste_2021-02-22_02-22-03.png alt></p><h4 id=memory>Memory</h4><ul><li>One input port/bus for data in</li><li>One output port/bus for data out</li></ul><p><img src=../../uploads/snipaste_2021-02-22_02-48-02.png alt></p><p>The memory word is selected by the address.</p><h3 id=clocking-methodology>Clocking Methodology</h3><p>Edge triggered clocking - all storage elements are clocked by the same clocked edge</p><p>Need to consider the following issues</p><ul><li>Clock skew - difference in the arrival of the clock signal</li><li>Setup time - period of stable input for the register to read successfully</li><li>Hold time - period of stable output for the register output</li></ul><p>-</p><ul><li>Cycle time >= <code>Clk-to-Q</code> + longest delay path + setup + clock skew</li><li><code>Clk-to-Q</code> + shortest delay path - clock skew > hold time</li></ul><p>(<code>Clk-to-Q</code> - The delay of the register)</p><p><img src=../../uploads/snipaste_2021-02-22_02-58-46.png alt></p><h2 id=assemble-datapath-to-meet-the-requirements>Assemble datapath to meet the requirements</h2><blockquote><p>Put the selected components together based on the register transfer requirements</p></blockquote><p>At the start of each clock cycle, fetch the instruction from <code>MEM[PC]</code>.</p><p>At the end of the cycle, update the program counter.<br>Either <code>PC &lt;- PC + 4</code> or <code>PC &lt;- ...</code> (branch)</p><h3 id=addu--subu>ADDU / SUBU</h3><p><img src=../../uploads/snipaste_2021-02-22_03-47-06.png alt></p><h3 id=ori>ORI</h3><p><img src=../../uploads/snipaste_2021-02-22_04-11-32.png alt></p><p>The second input to the ALU is switched by a multiplexer between BUS B and a 16-bit immediate value (zero extended to 32 bits). Rw is also switched by a multiplexer</p><h3 id=lw>LW</h3><p><img src=../../uploads/snipaste_2021-02-22_04-15-35.png alt></p><h3 id=sw>SW</h3><p><img src=../../uploads/snipaste_2021-02-22_04-17-16.png alt></p><h3 id=beg>BEG</h3><p><img src=../../uploads/snipaste_2021-02-22_04-17-53.png alt></p><p><img src=../../uploads/snipaste_2021-02-22_04-19-30.png alt></p><hr><h2 id=analyse-implementation-of-each-instruction-to-determine-control-points>Analyse implementation of each instruction to determine control points</h2><p>Instructions are encoded using binary code.<br>In a single cycle datapath, each instruction must be completed in one clock cycle.</p><p>Find the control signals (i.e. signal to the multiplexer)</p><h2 id=assemble-the-control-logic>Assemble the control logic</h2><p>A control unit takes in the instruction (op, funct) and datapath eq, to output control signals on the control datapaths.</p><p>i.e.</p><p><img src=../../uploads/snipaste_2021-02-22_04-29-59.png alt></p><h3 id=multi-level-control-logic>Multi-level Control Logic</h3><p>A single level of control logic may be costly (have to factor in many cases). Instead it may be beneficial to have a second stage/level of instruction control handling.</p><p>Local decoding of instruction categories can make the design smaller, simpler and faster.</p><p>e.g a control unit that only handles ALU controls</p><p><img src=../../uploads/snipaste_2021-02-22_04-32-24.png alt></p></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/introduction-to-isa/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Introduction to ISA</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/performance/><span class="next-text nav-default">Performance</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article><script>(function(f,a,t,h,o,m){a[h]=a[h]||function(){(a[h].q=a[h].q||[]).push(arguments)};o=f.createElement('script'),m=f.getElementsByTagName('script')[0];o.async=1;o.src=t;o.id='fathom-script';m.parentNode.insertBefore(o,m)})(document,window,'//ss.featherbear.cc/tracker.js','fathom');fathom('set','siteId','NEQTU');fathom('trackPageview');</script></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2021
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>