
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 10.26

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.33 source latency ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK ^
  -0.33 target latency ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[11]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.72    0.18    0.14    4.33 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.19    0.01    4.34 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.12    0.15    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.01    0.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.14    0.08    0.14    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.01    0.32 ^ stage_vstart.internal_data[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.32   clock reconvergence pessimism
                          0.25    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                  3.77   slack (MET)


Startpoint: stage_vsstatus.internal_data[18]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[18]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.12    0.15    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.16    0.08    0.14    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.01    0.33 ^ stage_vsstatus.internal_data[18]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.06    0.38    0.71 v stage_vsstatus.internal_data[18]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net140 (net)
                  0.06    0.00    0.71 v _144_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.91 v _144_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _021_ (net)
                  0.07    0.00    0.91 v stage_vsstatus.internal_data[18]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.12    0.15    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.16    0.08    0.14    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.01    0.33 ^ stage_vsstatus.internal_data[18]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.33   clock reconvergence pessimism
                          0.05    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.72    0.18    0.14    4.33 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.50    0.18    4.51 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.51   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.11    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.12    0.15   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02   20.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.15    0.08    0.14   20.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.01   20.33 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.33   clock reconvergence pessimism
                          0.00   20.33   library recovery time
                                 20.33   data required time
-----------------------------------------------------------------------------
                                 20.33   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                 15.82   slack (MET)


Startpoint: vec_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vtype_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vec_data_in_exe[8] (in)
                                         vec_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    4.76 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net30 (net)
                  0.24    0.00    4.77 v _250_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.27    0.22    4.99 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _106_ (net)
                  0.27    0.00    4.99 ^ _251_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.07    0.05    5.04 v _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net108 (net)
                  0.07    0.00    5.04 v output108/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    5.74 v output108/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vtype_exe[8] (net)
                  0.15    0.00    5.74 v csr_wr_data_vtype_exe[8] (out)
                                  5.74   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                 10.26   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.02    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.16    0.19    4.19 v input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.16    0.00    4.19 v _111_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    49    0.72    0.18    0.14    4.33 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _000_ (net)
                  0.50    0.18    4.51 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.51   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.11    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   20.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.12    0.15   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02   20.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.15    0.08    0.14   20.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.01   20.33 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.33   clock reconvergence pessimism
                          0.00   20.33   library recovery time
                                 20.33   data required time
-----------------------------------------------------------------------------
                                 20.33   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                 15.82   slack (MET)


Startpoint: vec_data_in_exe[8] (input port clocked by clk)
Endpoint: csr_wr_data_vtype_exe[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.01    0.00    0.00    4.00 v vec_data_in_exe[8] (in)
                                         vec_data_in_exe[8] (net)
                  0.00    0.00    4.00 v input30/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    4.76 v input30/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net30 (net)
                  0.24    0.00    4.77 v _250_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.27    0.22    4.99 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _106_ (net)
                  0.27    0.00    4.99 ^ _251_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.07    0.05    5.04 v _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net108 (net)
                  0.07    0.00    5.04 v output108/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    5.74 v output108/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         csr_wr_data_vtype_exe[8] (net)
                  0.15    0.00    5.74 v csr_wr_data_vtype_exe[8] (out)
                                  5.74   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                 10.26   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.248616099357605

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4459

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.5198184847831726

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.5432999730110168

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9568

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.83    1.16 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.19    1.35 ^ _170_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    1.49 ^ _171_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.49 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.49   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.16   20.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   20.32 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01   20.33 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   20.33   clock reconvergence pessimism
  -0.13   20.20   library setup time
          20.20   data required time
---------------------------------------------------------
          20.20   data required time
          -1.49   data arrival time
---------------------------------------------------------
          18.71   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vsstatus.internal_data[18]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[18]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ stage_vsstatus.internal_data[18]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.71 v stage_vsstatus.internal_data[18]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.91 v _144_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.91 v stage_vsstatus.internal_data[18]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.91   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.32 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.33 ^ stage_vsstatus.internal_data[18]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.33   clock reconvergence pessimism
   0.05    0.38   library hold time
           0.38   data required time
---------------------------------------------------------
           0.38   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3289

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3233

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.7359

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
10.2641

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
178.944891

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.91e-03   3.21e-04   2.98e-08   3.23e-03  34.8%
Combinational          2.03e-03   5.02e-04   6.82e-08   2.53e-03  27.2%
Clock                  2.15e-03   1.38e-03   8.93e-07   3.54e-03  38.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.09e-03   2.21e-03   9.91e-07   9.30e-03 100.0%
                          76.3%      23.7%       0.0%
