id,sha,author,date,issue,message,file,content
0,148d5d2ab8295ecfc3aa99f4090e06cbc2c4d220,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-07-22 11:28:32 -0700, , ptw timing l2tlb plru select write way 2856,,
1,c142e812079ba31362bac6f865825b4ea66b9204,iuyang Liu <liu@jiuyang.me>, 2021-06-25 03:58:29 +0800, , switch chisel3 dependency ivy 2846,,
2,85ffc5c8e9453b4b0f0e42f1c4c9f4c17412610a,iuyang Liu <liu@jiuyang.me>, 2021-06-23 03:19:28 +0800, , remove wake 2847,,
3,525ddd37afe5c1a32eacdb67eb76879bb374cdfd,iuyang Liu <liu@jiuyang.me>, 2021-06-11 07:17:30 +0800, , remove testonly since upstream implemented 2839,,
4,c7da610430f51b02ebda37f3d444674dc8f2adbf,erry Zhao <jerryz123@berkeley.edu>, 2021-05-10 18:14:24 -0700, , tltoaxi4 block axi4 writeacks indefinitely 2805,,
5,fffab158f747f775a663621d3c73ec3a8efe965a,enry Cook <henry@sifive.com>, 2021-05-10 16:35:47 -0700, , update contributing.md 2834 add instruction signing chip alliance cla,,
6,b888d0d0eb9975344292d695072e7a9b438cefbb,iuyang Liu <liu@jiuyang.me>, 2021-05-06 20:50:01 +0000, , deprecate 2809,,
7,3a6449aaf719378557d431e5da421af0898059f4,iuyang Liu <liu@jiuyang.me>, 2021-05-06 20:49:06 +0000, , convert testharness chisel3 work around compatibility mode naming issue 2811 convert testharness chisel3 work around compatibility mode naming issue explicit tieoff axi4 bundle use dontcare,,
8,1f869b3fd490d2d1770d0b4515ce93572d4b0137,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-05-04 14:52:26 -0700, , tlb deduplicate one per tlbentry 2833,,
9,f2f3a1b32643e1bb3a1a9f71ec04435da7b50924,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-05-03 23:14:42 -0700, , dcache doe block acquire probeack outstanding release 2832 dcache doe block acquire probeack outstanding release include bit address comparison eliminate false positive tl_out_a block acquire pending release_ack include address comparison eliminate false positive tl_out_a block acquire pending release_ack use s2_req.addr address comparison improve timing,,
10,86a2f2cca699f149bcc082ef2828654a0a4e3f4b,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 23:32:07 -0700, , fix dtim prop issue 2822 fix dtim prop issue convert putpartials putfulls mask full avoid rmw rework fix since dovetail dtim fix authored andrew waterman andrew sifive.com,,
11,d56e21658d23d2d97858a6dbbd93cbe9e19444c7,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 23:31:54 -0700, , prevent tlwidthwidget generating output 2815 prevent tlwidthwidget generating output widening widthwidgets contain uninitialized data register first transaction widget may propagate register content bus logically correct propagates violating constraint never provide payload valid xact fix propagating in.bits.data rather register register written least cheaper resetting register add comment widthwidget fix authored andrew waterman andrew sifive.com,,
12,fbe0bb01dbd4bd5625a968f9fa1ac1bcef09bb26,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:51:37 -0700, , prevent prop speculative fdiv fsqrt instruction 2821 since state transition divider depend data value in.ready signal becomes input data fact becomes problematic speculative instruction since state might yet initialized authored andrew waterman andrew sifive.com,,
13,fdee7f7431d96588dcbfdd8fda79b993ac2e99d3,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:51:23 -0700, , fix csrrsi csrrci rv32e core 2820 rs1 ignored determining whether access read write csr instruction unaffected rv32i rv64i core unaffected caboose rocket rv32e affected bullet authored andrew waterman andrew sifive.com,,
14,153ee88017b66aa6842ab36bb31d88fedad98dbe,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:51:04 -0700, , suppress propagation rocket itim 2819 itim writes implemented rmw operation cause itim read thus initializing itim cause leak full word itim writes need rmw suppress leaking special case conveniently already require tims initialized full word writes ecc purpose preventing leaking full word write case suffices authored andrew waterman andrew sifive.com,,
15,2e95a93de2095dbd55563efa30d52acf9d0020e3,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:50:39 -0700, , fix prop issue 2818 fix prop issue let req.cmd field become else make req.ready become confuses rocket core fix regression introduced fix wrong command sent first slave port access authored andrew waterman andrew sifive.com,,
16,5ef0be42980321564f1eb7b0c103272733884beb,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:50:14 -0700, , attempt cover non existent mode counter 2817 attempt cover non existent mode counter modification logic cover non existent mode counter authored andrew waterman andrew sifive.com authored umer imran umerimran,,
17,7e1596b35b6a73aef4e30f1e78f0d054baf8dfc8,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-18 18:48:28 -0700, , suppress scie assertion instruction valid 2816 fix prop issue authored andrew waterman andrew sifive.com,,
18,ba262dfe521c1602e8a5d66f5fa7f5f5c2685c6b,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-04-09 15:35:23 -0700, , core tlb cacheable 2808,,
19,025184e1a0fdd8338eb0f66ad9ab33587b619854,ndrew Waterman <andrew@sifive.com>, 2021-03-31 16:10:55 -0700,2804, merge pull request 2804 chipsalliance fix scratchpad ecc fix scratchpad ecc bug,,
20,d929bfb6b9cda6433f16d6910a60100b7e1e033a,ndrew Waterman <andrew@sifive.com>, 2021-03-31 00:30:10 -0700, , fix scratchpad ecc bug store immediately followed load address load detects ecc error corresponding old content store fails take effect affect data scratchpad,,
21,210c4b5ffc928c30b8321443fb9369ef65bfd942,iuyang Liu <liu@jiuyang.me>, 2021-03-23 19:31:14 +0000, , update latest chisel remove chisel3.core 2797 authored jack koenig koenig sifive.com,,
22,173e7806bb1e8a57963aebb04bdc7d183539bdc6,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-03-22 18:55:09 -0700, , non power round robin select 2798,,
23,ca2567ebc200e7027cbbe8c2d3e70378c6bab445,homas Swanson <tomswanson4444@gmail.com>, 2021-02-26 09:41:28 -0800, , add basefpgaconfig 2787,,
24,f9397cf984a7de86d61803e38c07b439a61d2ab2,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-02-26 08:57:03 -0800, , tlmonitor wrong opcode checked unused channel get message 2788,,
25,8f9149faf01fec9725d08c31c9c0bb5341f5e999,enry Cook <henry@sifive.com>, 2021-02-11 11:46:51 -0800,2779, merge pull request 2779 jerryz123 tracegen fix tracegen observe dmem.ordered attempting fence,,
26,da5edcb3ad1c45ec7660be68b6d050763801688d,enry Cook <henry@sifive.com>, 2021-02-11 11:45:49 -0800,2782, merge pull request 2782 mbs0221 timebase support timebase frequency cpu node device tree,,
27,c7399e814a5eabae2b30f6a07b3679c830862f87,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-02-04 16:35:00 -0800, , remove extra space info extension version 2784,,
28,b00582ef88687810ecd8f8b7a623869ab51c13ef,enshan Mei <mbs2021@163.com>, 2021-02-02 16:09:14 +0800, , merge branch master http github.com mbs0221 rocket chip head,,
29,716d4b5a8dc11da880b93471acb91e81d4739bea,enshan Mei <mbs2021@163.com>, 2021-02-01 18:21:56 +0800, , add timebase frequency property cpu node dts file modified src main scala diplomacy resources.scala modified src main scala subsystem,,
30,6e2ec28dd47fffef72797c40229568ac0a368feb,erry Zhao <jerryz123@berkeley.edu>, 2021-01-26 10:31:20 -0800, , tracegen observe dmem.ordered attempting fence,,
31,c095dbc8fd7b4097a0540266bac3336fdef4b0d4,enry Cook <henry@sifive.com>, 2021-01-07 17:42:42 -0800,2500, merge pull request 2500 chipsalliance deprecation 1.3 deprecate several legacy apis,,
32,1cae5f92a2204258966c28a427b82deb5efb684c,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2021-01-04 17:07:48 -0800, , round robin select wrong 2771,,
33,4c66d8389ce78aaff3ea8835ab024291b7c8777b,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-30 07:40:00 -0800, , cache tilelink channel drive amba prot bit last connect 2770,,
34,57bfe1e2fbbcda251ac6f3565c1dec5c5750fd67,egan Wachs <megan@sifive.com>, 2020-12-23 11:17:22 -0800,2764, merge pull request 2764 chipsalliance bump chipsel firrtl 3.4.1.x bump chisel firrtl along 3.4.1.x,,
35,a7b016e46e22e4fdc013357051e30511f80df082,egan Wachs <megan@sifive.com>, 2020-12-18 09:39:01 -0800, , update wit manifest.json,,
36,24a529b0cbb0f24fdf8994a60b7c6f9bdbbfd387,egan Wachs <megan@sifive.com>, 2020-12-18 09:37:52 -0800, , update wit manifest.json,,
37,5bb3ef4246515a8d4baff527f58bdd1b18ac5d1c,egan Wachs <megan@sifive.com>, 2020-12-17 21:12:23 -0800, , bump chisel version 3.4.1 naming plugin,,
38,5a7bb56f535754637fdc82612887ab56a90a8965,egan Wachs <megan@sifive.com>, 2020-12-17 21:11:31 -0800, , bump firrtl along 1.4.x branch,,
39,99b7ec9b910345ad36b4942fac8e798ed8ed3aff,egan Wachs <megan@sifive.com>, 2020-12-17 21:10:56 -0800, , bump chisel3 along 3.4.x branch,,
40,00d9e02c1901d0285f22eefec7c25073fb90e4f1,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-15 13:36:18 -0800, , longer necessary chisel3._ 2762,,
41,16ba330cb98f7545fe3866a5096699b236cb5141,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-07 12:34:52 -0800, , compile warning dcache 2758,,
42,a49ae47543b9a7b30168c7daba181b364058aff7,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-05 18:52:59 -0800, , compile warning remove unreachable code 2757,,
43,73a6fd8f12fcd4a5bd8a16bbf825c7f06e87b079,iuyang Liu <liu@jiuyang.me>, 2020-12-05 09:13:42 +0800,2755, merge pull request 2755 chipsalliance icache ccover fix fix ccover bug,,
44,c6b3844732814f0ecc3d331da5a1ffa3a90257f5,iuyang Liu <liu@jiuyang.me>, 2020-12-04 23:15:57 +0000, , fix ccover bug modified ccover guarded refill_done cover last beat corruption use refillerror fix,,
45,8d65cc0dcb446e2292161ccb0fce3eca2ba08fdc,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-04 12:34:50 -0800, , tilelink warning 2754 deprecate move slave monitor.scala remove remove tilelink monitor.scala addresshelper support emit safe fast assumed address exists tilelink unresolved feedback 2505 remove deprecated,,
46,3b115552fc6db3b22eb81a005f2203d3ad6d0273,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-12-04 09:31:30 -0800, , setassoclru initialize state 2753 authored andrew waterman andrew sifive.com,,
47,58a0e1052570e42caafd9987ed0146dd012c57df,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-11-26 09:34:51 -0800, , ptw.scala enabling configurable tlb set way 2748 ptw.scala enabling configurable tlb set way sfence precise search l2tlb valid array dimension ram vec nways nsets  authored nikos papadopoulos ncpapad,,
48,e50ce4673082c83cbfba1b983bd1acf727d46d5e,egan Wachs <megan@sifive.com>, 2020-11-25 08:29:18 -0800,2747, merge pull request 2747 steinegger master fix minor issue readme adding code debug,,
49,c7584f8e8c3214addac55dc88f62d4cff3d87221,tefan Steinegger <51908919+Steinegger@users.noreply.github.com>, 2020-11-25 14:00:07 +0100, , fix minor issue readme adding code debug,,
50,ee9cdcdbc12ae4d9df5635f5422e3035d286dc32,ndrew Waterman <andrew@sifive.com>, 2020-11-20 17:36:40 -0800,2739, merge pull request 2739 chipsalliance noisy drop perf fix fix two noisy drop performance bug,,
51,f3dcdc07d4ee2b6e52129e82472525477202227b,ndrew Waterman <andrew@sifive.com>, 2020-11-18 15:08:39 -0800, , fix perf.blocked hint signal d_address_inc valid d.valid true precisely d.bits.opcode valid unblocking core optimal cycle case seems happen practice noisy drop since d.bits.opcode sometimes releaseack whereas otherwise d.bits.opcode almost always grantdata correctness issue,,
52,55383be5086ea1aceb96a88a8e0ee758a51842ad,ndrew Waterman <andrew@sifive.com>, 2020-11-18 15:14:03 -0800, , use noisy drop would reduce performance channel tshr occupied wish evict clean line silently drop line rather waiting tshr become available otherwise stretch miss latency,,
53,2afbbc453ee186766ad91833397103c5ee8a02c4,enry Cook <henry@sifive.com>, 2020-11-19 15:59:10 -0800, , update src main scala tilelink authored megan wachs megan sifive.com,,
54,147bdcc4a26c74e5d7a47e3d667d456699d6d11f,enry Cook <henry@sifive.com>, 2020-11-17 16:45:09 -0800,2641, merge pull request 2641 chipsalliance beu interrupt cdc hcook define use tileprcidomain,,
55,eb186d02923050cf92c4cdd27216a005d27be9f9,enry Cook <henry@sifive.com>, 2020-11-17 16:44:39 -0800,2719, merge pull request 2719 chipsalliance avoid subsystem implicit clock avoid subsystem implicit clock,,
56,d585e68013baf46fb48878093304408c9219b76e,enry Cook <henry@sifive.com>, 2020-11-17 13:09:20 -0800, , tile add backwards compatibility trace broadcast node,,
57,e3f3b640c224a18f219c0abd581f437f58d7e4a2,enry Cook <henry@sifive.com>, 2020-04-09 16:12:11 -0700, , amba add deprecation old style registerrouter class,,
58,676ccddd762db665be25d9a0e36885c544bd31d4,enry Cook <henry@sifive.com>, 2020-04-06 22:19:41 -0700, , regmapper update regmap test,,
59,de38a3f814eecd47f3083802e6b5b4f775173b09,enry Cook <henry@sifive.com>, 2020-04-06 22:19:14 -0700, , tilelink buswrapper leave fromport,,
60,3ce03d64ea91e55e9f84dfa3a22fce6bc7ca18da,enry Cook <henry@sifive.com>, 2020-04-06 20:24:54 -0700, , tilelink update example register router move example package,,
61,9c2b67e668cf611e5d8816bf01307048e6c49f37,enry Cook <henry@sifive.com>, 2020-04-06 19:47:18 -0700, , tilelink deprecate tlbuswrapper trait attachment method,,
62,6062938237a3e3daa723980234852df4f4909eb6,enry Cook <henry@sifive.com>, 2020-04-06 10:48:53 -0700, , regmapper registerrouter comment,,
63,b5ffb9855bdbf77f4b3b65fe2cc0a786789ccc9b,enry Cook <henry@sifive.com>, 2020-04-06 10:48:32 -0700, , tilelink registerrouter comment deprecation,,
64,00ac7b32b1a1734efd81ec6cdb4021117f0b029b,enry Cook <henry@sifive.com>, 2020-01-22 16:47:52 -0800, , tilelink add deprecation annos friend tlregmodule tlregbundle replaced single trait,,
65,dab765b196d229bdb956534d48f46dd8b231e984,enry Cook <henry@sifive.com>, 2020-11-13 15:14:27 -0800, , merge remote tracking branch origin avoid subsystem implicit clock beu interrupt cdc hcook,,
66,b5d797a435e04400281a886c72ee1cfb09e90d88,egan Wachs <megan@sifive.com>, 2020-11-13 11:14:06 -0800,2718, merge pull request 2718 chipsalliance plic reg descs plic priority regfielddesc fix one,,
67,5c6d174cc658445f7cef1fc40f4424aaa003a10c,enry Cook <henry@sifive.com>, 2020-10-28 10:12:02 -0700, , update import based scalafix rebasing,,
68,2a7cc474bc6251407dc18a81efd5b3341f28ad45,enry Cook <henry@sifive.com>, 2020-09-28 14:02:20 -0700, , tile use tile trace interface,,
69,8054821518c89ee29b208a9d2e84b904cd493a1c,enry Cook <henry@sifive.com>, 2020-09-28 14:01:35 -0700, , util,,
70,a8d37cf87d9da1fedd74841de2c131a4e4b010df,enry Cook <henry@sifive.com>, 2020-09-25 17:31:30 -0700, , util type class implicit blockable,,
71,3fac6f749a00f8bbff8a51aefe88942c23fe2a65,enry Cook <henry@sifive.com>, 2020-09-18 19:00:23 -0700, , differentiate,,
72,564b15a5a98b99cc64e7fae030339146b00e243f,enry Cook <henry@sifive.com>, 2020-09-18 18:55:28 -0700, , diplomacy prci adjust crossingtype location type hierarchy,,
73,5881c8254f16f316d6ae69283f04eeb3131effa1,enry Cook <henry@sifive.com>, 2020-09-16 21:07:13 -0700, , tile preserve bind query slavenode,,
74,1deb82ed042765757011c5a20986a03ed1f1429b,enry Cook <henry@sifive.com>, 2020-09-16 20:56:23 -0700, , util fix counter saturate,,
75,aa6e2940137623e3c859b4ba96afb43a9e0f817e,enry Cook <henry@sifive.com>, 2020-09-16 19:56:24 -0700, , revert ensure trace.valid async reset reverts commit,,
76,fd84f137a52e7ce485cefc37fa947d1804080b82,enry Cook <henry@sifive.com>, 2020-09-16 19:49:01 -0700, , prci add use crossinghelpers control presence,,
77,0f79434e4ce5a9cdb18f3b37495a6569158f986d,enry Cook <henry@sifive.com>, 2020-09-16 19:46:37 -0700, , diplomacy implies clock,,
78,fdecc969dbcffa6fcc871cd45fab03d2b6d46880,enry Cook <henry@sifive.com>, 2020-09-14 15:08:04 -0700, , block reset support blocking stretched amount cycle,,
79,0e38f02c05440ddd17697f837f4ff64f9b407a9b,enry Cook <henry@sifive.com>, 2020-09-16 16:32:53 -0700, , interrupt inttempnode,,
80,68a92a1592cb6645f272c999f7f2d089a3a40e55,enry Cook <henry@sifive.com>, 2020-09-16 16:32:18 -0700, , rational crossing dont deq,,
81,fc557e564bbfcab8714448817568f73bd58755e0,enry Cook <henry@sifive.com>, 2020-09-14 17:24:31 -0700, , prci get aggresive shouldbeinlined various adapter wrapper,,
82,533feb0ba23355c28e30f5389704e2de31cb5a46,erry Zhao <jerryz123@berkeley.edu>, 2020-08-24 11:18:45 -0700, , expose control take field,,
83,52f3449185e1e2db57fa9bd604545a2ede38780f,enry Cook <henry@sifive.com>, 2020-09-11 13:03:12 -0700, , prci alternate clock domain constructor,,
84,183cdc6291ed58942ab9ee7af7b85a2c28ee87f1,enry Cook <henry@sifive.com>, 2020-09-11 12:20:59 -0700, , tile provide reset domain container intended hold component need asynchronously reset,,
85,628a6a6d0ddecb8a7b824d51f490fd2fbf98d78e,enry Cook <henry@sifive.com>, 2020-09-11 12:20:45 -0700, , update add interrupt version,,
86,d90a72490828eb83d833df05173ca93935ef56ea,enry Cook <henry@sifive.com>, 2020-09-08 12:55:35 -0700, , revert use unmodified possibly async reset notification port reverts commit,,
87,dfae384988220ba14cb034c35f6fcef931eb7e34,enry Cook <henry@sifive.com>, 2020-09-08 12:55:24 -0700, , revert revise trace.valid gating method relieve timing reset reverts commit,,
88,54bb3e19342d3debba4eabc8f0db605522530fb3,enry Cook <henry@sifive.com>, 2020-09-08 12:48:37 -0700, , revert move beu interrupt crossing source register tile reverts commit,,
89,68ff5ce75d4e1ef4fd62375da4a8d606869aa582,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-30 08:38:55 -0700, , move beu interrupt crossing source register tile,,
90,06f39ae96706ff4fcd4d916fdb4caf01974601d3,avid Biancolin <david.biancolin@gmail.com>, 2020-11-13 10:53:01 -0800, , prci provide ibus clock sbus basesubsystem,,
91,71218beadf7869b7e1c9c381217f930143cf4d46,enry Cook <henry@sifive.com>, 2020-11-13 09:27:01 -0800,2729, merge pull request 2729 chipsalliance elaboration artefact renames allow renames multiple target memorypathtoken,,
92,e1967aa89130145772926302c05e9f2c5974560d,egan Wachs <megan@sifive.com>, 2020-11-10 20:56:42 -0800, , plic add missing comma,,
93,942708d615fcc40eb8baf4c277443eea2e3fc9f7,egan Wachs <megan@sifive.com>, 2020-11-09 14:33:47 -0800, , update src main scala device tilelink plic.scala,,
94,017c962bb5aaa3f663b9db103eab47cbe9555ca3,egan Wachs <megan@sifive.com>, 2020-11-09 14:07:54 -0800, , plic explicitly name priority register avoid one confusion,,
95,d1c0c318ef54cd0d9b0dfb6d542251a57a59fb28,egan Wachs <megan@sifive.com>, 2020-11-03 14:46:08 -0800, , plic use named constant instead hardcoded value,,
96,12da135df51ed89467d6a509cf5a2b3816116d2d,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-11-13 06:45:14 -0700, , nmi implementation 2711,,
97,63b76488fd69e84623f4c173b48959c9b36c6b12,ira Tsao <59819053+kiratsao@users.noreply.github.com>, 2020-11-13 15:01:16 +0800, , rocket update zfh 2723,,
98,614f2fd8af6f54f4b78c7ea2308ee79353bcadc5,ndrew Waterman <andrew@sifive.com>, 2020-11-12 21:14:49 -0800,2730, merge pull request 2730 chipsalliance fix pwr vipt fix regression introduced 407496940 m_pwr command,,
99,13171a49142de81522ce047db71264915d126302,ndrew Waterman <andrew@sifive.com>, 2020-11-12 18:38:39 -0800, , fix regression introduced 407496940 m_pwr command partial writes word hazard checked properly vipt cache page size way size,,
100,95cf1d92283f51402c367ecdd50f680645ce8d63,lbert Chen <albert.chen@sifive.com>, 2020-11-12 15:48:15 -0800, , handle single ref case,,
101,02fd8dafe2558f318bf6c99a662a155bd6955fe2,lbert Chen <albert.chen@sifive.com>, 2020-11-12 15:32:18 -0800, , allow renames multiple target memorypathtoken,,
102,e78099552913788b8e45cb4a7731b53fd5ddaa29,avid Biancolin <david.biancolin@gmail.com>, 2020-11-12 12:07:53 -0800, , extend clocksinkdomain,,
103,923ec05edecbbf509f614573b728ce8d029698aa,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-11-11 18:28:16 -0800,2727, merge pull request 2727 chipsalliance elaboration artefact annotation add,,
104,fda1670c8c0cf07f3fd0384605c9af9ac4daecf8,lbert Chen <albert.chen@sifive.com>, 2020-11-11 16:55:36 -0800, , actually run scalafix,,
105,5884d3926c05d49fbd3880bc9388c97bed7b7b92,lbert Chen <albert.chen@sifive.com>, 2020-11-11 16:15:51 -0800, , run scalafix,,
106,0049f6ee08e88c6736800789ea7a90e8555d50f1,enry Cook <henry@sifive.com>, 2020-11-11 12:59:58 -0800,2725, merge pull request 2725 timsnyder siv create targetdirkey create targetdirkey expose stage target dir config,,
107,36a610ff517e4d1bb519191f9c96ae7ad5d01e01,lbert Chen <albert.chen@sifive.com>, 2020-11-11 11:18:34 -0800, , add,,
108,75c01f1bcadf18a7977c6298877ad7f97169875c,avid Biancolin <david.biancolin@gmail.com>, 2020-11-10 21:53:20 -0800,2724, merge pull request 2724 chipsalliance bus crossing misc add optional mbus crossing misc xtype bus frequency config mixins,,
109,9033a1d77bd6e86b6713a62bb85fd934c2c2907c,im Snyder <timothy.snyder@sifive.com>, 2020-11-10 21:32:06 +0000, , cleanup stupid tab unused config import,,
110,1c5c9c004fb2e9be2e916aa9744a8522a75234b8,im Snyder <timothy.snyder@sifive.com>, 2020-11-10 21:26:08 +0000, , adjust addition targetdirkey better reflect value coming cli,,
111,7a1ebd872bcc5cb76a56bde04db21db3765def39,im Snyder <timothy.snyder@sifive.com>, 2020-11-10 20:11:44 +0000, , create targetdirkey targetdirkey field string get populated preelaboration,,
112,19764825f7be0712e8a5bc4db4fa209348cd108d,avid Biancolin <david.biancolin@gmail.com>, 2020-11-10 10:16:06 -0800, , add switch disable drivefrommaster behavior topos,,
113,974a67fea0e0fc9278f4e52917ee42df0c60ff8a,avid Biancolin <david.biancolin@gmail.com>, 2020-11-10 09:33:40 -0800, , add config mixins xtype freq common bus,,
114,d6f7b30223fbca64b4b5cbe9021ba131abad08d0,avid Biancolin <david.biancolin@gmail.com>, 2020-11-10 09:32:06 -0800, , allow mbus crossing,,
115,577994e38e3115cafa3a232b0fc60584aacb996e,ndrew Waterman <andrew@sifive.com>, 2020-11-09 20:11:18 -0800,2714, merge pull request 2714 chipsalliance fix noisy drop fix regression introduced,,
116,ea701a19b1c504ad2755e58f0369dea7ac0ad541,ndrew Waterman <andrew@sifive.com>, 2020-11-08 15:28:01 -0800, , fix regression introduced introduced deadlock couple day ago,,
117,db3b768a1e4c8d43d477dd4e9f43e9b7f2c85a4e,iuyang Liu <liu@jiuyang.me>, 2020-11-09 23:08:16 +0000,2670, fix date readme 2710 related 2670,,
118,59bd63ce8984b47f718d00ee76964d046e7de731,avid Biancolin <david.biancolin@gmail.com>, 2020-11-09 00:30:18 -0800,2689, merge pull request 2689 jerryz123 patch prci fix use adapternodes instead identitynodes,,
119,9f44dbc1944ec74386f77ab57da4c743a903a6bb,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 22:04:14 -0800, , prci provide require message in.size,,
120,411ea4913cca03bf1f361be914b2364bcb3be7c5,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 22:01:48 -0800, , eschew use subsystem implicit clock clint,,
121,4efa34286083f1e4e05acaeae7c19ceb483141b6,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 22:01:16 -0800, , eschew use subsystem implicit clock,,
122,1aed58df57ece972afddd26066f905d45f174146,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 22:00:09 -0800, , eschew use subsystem implicit clock plic intbus wrapper,,
123,6ab8120629fe81899e5720a3bcf4caeee8b0b5f8,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 21:58:08 -0800, , eschew use subsystem implicit clock bootrom,,
124,11df048d853c04481d2213dbccced8b1ddd5edaa,avid Biancolin <david.biancolin@gmail.com>, 2020-11-08 21:49:45 -0800, , eschew use subsystem implicit clock rtc mixin,,
125,58a8d8f98b854a794c4ccf0cbde8af3f76043fc5,egan Wachs <megan@sifive.com>, 2020-11-06 15:09:01 -0800,2547, merge pull request 2547 chipsalliance synchonizer reg dedup fix dedup issue,,
126,1840bb3014f19b3a7f60d8eae2a6b05938924c5b,ack Koenig <koenig@sifive.com>, 2020-11-06 09:20:29 -0800,2694, merge pull request 2694 chipsalliance bump chisel bump chisel along 3.4.x release branch,,
127,bcd6e69040ab681e235b8a4cf6cd9696f280ff8e,ack Koenig <koenig@sifive.com>, 2020-10-30 10:38:35 -0700, , bump chisel along 3.4.x release branch,,
128,d487a83d810df57b1251054559d7d3133f30bc64,egan Wachs <megan@sifive.com>, 2020-11-03 10:06:51 -0800, , merge remote tracking branch origin master synchonizer reg dedup,,
129,402614412e01e373f387ec63c31f7b65b1b4e1ca,egan Wachs <megan@sifive.com>, 2020-11-03 09:07:17 -0800,2685, merge pull request 2685 chipsalliance physical filter doc physicalfilter add regfielddesc scaladoc,,
130,449f53d8a1c937f3d557e49bdfb43364f684d39f,ndrew Waterman <andrew@sifive.com>, 2020-11-02 23:17:44 -0800, , ignore pause instruction 2700 since use cycle counter determine unpause pause cycle counter count,,
131,79dd73a38c4b6ba8f2261b1f24bd6fa7094b1316,ndrew Waterman <andrew@sifive.com>, 2020-11-02 21:43:36 -0800,2696, merge pull request 2696 chipsalliance noisy drop support noisy drop,,
132,b54f305f9178c01c8944e3d7d5ef933606fe6901,egan Wachs <megan@sifive.com>, 2020-10-27 13:31:09 -0700, , update src main scala device tilelink,,
133,b5f888025fab4d93e17eb21878a72784b60c8060,egan Wachs <megan@sifive.com>, 2020-10-27 09:43:48 -0700, , apply suggestion code review,,
134,bf4a72cb4725a38047f2b865ab5287a51c070976,egan Wachs <megan@sifive.com>, 2020-10-26 22:05:16 -0700, , physicalfilter refactor initialization code,,
135,70603c98f84ef06f2402cf84e1c3dbdfc87c764f,egan Wachs <megan@sifive.com>, 2020-10-26 20:23:08 -0700, , physicalfilter add regfielddesc scaladoc,,
136,2040099f2745191373dc3cf4f9bda732b2416752,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-11-02 17:02:55 -0800, , csr mcountinhibit 2693 csr mcountinhibit mcountinhibit bit tied zero csr.firsthpm,,
137,6e20b32989a0f16c6fa4f1f1c0103bb55b84f844,ndrew Waterman <andrew@sifive.com>, 2020-11-01 00:42:03 -0700, , support noisy drop reduces latency inclusion coherence miss exchange additional channel traffic disabled using broadcast hub improve latency,,
138,407496940311a0f0e8ec24627d93a7b839692ac6,ndrew Waterman <andrew@sifive.com>, 2020-11-02 12:51:25 -0800,2697, merge pull request 2697 chipsalliance dcache explicit idx support specifying cache index aliasing possible,,
139,9b24d361423a9356640abed2f53d6d5ec5ae1969,egan Wachs <megan@sifive.com>, 2020-07-02 16:40:41 -0700, , make dont end two identical module update src main scala util update src main scala util,,
140,1b9b97bcedb803e06ea32dad9e7d7c9cc4095e6f,ndrew Waterman <andrew@sifive.com>, 2020-11-01 16:45:19 -0800, , support specifying cache index aliasing possible since physical address legally live multiple place cache support aliasing expose additional degree freedom useful decoupled accelerator whose memory address converted front use physical address directly often access wrong set causing aliasing miss happen know alias likely use new mechanism choose change non aliasing case,,
141,630600d860a0ff0ec1e290931d301cc6f2b96fe0,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-29 11:22:18 -0700, , ptw count pte_miss leaf walk level 2692,,
142,3630904e42cbb93c4cae2f60aaf285e8603ba2dc,erry Zhao <jerryz123@berkeley.edu>, 2020-10-28 17:02:25 -0700, , prci fix use adapternodes instead identitynodes identity node perform initial assignment cause outwards reset receive assignment asyncreset bool type,,
143,1db05c5c0bd145584d601f49ec4c70a382fcb931,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-28 16:36:03 -0700, , ptw count pte_hit miss l2tlb hit 2688,,
144,45ce64988238293eb2ecab8e7bcea8751f397a1d,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-10-28 13:11:14 -0700,2674, merge pull request 2674 chipsalliance select helper add select combinators,,
145,1c45214aa9b403ca7b51f5c854be648a2a86bfc2,iuyang Liu <liu@jiuyang.me>, 2020-10-28 15:10:40 +0800,2654, merge pull request 2654 chipsalliance mill add mill build system,,
146,529f71a13e2101b26f934c6574da8a410d07ffc6,iuyang liu <liujiuyang1994@gmail.com>, 2020-10-06 03:02:50 +0000, , update wit dependency,,
147,69e6315fe766103ec208f64f84b4e2a4dacfdaf3,iuyang liu <liujiuyang1994@gmail.com>, 2020-09-03 17:23:29 +0000, , finish mill build system,,
148,d6bd3c61993637c3f10544c59e861fae8af29f39,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-10-27 09:20:14 -0700,2684, merge pull request 2684 chipsalliance built device params builtindevices optional instantiation adapter,,
149,53c43633b270451df304e453310a6cd2e907ca63,enry Cook <henry@sifive.com>, 2020-10-26 16:45:40 -0700,2676, merge pull request 2676 chipsalliance improve amba improvement amba axi4 adapter,,
150,15431eec3a7c1434ee9cf0b36234e39cce9c3a2a,yan Macdonald <rmac@sifive.com>, 2020-10-26 15:52:23 -0700, , builtindevices optional instantiation adapter,,
151,b35c2f49cd49cc2a603c3754a30cf19405ead2cc,lbert Chen <albert.chen@sifive.com>, 2020-10-26 14:07:39 -0700, , code review suggestion,,
152,c5db42d93c8b00d81ab4ecd35edc8acb515d4baa,enry Cook <henry@sifive.com>, 2020-10-23 09:33:41 -0700, , axi4 change axid scaladoc,,
153,53620051d18d19747d2af572bf9bb6c7f9f5808a,enry Cook <henry@sifive.com>, 2020-10-22 12:56:22 -0700, , util remove unused,,
154,aa9de9870ad06b48aa6ac0f9cf42037e3cef9d03,enry Cook <henry@sifive.com>, 2020-10-22 12:29:53 -0700, , useryanker scaladoc,,
155,81f10d2c6db8832367756cf017b4bfc6b67a682a,enry Cook <henry@sifive.com>, 2020-10-22 12:24:07 -0700, , idindexer require msg scaladoc,,
156,f0c67c81b324fb0c95b3dbc6cb7bb82ec6a76dce,enry Cook <henry@sifive.com>, 2020-10-20 15:36:58 -0700, , idindexer better temp val name,,
157,645224a63f9af982b4c882b382ccc5241431126b,enry Cook <henry@sifive.com>, 2020-10-22 12:51:12 -0700, , deinterleaver comment cleanup better func name,,
158,87576a6f25537a72c4908da43360b83305303c09,enry Cook <henry@sifive.com>, 2020-10-21 17:30:09 -0700, , deinterleaver require msg scaladoc,,
159,9ed7f907865cbba2b62ab5e77ae0ed0c05cc39a5,enry Cook <henry@sifive.com>, 2020-10-21 17:23:02 -0700, , deinterleaver circuitidentity,,
160,86a7db36a55fe1a3f3624cdc084aeeb06cabad0c,enry Cook <henry@sifive.com>, 2020-10-20 15:31:34 -0700, , deinterleaver clarify maxflightperid used depth,,
161,06106cbdeb6ee8f394ad4f61e767c3e9efd8ecce,enry Cook <henry@sifive.com>, 2020-10-20 16:23:29 -0700, , tltoaxi4 unify code path deprecate stripbits remove unused annotation,,
162,be901728183f56a8371c31a6eb7f99c45bbd543c,enry Cook <henry@sifive.com>, 2020-10-20 15:52:33 -0700, , tltoaxi4 use common sort function,,
163,cad41fe0e8a2c9fad3843965f5c01d07b7cef111,lbert Chen <albert.chen@sifive.com>, 2020-10-26 12:04:17 -0700, , add select mdoc,,
164,fe1ba112be07b0c78db9cb9019f032d9d751c4fe,lbert Chen <albert.chen@sifive.com>, 2020-10-21 15:15:36 -0700, , add select combinators,,
165,78e26ed4dc5bec47fd5a0d3907873a7753b13115,ndrew Waterman <andrew@sifive.com>, 2020-10-24 23:18:34 -0700,2206, merge pull request 2206 chipsalliance mprv implement updated mprv proposal,,
166,6cb2b2af605467945cfd68f05db6e95941ec92b9,ndrew Waterman <andrew@sifive.com>, 2019-11-19 18:40:15 -0800,427, implement updated mprv proposal see http github.com riscv riscv isa manual issue 427,,
167,bb2667e87994f9973f7129659f7146cb08039410,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-10-23 15:44:58 -0700,2680, merge pull request 2680 chipsalliance loosen bundle requirement loosen node bundle accessor requirement,,
168,957fd7a0f06de4fa2cfa5516e5ba82d892b73953,lbert Chen <albert.chen@sifive.com>, 2020-10-23 13:12:38 -0700, , code review suggestion,,
169,ddb2b52b62457cba9b7f44c9b5a4c4662098117b,lbert Chen <albert.chen@sifive.com>, 2020-10-23 10:46:51 -0700, , loosen node bundle accessor requirement,,
170,bac4a0f4dcf8011cfd38880364245e9e84898b5e,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-23 10:28:40 -0700, , idpool infer width 2679,,
171,a63440f6c59c0b6186229cfb9f014e7a3b712850,ndrew Waterman <andrew@sifive.com>, 2020-10-22 20:55:39 -0700,2678, merge pull request 2678 chipsalliance ext add extension opcodes object model description,,
172,42a58abafe25263a1679b5f98cfddfcfa2d956d1,ndrew Waterman <andrew@sifive.com>, 2020-06-24 21:18:32 -0700, , add extension opcodes object model description,,
173,d4359da19c0485e8f1f4cc58f749e49b1117665d,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-22 14:42:48 -0700, , idpool reginit reset literal value 2677,,
174,fea436531a827969e193d0642102f2040677073e,enry Cook <henry@sifive.com>, 2020-10-22 12:59:34 -0700, , axi4 dont include around string dont want interpreted graphml xml tag 2638,,
175,7567c8beb1c0f17bf6f78ec4c48a853fd47d9db3,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-22 09:05:36 -0700, , tilelink monitor channel allow release report param 2675,,
176,951c06b30d3842d9a25362ed63074905b9fd357b,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-21 18:34:38 -0700, , idpool synthesis timing enhancement argument option 2673 idpool simplify select1 priorityencoder idpool argument pre calculating valid select chisel width interference idpool argument revocableselect downgrade alloc interface irrevocable readyvalid,,
177,da85cbb9d4991792eb315f3ab8c16c55bd3030b1,iuyang Liu <liu@jiuyang.me>, 2020-10-21 16:45:17 +0800,2671, merge pull request 2671 wsong83 patch fix type mismatch using withextmemsize,,
178,2d6e99b8315a3fe72d91f1b2883176b5c444896e,ei Song (å®å¨) <wsong83@gmail.com>, 2020-10-21 14:39:12 +0800, , fix type mismatch using withextmemsize,,
179,a002166a39a2931415a3d8fcd379915ca7b90b10,avid Biancolin <david.biancolin@gmail.com>, 2020-10-16 08:31:44 -0400,2666, merge pull request 2666 chipsalliance diplo reset sync prci add pair diplomatic reset synchronizer,,
180,7b50656bbdbc9d0d49ffefe6f2dc7f24622dff7f,avid Biancolin <david.biancolin@gmail.com>, 2020-10-13 14:39:37 -0700, , prci add pair diplomatic reset synchronizer,,
181,d056461b387f410d0a785f66373153de47d642b2,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-10-15 13:53:48 -0700, , ptwperfevents pte_miss hit l2hit 2668,,
182,27485421cc50948b3a6d31bf8da4282ecab29a7b,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-10-15 12:32:22 -0700,2667, merge pull request 2667 chipsalliance trigger bundle clonetype debug val member exttrigger bundle compatibility clonetype,,
183,33126054b2055929628bb376db001059e915dde3,yan Macdonald <rmac@sifive.com>, 2020-10-14 18:16:13 -0700, , debug val member exttrigger bundle compatbility clonetype,,
184,b6ee9711eae64fd86fa00e7515654db82b0533c4,ack Koenig <koenig@sifive.com>, 2020-10-14 15:54:22 -0700,2657, merge pull request 2657 chipsalliance brrmorre rename debug rename debug,,
185,f05f7726b760d4e9fbaca1c3d5a21cb47ce35b19,ack Koenig <koenig@sifive.com>, 2020-10-14 10:40:06 -0700, , workaround chisel 3.4 naming bug,,
186,16cf15ca5d02d2d8cd5026805a8a9de97dec71be,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2020-10-13 15:59:21 -0700, , add seipnode similar meipnode 2665,,
187,f7f0c2a9a440b58542a2e2fd8b5f65a8d8ade534,egan Wachs <megan@sifive.com>, 2020-10-13 14:23:42 -0700,2662, merge pull request 2662 chipsalliance doc readme add nod doc readme,,
188,04e140648d93d8232e94eff96108c7b66b43c7c6,ndrew Waterman <andrew@sifive.com>, 2020-10-12 19:28:44 -0700,2663, merge pull request 2663 chipsalliance rotate make rotates work size,,
189,d3e01e38046f6a52b083de7b277492e50745f4d1,ndrew Waterman <andrew@sifive.com>, 2020-10-12 15:34:20 -0700,2659, merge pull request 2659 chipsalliance rocket xprop misc fix make rocket tolerant propagation,,
190,532970d00d53b2adcabd106a3545ed5d447c5055,ndrew Waterman <andrew@sifive.com>, 2020-10-12 15:21:03 -0700, , make rotates work size fix zero width wire situation,,
191,72e01bc34fcd74dc282deab679244491b028a5ff,ndrew Waterman <andrew@sifive.com>, 2020-10-12 15:07:05 -0700,2661, merge pull request 2661 khannaudit dts pmpgranularity add pmp granularity dts,,
192,e2fff9af44c76609c2d0d63e24f24470c4440bd5,egan Wachs <megan@sifive.com>, 2020-10-12 11:16:48 -0700, , add nod doc readme,,
193,660b9139d7ca64db8befead1e5d7e2ff843d8ae3,dit Khanna <udit.khanna@sifive.com>, 2020-10-12 10:43:28 -0700, , add pmpgranularity dts,,
194,60d8c9820808b33f584207e64e0dc441605b2a60,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:25:22 -0700, , bump hardfloat propagation fix,,
195,f7b197760dbc80c28e0dfd916269969e79689ac9,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:29:51 -0700, , initialize plru state tolerance,,
196,1b5e88b16bc1f2e615ed7381f6662b7bc999399d,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:29:15 -0700, , work aroud verilog idiocy,,
197,5908fe062c593c618c555f9a2c02cb0b05da7dd2,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:28:56 -0700, , fix truly preposterous pessimism problem,,
198,3daa127fe9f334b0607c2506a07ad4c9ef0e1dd7,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:28:36 -0700, , fix pessimism problem frontend,,
199,20655ee4f264f9696f86d4f3e82cff7b65599c99,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:28:18 -0700, , make tolerant,,
200,bf630c12b37ac6c2bd53cfa0253fd582a12a4bac,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:27:55 -0700, , make btb tolerant,,
201,338670d1b390d59d05ed8da31bd3bc4fcdae1274,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:27:11 -0700, , add state machine initialize bht pessimism,,
202,41313ac900a4c5719a136d9650eba9225bc6251d,ndrew Waterman <andrew@sifive.com>, 2020-10-09 14:26:10 -0700, , reset pointer pessimism,,
203,c2c0a1780dc16ec58b1069e2aa17b971b00d5315,ndrew Waterman <andrew@sifive.com>, 2020-10-09 04:33:08 -0700,2656, merge pull request 2656 chipsalliance dcache plru make replacement policy configurable,,
204,5c0c93515f0aa16753bbfa84f376f7760455d6cf,ndrew Waterman <andrew@sifive.com>, 2020-10-08 15:25:52 -0700, , use initialization state machine reset replacement state determinism tolerance,,
205,963df73d2a71dfc42c84fb6daf7b60b3a7866de8,ndrew Waterman <andrew@sifive.com>, 2020-10-06 23:38:44 -0700, , support configuring replacement policy,,
206,59a6f75dd4c1e5c2924a3687d8c5ba6350a9381c,ndrew Waterman <andrew@sifive.com>, 2020-10-06 23:36:05 -0700, , retime victim tag mux help timing pseudo lru,,
207,9d994523ac67313f7261078425e0106302727247,ndrew Waterman <andrew@sifive.com>, 2020-10-06 23:32:54 -0700, , add helper method perset return true policy state typically replicated cache set lru typically global random binding useful cache controller,,
208,c6b41bf5918bbafc7dccee70e208352e029d9505,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-10-06 09:26:58 -0700,2646, merge pull request 2646 chipsalliance public tlram public accessors sram module,,
209,a7b2cd7ba8a58160d42ec727308d19b9ac5495bc,ack Koenig <koenig@sifive.com>, 2020-10-05 18:22:24 -0700,2617, merge pull request 2617 chipsalliance chisel update chisel 3.4.0 firrtl 1.4.0,,
210,e86f144d6dce362d555b219adaaf0eece536373f,ack Koenig <koenig@sifive.com>, 2020-08-17 16:44:47 -0700, , update chisel 3.4.0 firrtl 1.4.0 use sbt sriracha fully sbt managed source dependency also toggleable via jvm system property sbt.sourcemode sbt.workspace update makefiles build rocketchip fat jar support switching source published chisel3 firrtl test document flow bumping describe impact flow ide use,,
211,92bca86fbe53c8c5d3ddc66bf909aef5b574257b,elix Yan <felixonmars@archlinux.org>, 2020-10-06 01:01:42 +0800, , correct typo xbar.scala 2653,,
212,f506db09d4d37cbe74d21e74531f503a1b79a3a0,ichard Xia <rxia@sifive.com>, 2020-10-02 17:01:42 -0700,2651, merge pull request 2651 chipsalliance enable procedure syntax lint rule enable proceduresyntax lint rule,,
213,2423067b133336d3f1ed0fc593b1381a8955b174,ichard Xia <rxia@sifive.com>, 2020-10-02 17:01:03 -0700,2650, merge pull request 2650 chipsalliance enable leaking implicit class val lint rule enable lint rule,,
214,9699c48d1f80ff9424509bdd1ef4b1f9393b2d06,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-10-02 17:28:01 -0600, , allow debug module base address 2649,,
215,d8946122c97e963dba2f8e3066f46c3097fb6872,esley W. Terpstra <wesley@sifive.com>, 2020-10-02 10:55:10 -0700,2642, fix bug introduced 2642 2652 use due usual chisel3 bug side wire appease type must identical need cast,,
216,46c88b71056581a6bf2a0c4febd5ec3d768c6c59,ichard Xia <rxia@sifive.com>, 2020-10-01 19:17:07 -0700, , use deprecated procedure syntax,,
217,e61cbea4a0881e72e3eced5bc20e4ebb028c3447,ichard Xia <rxia@sifive.com>, 2020-10-01 19:14:32 -0700, , enable proceduresyntax lint rule,,
218,c28c051f85e0118195749549939be58ef9bfd19a,ichard Xia <rxia@sifive.com>, 2020-10-01 19:12:29 -0700, , mark implicit class vals private,,
219,96de6e61b60908583248bd5525f3cbe7881bc4d0,ichard Xia <rxia@sifive.com>, 2020-10-01 18:54:35 -0700, , enable lint rule,,
220,30e38e83a1a427bba5441afad83bde947fa75542,ichard Xia <rxia@sifive.com>, 2020-10-01 15:22:01 -0700,2648, merge pull request 2648 chipsalliance add scalafix add scalafix remove unused import,,
221,5808f67c1df82826508e07f485d0da5055b78353,ichard Xia <rxia@sifive.com>, 2020-09-30 13:52:24 -0700, , actually configure service run test bucket,,
222,66a60e55a18fae859730b01c04450b2da3630e19,ichard Xia <rxia@sifive.com>, 2020-09-30 13:00:21 -0700, , remove unused import,,
223,0a5e2e8ec5e2230311641f00ad2dd0cfc527eebb,ichard Xia <rxia@sifive.com>, 2020-09-30 12:19:07 -0700, , add scalafix,,
224,367ad5fc7f402db7027e906aa43941393e74cf6b,lbert Chen <albert.chen@sifive.com>, 2020-09-28 09:58:37 -0700, , add eccindices method ecccode,,
225,d86a145fa27c05f688eeb1b8f1de4af9c7050956,ndrew Waterman <andrew@sifive.com>, 2020-09-25 13:01:59 -0700,2645, merge pull request 2645 chipsalliance dcache subbanking support subbanking save power narrow access,,
226,8c2e5ba8e9989bcd1defa3f6d0ce7038950a14de,lbert Chen <albert.chen@sifive.com>, 2020-09-25 11:06:40 -0700, , remove redundant field,,
227,6f4ffe7fb4269db646988e51c2143d1d54639ecc,lbert Chen <albert.chen@sifive.com>, 2020-09-25 08:43:15 -0700, , add trait,,
228,3bf3ee0136ddce6bfd8ecb892487b54c5369f257,ndrew Waterman <andrew@sifive.com>, 2020-09-24 00:23:40 -0700, , support subbanking save power narrow access particularly useful reducing energy per scalar access attaching coprocessor requires wide port,,
229,3e4f78a384bf5589ceda3bcfde2f28ce655c18f7,lbert Chen <albert.chen@sifive.com>, 2020-09-24 12:14:58 -0700, , add public accessors axi ahb apb sram,,
230,a764c7732101c9d5ef336edcdb09323bc90c3690,¶ºéºãªè³¢ç¼ãã­ <KireinaHoro@users.noreply.github.com>, 2020-09-24 07:42:42 +0800, , make simaximem start expected memory boundary instead zero 2628,,
231,1ff15bcdbc9aac0c9785163c431c81cecaa6dff2,lbert Chen <albert.chen@sifive.com>, 2020-09-23 14:48:01 -0700, , make address mem public,,
232,2e9aa799b7cc43b63ce68603a8f06fcaf4a5cec1,esley W. Terpstra <wesley@sifive.com>, 2020-09-22 11:40:34 -0700,2642, merge pull request 2642 chipsalliance deinterleaver buffering add buffer optimized away,,
233,4b613a2fddbf093a05e95b2b4e5b0b329fd7441a,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-09-18 16:54:09 -0700,2640, merge pull request 2640 chipsalliance interrupt bus wrapper crossing subsystem update crossing code,,
234,ec33e64274602953988dee4f1c128e0cde8b06b9,yan Macdonald <rmac@sifive.com>, 2020-09-18 13:59:23 -0700, , interruptbus use intname node,,
235,1c0fd835354770223a3911f176e7a1932029624c,yan Macdonald <rmac@sifive.com>, 2020-09-17 19:50:52 -0700, , merge remote tracking branch origin master interrupt bus wrapper crossing,,
236,d6d9dd26418606e20d12bb3a733c4ec6bb994dc6,esley W. Terpstra <wesley@sifive.com>, 2020-09-17 17:29:44 -0700, , also update companion object,,
237,8f880eb9d4f2e1861a87fdb6941fceb07713ea55,esley W. Terpstra <wesley@sifive.com>, 2020-09-17 17:06:25 -0700, , add buffer optimized away otherwise cycle timing design impacted optimization remove new default change behaviour leave timing unaffected optimization change safer,,
238,96d20374034f8a6eb406f19020994252a4ab1071,enry Cook <henry@sifive.com>, 2020-09-16 20:51:32 -0700, , tile expose lazy val,,
239,07e158e6be52f155f63f7ced5de0a5a1961dc701,oshua Smith <38439792+jsmithsf@users.noreply.github.com>, 2020-09-16 16:38:54 -0700,2634, merge pull request 2634 chipsalliance master port params relax master parameter,,
240,831b705187a9907c824fc94794900aa506a87567,iuyang Liu <liu@jiuyang.me>, 2020-09-17 07:02:48 +0800,2639, merge pull request 2639 chipsalliance xbar fix bug fix inlined xbar,,
241,7f1b6123fe4bd0d2c046bb0f7ce94b5eac63a1ec,enry Cook <henry@sifive.com>, 2020-09-16 15:50:34 -0700, , subsystem presumes crossing,,
242,8359d1777ecb726c6266a75182bd083077349512,enry Cook <henry@sifive.com>, 2020-09-16 15:36:05 -0700, , subsystem update crossing code,,
243,1304b676c10b86cb0bfc02a56e00fdba8523aa8f,iuyang Liu <liu@jiuyang.me>, 2020-09-16 17:25:02 +0000, , bug fix inlined xbar,,
244,106786dd16cf8586c548b65c2a5ffdcb6e9278a8,oshua Smith <jsmith@sifive.com>, 2020-09-01 18:51:42 -0700, , relax master parameter throw exception unrecognized subtype,,
245,db3003aae25b4bdbc4189c1680ab7ff5c313976f,ack Koenig <koenig@sifive.com>, 2020-09-15 12:30:20 -0700, , remove verilog delay dpi output use falling edge instead 2635 verilator ignores delay warning user result race condition authored ernie edgar ernie.edgar sifive.com,,
246,aaa1f4bc30106d5f701436fe17a00a64b82f1e1b,atthew Conolly <matthew.conolly@sifive.com>, 2020-09-11 12:07:26 -0700, , avoid hardcoded directory path hardfloat repository 2633,,
247,09c24555f54fcbb7b4d5834d0e4ba3a77aaecf13,esley W. Terpstra <wesley@sifive.com>, 2020-09-10 11:04:19 -0700,2632, merge pull request 2632 chipsalliance user field channel user field channel,,
248,3497cf8217d954883c2ab3421066891c062f4514,esley W. Terpstra <wesley@sifive.com>, 2020-09-08 21:28:57 -0700, , dcache providing ambaprot channel cache responsibility since cachecork doe hard code cache,,
249,979a45d636dc3c46ce5cc3e2777dde76d2551485,esley W. Terpstra <wesley@sifive.com>, 2020-09-08 21:25:39 -0700, , cachecork hardcode ambaprot use master value total hack let thing properly,,
250,bf225c0d409d16a8dc2fd7b06af5b1a453f1a54a,esley W. Terpstra <wesley@sifive.com>, 2020-09-08 21:24:27 -0700, , tilelink add user bit channel still experimenting user bit setting however doe appear necessary control bit least release probeacks get transformed put,,
251,5f9702c20e660d3892784b2b9d6b167d6e616b10,enry Cook <henry@sifive.com>, 2020-09-08 09:39:55 -0700, , update basicbusblocker 2630 convert chisel3 upstream factory helper sifive block improve detail scaladoc comment,,
252,90551b22f6631b8c420412ed0ecc732fb2cf5eb2,enry Cook <henry@sifive.com>, 2020-09-08 09:39:21 -0700,2627, merge pull request 2627 chipsalliance idmap maxtransactions add idmapentry omidmapentry,,
253,d4dc806cc1b8de1a6d9d025ffc34bfdccca6194b,enry Cook <henry@sifive.com>, 2020-09-03 11:06:54 -0700, , axi4 default new none,,
254,c571ad8bc71c69da42029a13f8ca48af73d1f306,enry Cook <henry@sifive.com>, 2020-09-02 18:23:48 -0700, , add idmapentry omidmapentry,,
255,55058a69a9217ba317bc4feecc8c858264b4df57,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-09-02 09:17:14 -0700,2626, merge pull request 2626 chipsalliance connect debug sync opt debug make reset synchronizer instanatiation optional,,
256,545bc2f2eab4748dcb23c234a305948f569e8289,yan Macdonald <rmac@sifive.com>, 2020-09-01 14:31:18 -0700, , debug make reset synchronizer instanatiation optional,,
257,7111f10206e8338f689b8cb91fdc04685b870c3f,acob Chang <jchang@sifive.com>, 2020-09-01 13:34:23 -0700, , remove na4 cover point pmpgranularity 2625,,
258,6f1f082a000d962c8cb7f3d336e3a9408baff35e,eborah Soung <debs@sifive.com>, 2020-09-01 13:28:01 -0700, , diplomatic adder example basic mdoc infrastructure 2615,,
259,2047410232a4ba0fedc3e3e6d41baf942a77dbee,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-28 11:49:33 -0700,2621, merge pull request 2621 chipsalliance setassoc tlb l1tlb fix support configurable set way,,
260,f196f8362775458af7004b48db206dd5dc6c876a,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-27 17:10:47 -0700, , require message,,
261,b2d04e41d632d2c70c433f64fca56cae3c24bc8b,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-27 16:44:09 -0700, , setassoclru access seq,,
262,d4a20957744689881d0833b3c6c095c2118352a4,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-27 14:28:03 -0700, , consistent parameter name api consistency rename tlbconfig nentries nways omcaches keep ntlbentries backwards compatibility,,
263,cfa1d63a2fcc65f3a1fdb03f3478254cd318e60d,enry Cook <henry@sifive.com>, 2020-08-27 15:14:40 -0700, , readme clarify example config location 2620,,
264,c98c330faf4b1e5e861f291a07ecc8b0babf5723,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-27 14:10:42 -0700,2574, merge pull request 2574 ncppd configurable tlb tlb add support configurable tlb set way,,
265,c82518eb3a4e4f05546d8640f39cf83d4f4317d5,ikos Ch. Papadopoulos <ncpapad@cslab.ece.ntua.gr>, 2020-08-27 15:42:36 +0300, , tlb rename ntlbentries ntlbways,,
266,5483823c9c6836f7bc3f2ff0d1302a3dc7120000,cppd <ncpapadop@gmail.com>, 2020-07-24 12:54:34 +0300, , tlb add support configurable tlb number set way,,
267,3176ed81c2bfa1a24622c511a1e4b0777bc9377c,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-25 09:17:51 -0700,2619, merge pull request 2619 chipsalliance ptw wait l2tlb refill searching,,
268,f478998fc9ab3689d56c3ec47196b1a5f309d367,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-24 19:22:43 -0700, , ptw l2_refill block arb ready,,
269,d6a5dc391bbb651972d2e7d4104753b7f296062a,iuyang Liu <liu@jiuyang.me>, 2020-08-25 07:20:41 +0800,2610, merge pull request 2610 chipsalliance clockdivider fix bug fix clockdivider,,
270,6f0cf5463a0e2942cb49ab69ab048e6ba2b4378c,iuyang Liu <liu@jiuyang.me>, 2020-08-23 16:41:45 +0800,2308, merge pull request 2604 chipsalliance node documentation see 2308 2560,,
271,003a42f667398035ecea4644f9e8a91264ebee33,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-22 17:21:05 +0000, , review detail,,
272,b6bc197315b52b169e0a9961ed6a04c285ed5452,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-22 00:35:38 +0000, , update review,,
273,ec46453821ca216089bf020bca6070460bd50e89,ack Koenig <koenig@sifive.com>, 2020-08-14 18:10:13 -0700, , improve mixednode scaladoc,,
274,17f4365487d76f74e4bb1cca0d4317098054b35a,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-14 19:06:15 +0000, , fix rebase,,
275,7fe539a70ea6401ae869fdf4548444e4db4e39d2,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-14 19:00:46 +0000, , update review,,
276,7a656ed6d80e17234319f477c75c425731433800,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-27 14:07:21 +0000, , add link mixednode,,
277,46bf489894af9b0c894330257ed2b221eb9f9ac4,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-27 14:02:18 +0000, , recall mixednode call graph,,
278,aa08070c8c1a3032d4b07f76a0745a5832f0224a,egan Wachs <megan@sifive.com>, 2020-07-16 21:57:09 -0700, , tweak looking output,,
279,7349d4f33a36a40c3d6d30d799f2a6e669a057ef,egan Wachs <megan@sifive.com>, 2020-07-16 21:22:18 -0700, , node documentation content working warning,,
280,205b81fee895d9102a7845e793a8faba4260198b,egan Wachs <megan@sifive.com>, 2020-07-14 10:45:42 -0700, , edits wip,,
281,a389506bda59899ba7ef89bf72061cd104e13142,egan Wachs <megan@sifive.com>, 2020-07-13 11:19:21 -0700, , diplomacy simplify information package.scala,,
282,70f90cd1db00977e1c056c9ae50de4483cc57cdb,egan Wachs <megan@sifive.com>, 2020-07-09 10:56:39 -0700, , diplomacy move scaladoc package.scala,,
283,cf7b16baa91744f7e394427fce4c6c757f460b11,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-09 17:31:06 +0000, , update review rework ascii art parameter propagation,,
284,24c6758d83d9ef1b78e76b17143f2fb424270f99,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-06 20:16:39 +0000, , wip documentation,,
285,9d052e6156657c24ec701ac9ccb56a95a3a1d006,egan Wachs <megan@sifive.com>, 2020-03-11 21:14:04 -0700, , apply suggestion code review authored jack koenig koenig sifive.com authored megan wachs megan sifive.com authored richard xia richardxia richardxia.com,,
286,d61d63435f8aff9942907bbcc0a5b080c8b20dcc,ichard Xia <rxia@sifive.com>, 2020-02-27 01:47:59 +0530, , wip adding scaladoc comment diplomacy,,
287,e7945d6b0fbcae3098341744d18d53cba0a49841,iuyang liu <liujiuyang1994@gmail.com>, 2020-03-04 02:11:33 +0000, , add documentation package,,
288,38b099020396820cd37b66bc0a99b0dbc1c8fd1d,iuyang liu <liujiuyang1994@gmail.com>, 2020-02-27 20:35:26 +0000, , split nodes.scala original,,
289,375045a7db1bdc7b4f7851f1a59b3f10a2b922ff,athew T George <31823896+MathewTG@users.noreply.github.com>, 2020-08-22 02:55:36 +0530, , converted vec uint 2597 authored ernie edgar ernie.edgar sifive.com,,
290,ca7e5a4c88b7dea74c583a3aac2cab74db8bc7f2,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-08-20 19:21:03 -0600,2613, merge pull request 2613 chipsalliance async reset trace valid revise trace.valid gating method relieve timing reset,,
291,ede4d59a417452341dbe5cdf6693c856b349e3ed,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-20 14:13:52 -0700, , revise trace.valid gating method relieve timing reset,,
292,3b35ae9fa985ea0720e2335421a37dd2496348cd,ndrew Waterman <andrew@sifive.com>, 2020-08-20 14:11:16 -0700,2595, merge pull request 2595 briangraysonsiv add_tlb_params add params ntlbsuperpages tlbs,,
293,9ceab5fab85848ba109fd5d7031b7da38eb7dc17,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-08-19 16:08:39 -0600,2611, merge pull request 2611 chipsalliance sync async rational crossing change tile output initialize async reset,,
294,e3d506da994b72c415be2d343132444395315d2d,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-19 06:30:52 -0700, , ensure trace.valid async reset,,
295,163292538b5301cf01b2cf7b894e7aed2934509e,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-18 13:24:21 -0700, , use unmodified possibly async reset notification port,,
296,7438f0be5d482deabe349a290025b9604b0b992e,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-18 09:57:44 -0700, , ensure sink doe act input source first clock edge,,
297,d06c9ee289a7d23173799a1f308757d1cd073e08,iuyang Liu <liu@jiuyang.me>, 2020-08-17 06:18:35 +0000, , bug fix clockdivider,,
298,105343ee51b900c2d83efaf0195c3cb7ded80c40,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-14 20:24:24 -0700,2606, merge pull request 2606 chipsalliance l2utlb object model add utlb entry memory,,
299,86dd97ec996512404a387e563001d4f30e454848,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-14 15:06:34 -0700, , object model add utlb entry memory,,
300,6814964f10baa50deeae1191afb3b7edcf36a39c,iuyang Liu <liu@jiuyang.me>, 2020-08-14 08:55:06 +0800,2577, merge pull request 2577 chipsalliance nexusnode_debug add debug info diplomacy,,
301,378c444279286f8b2c629c537079000a84b9a016,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-13 22:58:41 +0000, , fix word reviewing,,
302,0e5fbf61624abba9d8a344ad54d538d16d2df595,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-13 05:58:56 +0000, , update review,,
303,75823b3f5b3a9f4c82a3d14f6e8d66944a85abde,esley W. Terpstra <wesley@sifive.com>, 2020-08-12 22:18:12 -0700, , sram repipeline tlram cycle rmw state machine 2582 picture change pipeline http invitation accept da44b89c a93c 45e9 ba5e cb6f9140d84e compared old pipeline occupancy increased cycle atomics sub ecc granularity writes repaired ecc value exchange occupancy increase new register reg added sram data output reg ecc correction alu sram write setup path sufficiently long limited fmax many design design without ecc without atomics pipeline optimized away compared old pipeline response latency unchanged default read atomics writes ecc repaired read ecc repaired atomics added knob sramreg set latency operation knob disabled default old pipeline output data flow uncorrected sram output valid depends correct ecc decode sram output knob enabled data flow ecc correction fed register valid register,,
304,7998e3630a52e29964cdd2f7fcf6aef0dcb94d11,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-12 18:34:30 +0000, , fix word review,,
305,a0f0d7242dc7e1899dba3a9b2692355d3ee03347,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-12 02:58:58 +0000, , debug information,,
306,9ee71ff5bc4280184a7eb07d59cf8f6971f89cde,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-11 23:50:59 +0000, , polish word,,
307,992cae648d69de662bc8eeb4602fed748387526b,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-10 15:56:39 +0000, , debug info,,
308,6db8f9eb8ca6cb78274e0977d94427bdcdf8c201,iuyang liu <liujiuyang1994@gmail.com>, 2020-08-04 17:01:23 +0000, , use get current lazymodule scope,,
309,926c640ef4652c8743fa61fc14f0367550385eec,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-27 21:26:23 +0000, , debug info lazymodule,,
310,56e9dbcf64a0b8b58b309549640a6df8d8471669,iuyang liu <liujiuyang1994@gmail.com>, 2020-07-27 20:07:55 +0000, , give mixednexusnode better debug info locate unconnected node,,
311,b90ea849e3b99dcf2ef50ceeada33a016e824715,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-12 21:16:06 -0700,2601, merge pull request 2601 chipsalliance ptw_l2_refill ptw clock_en l2_refill,,
312,76f54edaf5e8e3864747a90fe72edbb9a96d64a9,ohn Ingalls <john.ingalls@sifive.com>, 2020-08-12 17:37:25 -0700, , ptw clock_en l2_refill,,
313,2bdb03dbca3f77ad4c378cc1b95ab4961bc1448a,enry Cook <henry@sifive.com>, 2020-08-10 22:35:48 -0700,2587, merge pull request 2587 chipsalliance highest priority first add another tlarbiter policy,,
314,203d59b05677663ce69c68b6a0685604f1588f76,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-08-10 08:53:27 -0600,2598, merge pull request 2598 chipsalliance dmi putpartial remove putpartial dmitotl,,
315,d13a8ab5c1b024180201b874c7935832af0f0586,rnie Edgar <ernie.edgar@sifive.com>, 2020-08-08 08:22:58 -0700, , remove putpartial dmitotl,,
316,6912c91324cc9626a833db96f566b340e724ff6f,rian Grayson <brian.grayson@sifive.com>, 2020-08-07 17:16:27 -0700, , changed ntlb4ksectors per andrew,,
317,f3c75b30ffb3542dd983546b543b1b6d5acf2c29,esley W. Terpstra <wesley@sifive.com>, 2020-08-07 17:02:31 -0700,2594, merge pull request 2594 chipsalliance fix unused args fix unused args,,
318,9f554b243972e83500e0f709e4ab6d608f210760,rian Grayson <brian.grayson@sifive.com>, 2020-08-07 15:38:59 -0700, , added parameter ntlb4ksectors ntlbsuperpages tlbs,,
319,0cc624337b37fe818b2db01da971e55ecf008898,esley W. Terpstra <wesley@sifive.com>, 2020-08-07 12:31:41 -0700, , use wake 0.19.0,,
320,b77d186edc405115d15912912322cb86e83a957e,esley W. Terpstra <wesley@sifive.com>, 2020-08-07 12:29:25 -0700, , build remove unused pattern argument,,
321,4e11e67e1b3b5d22dfc4f088dc1aa0e4ee357bf9,esley W. Terpstra <wesley@sifive.com>, 2020-08-07 12:21:09 -0700, , wit manifest bump api scala sifive fixed unused variable,,
322,50961e4ecbfe677e120ae94e4d6b47f9aee72dcb,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-08-06 22:34:52 -0700,2589, merge pull request 2589 abhinay kayastha master change wrdata width support xlen flen case,,
323,30a2521fc07de4a8e3e13c9dc95def5f6aaf1a42,enry Cook <henry@sifive.com>, 2020-08-06 11:46:26 -0700, , refactor arbiter unit test add robin checking,,
324,aa744d1296844c91542b973cf4ad242a01bba818,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-08-06 09:26:38 -0600, , added mcontext scontext regs 2588,,
325,cde8768440041abe2d9068b4bbd28a6174509af0,bhinay Kayastha <abhinay.kayastha@sifive.com>, 2020-08-06 00:01:21 -0700, , add flen parameter,,
326,5505bfd8856f37c8f6856a808e858d4dc0df20e9,enry Cook <henry@sifive.com>, 2020-08-04 17:29:05 -0700, , unittest add new arbiter policy test simple test config,,
327,286d6123231b8c14762427c5e344a675bc5d6405,enry Cook <henry@sifive.com>, 2020-08-04 17:28:34 -0700, , tilelink refactor arbiter policy unit test,,
328,f07b27aef727d6360b60b7d05574846ab963a31f,enry Cook <henry@sifive.com>, 2020-08-04 15:25:26 -0700, , tilelink add arbitration policy,,
329,0ffef27d3024500f80929200cd92f31528ca9391,bhinay Kayastha <abhinay.kayastha@sifive.com>, 2020-08-04 20:32:40 -0700, , change wrdata length support xlen flen case,,
330,6f0d1424af9fe7aa03571c6e87b65164d258ab14,enry Cook <henry@sifive.com>, 2020-08-04 15:43:26 -0700,2579, merge pull request 2579 chipsalliance lazymodule passthru mark certain lazymodules inlining,,
331,561308593019f219200fa4324eccab2434412659,esley W. Terpstra <wesley@sifive.com>, 2020-08-04 14:13:01 -0700, , compile using wake 0.18.1 2584,,
332,92156ab3006c0a4acb7e06d6e8a401ac414bd9d6,enry Cook <henry@sifive.com>, 2020-08-03 18:09:58 -0700, , tilelink name wrapper,,
333,a22d39da7dbc93565d0538b6ecb30a3dec15355d,enry Cook <henry@sifive.com>, 2020-08-03 17:49:50 -0700, , buswrapper explicitly name coupler module class,,
334,a37a5552e318359a8aecdf6905a7ed262040406f,enry Cook <henry@sifive.com>, 2020-08-03 17:48:38 -0700, , diplomacy allow lazyscopes explicitly control desiredname shouldbeinlined,,
335,f968a253f72e32dab12a18532eb62199a0691bd7,enry Cook <henry@sifive.com>, 2020-08-03 15:48:37 -0700, , tilelink true,,
336,d91f850eaedd99ad87f0d61b89da639b24d1c21c,radley Morrell <brrmorre@gmail.com>, 2020-08-03 11:52:53 -0700,2572, merge pull request 2572 chipsalliance added function allow look emits parameter,,
337,34c4643cccd8ac4019828c5420c321686af4531c,enry Cook <henry@sifive.com>, 2020-07-31 09:53:38 -0700, , bundle bridge expose shouldbeinlined set false,,
338,a00558f8d5cbd53f6637445f657cd2681aad1a0a,enry Cook <henry@sifive.com>, 2020-07-30 14:30:10 -0700, , xbars manually override circuitidentity case,,
339,d4518e552d47e2e2f75b4dc9aa22405126e889b0,enry Cook <henry@sifive.com>, 2020-07-30 14:29:24 -0700, , bundle bridge always inline nexus broadcast,,
340,0c108b7cd27855d47cbf1595221e007945781393,enry Cook <henry@sifive.com>, 2020-07-29 17:35:53 -0700, , diplomacy,,
341,3a66a7ba4df5df5f17f83455b062cf6745e7e033,enry Cook <henry@sifive.com>, 2020-07-29 12:04:12 -0700, , diplomacy mark identity flag final,,
342,08b8e6933c4a2349e21b09460f1194f9d508b23d,enry Cook <henry@sifive.com>, 2020-07-28 17:08:38 -0700, , diplomacy expand identity comment,,
343,b21ef52345c05a2cbf1131f3cfe517656924772b,enry Cook <henry@sifive.com>, 2020-07-28 13:47:26 -0700, , diplomacy apply identity marker junction node ratio,,
344,b0ededa5a00389a3c9c3eb130e770cc70652afa6,enry Cook <henry@sifive.com>, 2020-07-28 11:54:07 -0700, , diplomacy apply identity marker nexus node input output,,
345,4994c7790411b709a20e8e469a302d371bf3d13b,enry Cook <henry@sifive.com>, 2020-07-28 13:00:19 -0700, , prci override,,
346,ac54fc64588a01139be0f0cfbea5220c08cf6e7f,enry Cook <henry@sifive.com>, 2020-07-28 11:55:47 -0700, , buswrapper override shouldbeinlined buswrapper subclass,,
347,76aceb189a06533d485a8ffc0dc46f2ee9d94b65,enry Cook <henry@sifive.com>, 2020-07-28 11:54:56 -0700, , tilelink override identity marker four popular tilelink adapter,,
348,84f4cb711f07abb793b2c69e52a49ce4d266b87d,enry Cook <henry@sifive.com>, 2020-07-28 11:53:20 -0700, , diplomacy elide formatted metadata identity node,,
349,ff67cc1ab67663cf3d3edbcd2c5cfb4224179f28,enry Cook <henry@sifive.com>, 2020-07-28 11:52:16 -0700, , diplomacy include identity inlining info graphml,,
350,7869a4f973be2540ff9c6b664c8dbdd8c4fac1c3,enry Cook <henry@sifive.com>, 2020-07-28 11:48:36 -0700, , diplomacy unprotect use,,
351,bf07585155b5c5220cb2b61b7c6f2d681b7583bc,amyar Mohajerani <kammoh@gmail.com>, 2020-07-31 14:10:55 -0400, , port lazyrocc example chisel3 2553 convert lazyrocc example use chisel3 syntax instead legacy chisel compatibility authored schuyler eldridge gmail.com,,
352,7def8341d6488ff76972c35a4bbaa8ab3c4b6a64,ndrew Waterman <andrew@sifive.com>, 2020-07-31 01:40:08 -0700,2581, merge pull request 2581 chipsalliance zfh teach zfh extension,,
353,c77ec0a98bec429224ba25cbbe491076fff0f897,radley Morrell <brrmorre@gmail.com>, 2020-07-30 21:19:42 -0700, , merge branch master,,
354,79f82d6498129364943834c1a8dd200171aa1755,radley Morrell <brrmorre@gmail.com>, 2020-07-30 21:16:22 -0700, , update,,
355,40f9be7995243d1e7452478f111b23926436913f,radley Morrell <brrmorre@gmail.com>, 2020-07-29 10:58:00 -0700, , added suggested change,,
356,a1acc2c376e18a0cdf59c9502f21e051f1888c26,radley Morrell <brrmorre@gmail.com>, 2020-07-28 23:20:31 -0700, , update,,
357,9918dc3159cd6f9307ff407ba2af5920aa805b52,radley Morrell <brrmorre@gmail.com>, 2020-07-28 23:16:34 -0700, , update,,
358,bf5dbed5c3c9ff184884b0c56fe8bdf1491c3fa9,ndrew Waterman <andrew@sifive.com>, 2020-07-27 00:16:05 -0700, , rvv 1.0 reorder field vtype http github.com riscv riscv spec commit,,
359,dcbb50f07dbdae4484f17c4436f0c0f1e6cc2e07,ndrew Waterman <andrew@sifive.com>, 2020-07-27 18:31:08 -0700, , add field describes whether non memory instruction support nonzero vstart value,,
360,1c513be70d5425f3aa83007a076b4b09efb00f63,radley Morrell <brrmorre@gmail.com>, 2020-07-27 11:35:24 -0700, , update jchang0 day ago member think def useful would useful version erase part def use instead,,
361,23bc50fe3461393b566cc57fbc784549cc8b9bb6,ndrew Waterman <andrew@sifive.com>, 2020-07-25 17:57:14 -0700, , add rvv vrgatherei16.vv instruction,,
362,cb295e154e06e03f6cedaded08ee61be1f266571,ndrew Waterman <andrew@sifive.com>, 2020-07-11 18:32:14 -0700, , update rvv whole register load store opcodes http github.com riscv riscv spec commit,,
363,5e9e733a60b42eb06889de7d9cfe1e7b5b728802,radley Morrell <brrmorre@gmail.com>, 2020-07-24 13:36:08 -0700, , mincover,,
364,4adad953bca9fb0c0ec23e5dea6c27231465b4c9,radley Morrell <brrmorre@gmail.com>, 2020-07-24 13:22:48 -0700, , update,,
365,5ea20ae71a16f7157f717c088e4190137b234cb8,radley Morrell <brrmorre@gmail.com>, 2020-07-23 15:07:17 -0700, , change monitor put diplomacy error message,,
366,c8c52a4e8f037eb8ec1b7993bfe608e5525cc1b1,radley Morrell <brrmorre@gmail.com>, 2020-07-22 12:56:07 -0700, , bug fix,,
367,c16f25f7f0636ab13f0aa7703070084fd50bcd9c,radley Morrell <brrmorre@gmail.com>, 2020-07-22 12:43:40 -0700, , changed name cover,,
368,f8986dcb62a31b3f85c84d4e5b711069cf0f71a1,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:37:22 -0700, , update,,
369,3d8ab5e533fbe05317e78af84dd167364ab1ff28,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:30:00 -0700, , shrinktransfer,,
370,365e7c2e4ed6ef0bfce48628bfdf757ede3632cc,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:27:55 -0700, , replaced mincover,,
371,8dd4c284c5a176e669497bbc87958e0c1fe7f3a6,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:24:54 -0700, , added comment,,
372,4193eca5234f996b88d87888027579e48fba2714,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:06:20 -0700, , update,,
373,a7df05516e9f0052521262b2b3e7ec92af927125,radley Morrell <brrmorre@gmail.com>, 2020-07-20 13:52:18 -0700, , added diplomatic claim parameter,,
374,c9ca0d69a479395b3f9c4f859cf68d19b36bbce6,radley Morrell <brrmorre@gmail.com>, 2020-07-17 13:51:11 -0700, , added emit claim,,
375,c5d8cc53158fc990afca54ef04b4884be002c5da,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 23:30:04 -0700, , creditedio fix bug source.valid high reset must clear credit flop reset,,
376,a280d4c63b39cdfca83c60860b65e402eaebb92c,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 18:13:06 -0700, , axi4 add creditedio unit test,,
377,2c27e206d1e9966649ada3a43e15716da096f869,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 15:59:15 -0700, , tilelink add creditedio unit test,,
378,d5c63d5639692007d60b2b3b860ce63f301e9db1,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 14:30:16 -0700, , diplomacy add new crossing type supported tilelink supported axi4 partially supported interrupt,,
379,e205946068ccdf627fe65db67c50f5f17bf4f3ad,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 14:26:42 -0700, , axi4 add credited adapter hardware,,
380,1c6fe0f7c39f86f30017f32671a04bf43b61332f,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:58:42 -0700, , axi4 add creditedio support parameter bundle node,,
381,6d7f8affbb5c559c607bebb61f4884f499b72ed0,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:21:14 -0700, , tilelink add adapter hardware creditedio enabled tilelink,,
382,960747e14eb3128bdc9fc4c4c60329de64d2e24c,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:20:19 -0700, , tilelink add creditedio support parameter bundle node,,
383,7146c548f1e1bcfe3086a9cb2991513142e84855,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 09:37:57 -0700, , creditedio credit debit based flow control primitive,,
384,848438679c05c5272f4d82dd3baf05e691b5b05c,ndrew Waterman <andrew@sifive.com>, 2020-07-29 20:00:54 -0700, , teach zfh extension a.k.a minflen,,
385,97b82553ae6bb3fc7188cf068520ee2bed1d63c2,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-07-29 14:00:24 -0700,2555, merge pull request 2555 chipsalliance credited add creditedio support register register interfacing axi4,,
386,297e2cd4bf38413659cf9d6a1cc2e62614a59f59,ndrew Waterman <andrew@sifive.com>, 2020-07-29 09:29:53 -0700,2576, merge pull request 2576 chipsalliance rvv 1.0 vtype rvv 1.0 reorder field vtype,,
387,47ef8e9905466784a6c71026a524e6a882703e1b,ndrew Waterman <andrew@sifive.com>, 2020-07-27 00:16:05 -0700, , rvv 1.0 reorder field vtype http github.com riscv riscv spec commit,,
388,aec9cc4e76fbd26b76e7faa3e5b1bcf814145c2e,ndrew Waterman <andrew@sifive.com>, 2020-07-28 14:24:10 -0700,2578, merge pull request 2578 chipsalliance vstart alu add field,,
389,95b8775a7a6f47f708c7dda74d56cf54d695fc77,ndrew Waterman <andrew@sifive.com>, 2020-07-27 18:31:08 -0700, , add field describes whether non memory instruction support nonzero vstart value,,
390,b650aea973033eb2bbb77290b505f411f5b84752,radley Morrell <brrmorre@gmail.com>, 2020-07-27 15:12:12 -0700,2571, merge pull request 2571 chipsalliance changed function called cover mincover tightened bound fragmenter adding shrinktransfer added comment,,
391,dd62741a041e5b2ecdc840b5eca2e569d0b778e6,ndrew Waterman <andrew@sifive.com>, 2020-07-26 21:19:31 -0700,2552, merge pull request 2552 chipsalliance rvv 1.0 vlsr update rvv whole register load store opcodes,,
392,6763fab5a3faa4cb4e6724e36154641af768354a,ndrew Waterman <andrew@sifive.com>, 2020-07-25 17:57:14 -0700, , add rvv vrgatherei16.vv instruction,,
393,8f04b60eedad5a118e57817925dc0d1359906adf,ndrew Waterman <andrew@sifive.com>, 2020-07-11 18:32:14 -0700, , update rvv whole register load store opcodes http github.com riscv riscv spec commit,,
394,e8f79b1287d0e05398646fb9dcf02c0ad1e555ce,radley Morrell <brrmorre@gmail.com>, 2020-07-24 13:36:08 -0700, , mincover,,
395,c022dcf16ac302b7e633a516688bc364f23c46c3,radley Morrell <brrmorre@gmail.com>, 2020-07-24 13:22:48 -0700, , update,,
396,b83b43403eaf22045caeedb1328f25e0784116f1,radley Morrell <brrmorre@gmail.com>, 2020-07-24 13:18:56 -0700,2573, merge pull request 2573 chipsalliance monitorjuly2020 change monitor put diplomacy error message,,
397,fdb3ae1c3cab4509fea782fe72e436b216af55d7,radley Morrell <brrmorre@gmail.com>, 2020-07-23 15:07:17 -0700, , change monitor put diplomacy error message,,
398,cd4fa10e51f805786d10daaea498c06812c32222,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-07-22 16:08:01 -0700,2567, merge pull request 2567 chipsalliance tilelink diplomacy parameter supportsprobe supports.probe,,
399,a401d5be055dcfbe9ce8edaebbf5a2129aac9f60,esley W. Terpstra <wesley@sifive.com>, 2020-07-22 15:01:07 -0700, , devicetree allow node name longer byte 2570 interrupt controller xyz get pretty long sv48 system,,
400,f918d94e88f6a98bafecdf7abbe7a39f01ba2d24,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-07-22 15:32:24 -0600,2566, merge pull request 2566 chipsalliance reset stretcher add reset stretcher prci domain async reset system,,
401,4c7978f847617b43ea125a3906805e461f000381,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-07-22 14:38:22 -0600,2568, merge pull request 2568 chipsalliance idpool enable idpool,,
402,d80cf778d1540d5ce06b908589b1bdbd0b0a3792,radley Morrell <brrmorre@gmail.com>, 2020-07-22 12:56:07 -0700, , bug fix,,
403,323585ed55992a573b7d22a53286fbe5c0c46414,radley Morrell <brrmorre@gmail.com>, 2020-07-22 12:43:40 -0700, , changed name cover,,
404,ea469ef0d3151b8558382d822edfba700ab26f97,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:37:22 -0700, , update,,
405,d4c418b228b63882506a9125816c690f82554b92,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:30:00 -0700, , shrinktransfer,,
406,73a58943bc9b994b246b82a6ca71693393b48cf8,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:27:55 -0700, , replaced mincover,,
407,d7758df6feecd82e9168b21d61e72ac96c55a996,radley Morrell <brrmorre@gmail.com>, 2020-07-20 14:24:54 -0700, , added comment,,
408,92e6cfabac82113aeea01005b26ff89ce5236a2c,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-22 11:18:23 -0700, , enable idpool,,
409,3d9997401acbc0500520b0a23f86c3635473fa33,ohn Ingalls <john.ingalls@sifive.com>, 2020-07-21 21:56:20 -0700, , tilelink diplomacy parameter supportsprobe supports.probe,,
410,b097826d60676d8e39851670a69fb6043dfda181,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-21 19:05:31 -0700, , make reset stretcher value parameter,,
411,6168ab3f7631c869f9c483411f6425a42f965e0a,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-21 14:16:56 -0700, , add resetstretcher prci domain,,
412,6eb1a3de082e27c752d9e4c1ae971c693cc192eb,enry Cook <henry@sifive.com>, 2020-07-21 09:08:22 -0700,2550, merge pull request 2550 chipsalliance tile clock domain wrapper tile prci domain wrapper,,
413,90162624dd5f8838eab4c657323c48dad7a9b537,enry Cook <henry@sifive.com>, 2020-07-20 17:49:28 -0700, , tileprcidomain injectclocknode happens inside prci domain,,
414,fd063e673d3ac8e2481952638564b6822315a26e,enry Cook <henry@sifive.com>, 2020-07-17 10:50:23 -0700, , subsystem,,
415,cbb4aad39d44c5e1e613bbd93b5bd5e3acf60978,enry Cook <henry@sifive.com>, 2020-07-17 10:49:33 -0700, , groundtest bundle bridge status tile,,
416,6435f2ab02bb712be467ab979442a8a701863b5f,enry Cook <henry@sifive.com>, 2020-07-15 17:30:21 -0700, , prci recordmap,,
417,21d9d6de2ac30c878c397cfa6f7d54d2c02afd88,enry Cook <henry@sifive.com>, 2020-07-15 11:27:49 -0700, , prci split file,,
418,cc7c2726bec95a41d2efba512b987c40feecf59b,enry Cook <henry@sifive.com>, 2020-07-13 15:15:08 -0700, , tile tileprcidomain name clock sink hartid,,
419,e39a8cc88137b5db84ea8c2a87bb66376d8109bd,enry Cook <henry@sifive.com>, 2020-07-13 15:14:39 -0700, , prci clock source sink name used group bundle name instead index,,
420,f78485f604bfc9c7cd2f65be6c4be93d34ee610b,enry Cook <henry@sifive.com>, 2020-07-13 15:13:44 -0700, , prci clockbundle output directed source sink,,
421,dfd7b9e3028744c362cca361f4293bb7ec0229f3,enry Cook <henry@sifive.com>, 2020-07-10 16:00:27 -0700, , subsystem,,
422,3015ba56e6059eb7cbe640cae6507a3490392134,enry Cook <henry@sifive.com>, 2020-07-10 15:56:34 -0700, , prci temp name node,,
423,4ea37ed42356788f702f97fd970c7cbd74a1d18f,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-07 15:10:25 -0700, , tile relax rockettile restriction reset strategy,,
424,652e84334f64b5bb4cf33a484b1119fb6816f03f,enry Cook <henry@sifive.com>, 2020-07-10 10:10:46 -0700, , tile first cut using tileprcidomain wrap tile,,
425,60f6e4807c5c694d6cde8ee287dfb2a8b1145bec,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-07-20 12:04:08 -0600,2561, merge pull request 2561 chipsalliance fix tracecorenode nexus fix duplication problem tracecorenode logic,,
426,03e5c3f91a09b7660199db0f1bba31661701f7bc,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-07-18 21:35:18 -0700,2563, merge pull request 2563 chipsalliance vcs_lint width mismatch vcs lint width mismatch assignment,,
427,bd108688a74457e99e44b00f344749e0f4ad7783,ohn Ingalls <john.ingalls@sifive.com>, 2020-07-18 18:15:51 -0700, , vcs lint width mismatch assignment,,
428,d32b93f18de4bd166143e016fbe256a47556263d,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-07-18 16:16:43 -0700,2562, merge pull request 2562 chipsalliance plusarg width fix plusarg default bit width,,
429,5d4eb6b1de189762b71e8ad6916e242f84d63574,ohn Ingalls <john.ingalls@sifive.com>, 2020-07-18 10:39:46 -0700, , plusarg default width keyword replace bit parameter,,
430,319d5c9d721e07a541649dbd60f152be487f3830,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-17 11:52:57 -0700, , fix duplication problem tracecorenode logic,,
431,62f719ca09884e606a809a37eb3cdd4322595ea1,radley Morrell <brrmorre@gmail.com>, 2020-07-17 10:51:13 -0700,2532, merge pull request 2532 chipsalliance 2463 adding constructor paramaters emits parameter,,
432,7bae568d1650a1f10e5d042cc8dae20c288bedee,radley Morrell <brrmorre@gmail.com>, 2020-07-09 12:02:20 -0700, , seperating emits support help debugging,,
433,afad0d803094c36bc3e282f7bff042a13a173fe8,acob Chang <jchang@sifive.com>, 2020-07-06 10:18:43 -0700, , update dmi.scala,,
434,d11c923fffa475decf96beb8a6663ff8dd7bb623,radley Morrell <brrmorre@gmail.com>, 2020-07-06 00:27:35 -0700, , added v2copy fragmenter,,
435,b45bafd711fff075a5e97772f60a10fbc0ce0f01,radley Morrell <brrmorre@gmail.com>, 2020-07-01 11:26:26 -0700, , update,,
436,e02bfa2a9d331b288c9ae738a471714d6f9e7988,radley Morrell <brrmorre@gmail.com>, 2020-07-01 11:09:10 -0700, , updated module,,
437,40af61839102093c009aa30f02311d2398abb5ca,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:59:32 -0700, , added v2copy,,
438,dae71cacbe2d944c60e9781bd911a444311304e8,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:33:45 -0700, , fix ...,,
439,68e98d04c05ea4267a33fa8640af5b101408c407,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:32:23 -0700, , fix ...,,
440,e8388b4b06b9af1889dafb01c2d2e340b68c7942,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:29:20 -0700, , fix ...,,
441,89bb612b576a10809ca6442706ec0794824870c3,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:26:58 -0700, , fix,,
442,d2cd33960f607ac5495fdb3cde00681a9324b32d,radley Morrell <brrmorre@gmail.com>, 2020-06-28 22:25:31 -0700, , put fix branch,,
443,c6f74ed4e32047d53b2fc1849b4c9d1384dc1d26,radley Morrell <brrmorre@gmail.com>, 2020-06-23 18:33:39 -0700, , added constructor,,
444,881c41084f745a171998e8e0354588a6259e7272,radley Morrell <brrmorre@gmail.com>, 2020-06-08 15:58:10 -0700, , changed manager slave client master parameter changed function call monitor,,
445,9ee41c0842db9ec7ef1ac1a2f7d74032c140986b,radley Morrell <brrmorre@gmail.com>, 2020-06-08 16:23:02 -0700, , fixed bug,,
446,4a02dc599c7a9c27b782ad9659690d3a62b052b5,radley Morrell <brrmorre@gmail.com>, 2020-06-08 15:58:10 -0700, , changed manager slave client master parameter changed function call monitor,,
447,5888b2005f269128434630bd91ed59500aa0f88f,ohn Ingalls <43973001+ingallsj@users.noreply.github.com>, 2020-07-16 21:07:49 -0700,2558, merge pull request 2558 chipsalliance plusarg width plusarg default bit width,,
448,4d257ffe25816e6d98ac6151ea9523d80d85ac3b,ohn Ingalls <john.ingalls@sifive.com>, 2020-07-15 14:58:11 -0700, , plusarg default bit width,,
449,b812a1acdbbcbf8d10bc9a764a3bf914bec71903,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-07-16 15:58:42 -0600,2559, merge pull request 2559 chipsalliance sba address debug fix address sent sb2tl,,
450,0b69ee3bc64e2029827ad23ef10e5ef031bd6465,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-16 12:56:46 -0700, , fix address sent sb2tl,,
451,c640b6ff3375a8a821a658b2ad2129a8343f4b83,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 23:30:04 -0700, , creditedio fix bug source.valid high reset must clear credit flop reset,,
452,30a410f4e30b2880755e8a3eb6d4df88194fcaef,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 18:13:06 -0700, , axi4 add creditedio unit test,,
453,5851fc3b3610db63bae760ae3b7425e78cc7bea8,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 15:59:15 -0700, , tilelink add creditedio unit test,,
454,07b5c21a725d8082a0fb0ff706bad2af625bbde1,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 14:30:16 -0700, , diplomacy add new crossing type supported tilelink supported axi4 partially supported interrupt,,
455,375957f98d17acf3946d33f7c1b9c457684a8b3a,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 14:26:42 -0700, , axi4 add credited adapter hardware,,
456,83bc01d0ac4aa888434c458f970799f9fe7f7b0a,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:58:42 -0700, , axi4 add creditedio support parameter bundle node,,
457,eb3cd5a0f03977f25b6d3c1e2b72ce52a3ca5cd8,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:21:14 -0700, , tilelink add adapter hardware creditedio enabled tilelink,,
458,473bed889283e435f1c6aac15621d279c4da399e,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 13:20:19 -0700, , tilelink add creditedio support parameter bundle node,,
459,9f070be0673b0366699c7467718dae0e832f8cfc,esley W. Terpstra <wesley@sifive.com>, 2020-07-14 09:37:57 -0700, , creditedio credit debit based flow control primitive,,
460,52843da3d8daaba5c32c488ee21d20aa2f640772,hruv Gupta <40867357+dgupta-oski@users.noreply.github.com>, 2020-07-10 23:04:28 +0530, , added channel property 2537 added channel property fixed ordering line wes suggested authored dhruv gupta dhruvg,,
461,c459d0ccb5d6d117d1721b4b4ede71e92b013fba,enry Cook <henry@sifive.com>, 2020-07-08 16:04:27 -0700,2533, merge pull request 2533 chipsalliance bundle bridge tile local address prefix bundle bridge tile mmio address prefix,,
462,2b3618d39a4644253b8b1cfc7b4f28b36495bc27,enry Cook <henry@sifive.com>, 2020-07-07 17:14:49 -0700, , address prefix broadcast node dont register default,,
463,1cd35924d0acc0722a228b7a2c4c73a8588a1454,enry Cook <henry@sifive.com>, 2020-06-26 19:14:14 -0700, , tile add,,
464,7278c17b068725659b3d727a6e846a98f63cd8c1,enry Cook <henry@sifive.com>, 2020-06-26 17:08:13 -0700, , tile adjust basetile bundlebridge node split naming nexus,,
465,8f70cbab74ef81c2ba3e51d9a775ec6f4b2c463a,enry Cook <henry@sifive.com>, 2020-06-26 16:53:06 -0700, , subsystem walk back tilehartidnexus default change,,
466,5ba29f7ecfe983e6b31e3cad3fb81d0d4431c2ae,enry Cook <henry@sifive.com>, 2020-06-26 16:07:28 -0700, , diplomacy strip suffix wireprefix,,
467,3868ced5141e8da7aa9424f364fc0b9873e8533d,enry Cook <henry@sifive.com>, 2020-06-25 11:32:25 -0700, , bundlebridge offer sink source factory application dont need,,
468,db0361c5c42eb55d26a7440b689c06dcda10612a,enry Cook <henry@sifive.com>, 2020-06-25 10:09:17 -0700, , tile expand basetile scaladoc,,
469,0069bfa7192f62e22c16004c4b0eb9d98fc30187,enry Cook <henry@sifive.com>, 2020-06-25 10:06:38 -0700, , bundlebridge add stop using valname nexus,,
470,6664b06f38275b207eb546e65f5d64991f20d0bd,enry Cook <henry@sifive.com>, 2020-06-25 08:48:31 -0700, , icache whitespace authored megan wachs megan sifive.com,,
471,9814aa209bf0717d4fff155f0f1acff5129d5f0e,enry Cook <henry@sifive.com>, 2020-06-24 18:07:12 -0700, , ,,
472,35365e6777a516ef94860b6f3cfbdf90ef03662e,enry Cook <henry@sifive.com>, 2020-06-24 16:39:28 -0700, , tile optionally propagate use .map _.bundle tim base address calculation,,
473,4f545ea23fa23869d3495cfafc634c31f54882e5,enry Cook <henry@sifive.com>, 2020-06-24 15:45:15 -0700, , subsystem use locate driver,,
474,bc87e12ac4d58992221be9b2c3bce6d05f0a9717,enry Cook <henry@sifive.com>, 2020-06-24 15:44:05 -0700, , tile,,
475,f6b3b52de658d2a5b6621ae180e808ce125a4e08,enry Cook <henry@sifive.com>, 2020-06-24 15:42:12 -0700, , buswrapper add nexus node propagate prefix,,
476,b616017e8b23150e28d7d391a5bf547b31ab815e,enry Cook <henry@sifive.com>, 2020-06-24 15:43:24 -0700, , subsystem default 1.w,,
477,4e2b5cd8d0bb3fda73e499037a21fc6906c707e6,enry Cook <henry@sifive.com>, 2020-06-24 15:40:18 -0700, , bundlebridge dont propagate default upwards ufn,,
478,bf02d8a2974b48716285eda048ac37799b688c41,enry Cook <henry@sifive.com>, 2020-06-23 09:31:58 -0700, , bundlebridge default included input,,
479,303d5d02e4bc3f9451dd38416d3f9f67e5b74309,enry Cook <henry@sifive.com>, 2020-06-24 16:49:04 -0700, , groundtest use,,
480,3f03ba81eb0c207002f2bb11bd2f67c952bbf6e9,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-07-04 06:57:32 -0600,2548, merge pull request 2548 chipsalliance trace cause width expand xlen,,
481,d061066e108c99e1b13e7af446251f9eefad26fd,rnie Edgar <ernie.edgar@sifive.com>, 2020-07-03 13:09:10 -0700, , expand trace.cause xlen,,
482,c7d201f10eb14437d0303237a07b6890a0182309,esley W. Terpstra <wesley@sifive.com>, 2020-07-02 18:50:10 -0700,2545, merge pull request 2545 chipsalliance banked broadcast banked broadcast,,
483,fe467512715ff9330086851c8fc116947d1e3813,esley W. Terpstra <wesley@sifive.com>, 2020-07-01 10:12:48 -0700, , connects broadcasthub control port,,
484,c13bc35609ce0fe135172a69208cf18677022afc,esley W. Terpstra <wesley@sifive.com>, 2020-07-01 09:50:28 -0700, , broadcast support filter combined multiple bank,,
485,c732cffb3def32a2e8e7a728ac4fc629364f6a2e,esley W. Terpstra <wesley@sifive.com>, 2020-07-01 09:36:17 -0700, , broadcast provide filter complete address,,
486,f17d6ac98027e43daeb63cd702d111e83d31da06,esley W. Terpstra <wesley@sifive.com>, 2020-07-01 09:19:37 -0700, , broadcast add missing field release channel,,
487,a133d5141d42226eda43db22fdffe6bf1a098c32,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-07-01 16:11:35 -0500, , fix wdata frfwritebundle load 2546,,
488,4d95a4521681874f9643f6e471618b0864993c1f,egan Wachs <megan@sifive.com>, 2020-06-29 20:38:24 -0700, , hartid resetvector correct input width calculation 2543 hartid resetvector correct input width calculation update src main scala tile core.scala update core.scala,,
489,70a75560a3a87bf63247b0f2b385ea8166b5e61e,radley Morrell <brrmorre@gmail.com>, 2020-06-29 15:53:02 -0700, , 2505 started support helper fix saving progress fixed call comment update monitor use new function changed manager slave client master parameter changed function call monitor fixed bug changed sourceid sourceid address sourceid update clean bit cleaned comment resolving bug changing name update added suggested change updated parameter fixing name added deprecated function changed monitor added info debugging error message fixed bug authored jacob chang jchang sifive.com,,
490,c9d851f2ffd9bfee52d3354b6b2e65ba225facb9,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-06-29 12:23:19 -0500, , update set different 2541 update set different fix comparison variable,,
491,510c78cd45e40474f12c325c5ba4ab9881e24274,ack Koenig <koenig@sifive.com>, 2020-06-26 10:47:44 -0700,2539, merge pull request 2539 chipsalliance chisel 3.3.2 bump chisel3 v3.3.2 ish,,
492,845495468e40e7944c22bedf076db153a562eeff,egan Wachs <megan@sifive.com>, 2020-06-26 10:43:17 -0700,2528, merge pull request 2528 chipsalliance prci use heterogeneous bag api prci use recordmap api get easier follow name clock group signal,,
493,674f8caaf07f7390925ce08004c5cc42c479e942,atthew Conolly <matthew.conolly@sifive.com>, 2020-06-26 08:22:57 -0700, , wake publish location 2540 publish location use wake 0.17.2 wake compilation check wake longer option,,
494,ef4c0a4159f9ef50c0ec6f908a4e775ae5e9cfbe,egan Wachs <megan@sifive.com>, 2020-06-25 16:10:14 -0700, , require regfielddesc name match certain regex 2525 regfield check sane regfield group name regfielddesc add comment consistent printf regex regfielddesc fix compilation error regfielddesc use sophisticated regex,,
495,ee05e71a5e381c174074a92fdd09974c13e14b72,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-06-25 18:09:10 -0500, , add late latency writes 2538 add coremonitor bundle late latency writes fix bundle definition change frfwritebundle seq undo whitespace change,,
496,8e73bdd33af09d3d562717c5857801f713c2d82e,ichard Xia <rxia@sifive.com>, 2020-06-25 16:03:24 -0700, , build.wake fix string interpolation bootrom path 2535,,
497,f5889edf0f181857a948e654fdcee43c8e56681a,ndrew Waterman <andrew@sifive.com>, 2020-06-25 13:47:06 -0700,2534, merge pull request 2534 chipsalliance fix sfence refill race fix rare tlb refill invalidate race condition,,
498,3a328b53d3d197e9c6f59b5c11ba82e171733e0a,ack Koenig <koenig@sifive.com>, 2020-06-25 12:17:43 -0700, , bump chisel3 v3.3.2 ish bump 3.3.x near merge baes v3.3.2,,
499,c8cdee6636dd7291e1a294e987d21ac7afae558a,egan Wachs <megan@sifive.com>, 2020-06-24 17:08:02 -0700, , update firrtl along 1.3.x branch fix gitmodules point,,
500,f92b960293be42ae69ceff0502181fd523aa446a,egan Wachs <megan@sifive.com>, 2020-06-23 22:24:20 -0700, , bus wrapper add require check recordmap connection,,
501,ff81d54235317b87fcef7293111fb69322c5f149,egan Wachs <megan@sifive.com>, 2020-06-23 22:21:35 -0700, , bump firrtl along 1.3.x pick fix dedupmodules,,
502,303b043ee9bc089173a3da528d769e60136ce7f1,egan Wachs <megan@sifive.com>, 2020-05-26 11:24:45 -0700, , prci use new recordmap api name signal prci use recordlistmap compiles sure foo ... update src main scala prci use simplified recordmap instead hash version prci tweak prci checkpoint doe get past firrtl committing change show firrtl exception case prci actually list still heterogenous bag prci fix naming clock group bundle signal prci try adding wire get around none.get error prci add wire debugging statement clockgroup back chisel3 prci cleanup minimize diff clockgroup remove unused import,,
503,898f7c72a94fe8699b3e84b38005f2881ff1b205,ndrew Waterman <andrew@sifive.com>, 2020-06-24 18:18:11 -0700, , reduce fanout io.sfence.valid signal tlb signal sometimes slow compute avoid fanning clock enables entire tlb instead make valid signal depend output,,
504,5da05dbb496ffb75323d4245028337ed99b453bf,ndrew Waterman <andrew@sifive.com>, 2020-06-24 18:14:08 -0700, , fix tlb refill invalidate race condition sfence.vma rs1 rs2 happens cycle tlb refill refill still occurs even sfence.vma flushed entry refilled sfence.vma rs1 rs2 unaffected exceedingly difficult possible manifest bug found inspection thanks khannaudit observing wild,,
505,4df06ccf46a884bfea016b7ebee554d4eb3e730e,ndrew Waterman <andrew@sifive.com>, 2020-06-25 01:03:36 -0700,2536, merge pull request 2536 chipsalliance unify github action apt package github action install package job,,
506,12bc7726bd53c265d012623750af3512ab413633,ichard Xia <rxia@sifive.com>, 2020-06-24 23:13:26 -0700, , github action install package job github seems high failure rate restoring artifact cache happens build attempt compile cached artifact riscv tool scratch installing package required building artifact later job cache restoration step fails build fail installing package across job ensure even cache fails restore job still succeed albeit slowly,,
507,bf89a7e1a64227a66552a75283c3df10d8de665a,enry Cook <henry@sifive.com>, 2020-06-24 15:00:40 -0700, , clone 2521 action cache investigation purpose 2531 subsystem use bundlebridge propagate tile constant bundlebridge restore separate makeio implementation avoid extra verilog signal name tile use bridged constant inside diplomatic tile unit tile apply lazy val requirement checking pattern tile remove obviated mixin subsystem continue standardize rom attachment subsystem use hart prefix node tile supplied default groundtest update deal tile input constant default subsystem import spelling error rebase update src main scala device tilelink bootrom.scala authored megan wachs megan sifive.com update src main scala subsystem hastiles.scala authored megan wachs megan sifive.com update src main scala device tilelink bootrom.scala authored megan wachs megan sifive.com update src main scala subsystem hastiles.scala authored megan wachs megan sifive.com update src main scala system authored megan wachs megan sifive.com update src main scala tile basetile.scala authored megan wachs megan sifive.com update src main scala tile basetile.scala authored megan wachs megan sifive.com update src main scala tile basetile.scala authored megan wachs megan sifive.com bootrom.attach scaladoc comment hastiles scaladoc better scaladoc style bundlebridge expose hastiles true new nexus node  tile hartidlen resetvectorlen member hascoreparams hastileparams subsystem tile port params insert chain buffer util bundlebridge better dir inference makeio tile rely bundlebridge direction inference reset vector basetile scaladoc update src main scala subsystem hastiles.scala authored megan wachs megan sifive.com update src main scala subsystem hastiles.scala authored megan wachs megan sifive.com hartprefixkey bootrom connect reset vector nexus first tile authored megan wachs megan sifive.com,,
508,b641bc3293fab08031f0d23cacf7f9b5fc060c06,egan Wachs <megan@sifive.com>, 2020-06-24 13:42:47 -0700, , create recordmap better diplomatic naming 2486 heterogeneous bag optionally take list name better name signal update src main scala util revert update src main scala util reverts commit revert heterogeneous bag optionally take list name better name signal reverts commit create recordlistmap get signal better name heterogenousbag update src main scala util update rename recordmap.scala update recordmap.scala recordmap extend seq instead map recordmap review feedback recordmap add companion object recordmap add convenient accessor function make eltmap publich recordmap clean api accessing member via data update src main scala util recordmap.scala authored jack koenig koenig sifive.com update src main scala util recordmap.scala authored jack koenig koenig sifive.com update src main scala util recordmap.scala update recordmap.scala authored jack koenig koenig sifive.com,,
509,4a01ccbff2086525627e9dc4d7c8708f1b1788e5,enry Cook <henry@sifive.com>, 2020-06-24 10:25:28 -0700, , github attempt use cache 2530 maybe improve hit rate,,
510,5ede0829b7a926ffa29d2df8238dbfe44065128c,esley W. Terpstra <wesley@sifive.com>, 2020-06-20 14:49:45 -0700, , cachecork cache block size writing exceed reading 2527,,
511,653efa99a27dc155bd4b4706a7e71c5c930f62b1,ndrew Waterman <andrew@sifive.com>, 2020-06-19 18:33:48 -0700,2508, merge pull request 2508 jerryz123 writes disallow writes mstatus.xs,,
512,1cec6e697ce9ea8ffa13a6d95e0734946db3adb1,enry Cook <henry@sifive.com>, 2020-06-18 09:05:02 -0700,2504, merge pull request 2504 chipsalliance instantiate tile connecting standardize tile instantiation attachment,,
513,37d04a2ecddf2f85987854fc8d2dd196022267c3,erry Zhao <jerryz123@berkeley.edu>, 2020-06-08 16:14:20 -0700, , disallow writes mstatus.xs,,
514,77532ca46352a3d6c5aa6f2891bca5444b84e4c6,enry Cook <henry@sifive.com>, 2020-06-17 16:43:17 -0700, , config use optional override offset,,
515,ece6b145ba0d2f84c928dbb2eae31dc98c52155a,enry Cook <henry@sifive.com>, 2020-06-17 15:57:52 -0700, , ,,
516,35eb1cae6f08b7ae4e34cc2c5bd0e5a06f5fa842,atthew Conolly <matthew.conolly@sifive.com>, 2020-06-17 14:56:02 -0700, , use self location wake rule 2526,,
517,a43a2af7287d276d96be8dddf98f6e879a14b60f,enry Cook <henry@sifive.com>, 2020-06-17 10:44:30 -0700, , subsystem dont drop buffer arg,,
518,c51a78110626a2274833e5288cbdae9ec0498799,enry Cook <henry@sifive.com>, 2020-06-16 13:54:31 -0700, , buswrapper stability genericize inner coupler port name 2515,,
519,0286604068bda858902cd917e1013bc484c68289,enry Cook <henry@sifive.com>, 2020-06-11 11:16:22 -0700, , subsystem allow tile select notification arity,,
520,a340cd3cef3479f4be93bdecb1f6b68272298b83,enry Cook <henry@sifive.com>, 2020-06-10 14:56:02 -0700, , config make withn core pattern composable add idoffset parameter control hart offset make repeated usage append list tile use,,
521,76ff01ff0df3858fd822d465096cf48cc061c74d,enry Cook <henry@sifive.com>, 2020-06-10 14:55:27 -0700, , config maxhartidbits fix pow2 max,,
522,6e8d3877acc747701c2873714ce88a442fb49cae,enry Cook <henry@sifive.com>, 2020-06-10 14:16:03 -0700, , groundtest update use hastiles tileslocated,,
523,615b58e4c8227cc45cb617d79f7249e7711dd390,enry Cook <henry@sifive.com>, 2020-06-10 10:42:07 -0700, , subsystem always instantiate tile order static hartids,,
524,49d1363778319d082c1e07180769d8b7456ef411,enry Cook <henry@sifive.com>, 2020-06-09 16:53:09 -0700, , config maxhartidbits derived tileslocated,,
525,66d56c5b7f102359db46a29472a6169317a8b2af,enry Cook <henry@sifive.com>, 2020-06-09 16:50:11 -0700, , subsystem always add tile slave port usually passthru,,
526,3a593ad648aaa7cdb289868c816fef649f764ab7,enry Cook <henry@sifive.com>, 2020-06-08 15:31:09 -0700, , subsystem hastiles comment,,
527,6646b5d5cc871aff49612a2598ab5de02288e9d6,enry Cook <henry@sifive.com>, 2020-06-08 15:30:49 -0700, , subsystem rely inherited bound tilecontexttype,,
528,9e795259ec96dc056bc8c9e3bd80f627179c0b27,enry Cook <henry@sifive.com>, 2020-06-08 14:54:48 -0700, , make tree root require verbose,,
529,0d4cf5999620edc58fc2bef476858950a01623fa,enry Cook <henry@sifive.com>, 2020-06-05 12:07:16 -0700, , tile instantiated hastiles via tileslocated field,,
530,92cd111e011ee0e57f8df3759e4e5226f91a9d5d,enry Cook <henry@sifive.com>, 2020-06-05 12:05:35 -0700, , tile basetile rockettile override,,
531,6ddcdf95e4359a532e30222dfb4822ce3ae420c8,sinyi Lee <hsinyi.lee@sifive.com>, 2020-06-17 01:02:18 +0800, , public eventset.gate eventset could clone tapped signal 2524,,
532,05ecb5e305efd5f9740c0c263252382f89d4d633,esley W. Terpstra <wesley@sifive.com>, 2020-06-15 22:05:29 -0700, , ahbtotl fix assertion failure power 2523 first cycle assertion spuriously fire,,
533,45f3c98e392f8224bd40e189f837f92e6d745b6e,egan Wachs <megan@sifive.com>, 2020-06-14 13:21:28 -0700,2437, merge pull request 2437 chipsalliance add optional information regfielddesc align xact,,
534,7dba9636d8373699c775a3ee2c7d34b2e792837d,egan Wachs <megan@sifive.com>, 2020-06-14 06:08:22 -0700, , merge remote tracking branch origin master,,
535,1349bad94641e6a2ee8b4d97d681f4663ff74062,esley W. Terpstra <wesley@sifive.com>, 2020-06-12 17:32:50 -0700, , bundlebridge preserve width use regnext 2520 regnext era width uint lead requirement failed nexus node parent hartprefixnode topmod topdesign gen 144 requires output equivalent chisel data type got uint wire  uint reg using saferegnext keep useful requirement check still work registered true uint,,
536,206c310a957242f2e63332428e5bccfc96ddf42c,esley W. Terpstra <wesley@sifive.com>, 2020-06-12 17:30:51 -0700, , tltoahb add register retain hrdata error response 2512 deemed desirable output data value read response fails hopefully reducing confusion people looking waveform ahb spec doe require vendor vip doe test therefore two change made confirm additional requirement met ahbtotl block assertion hrdata steady error response scoreboard fuzzer check corrupt read data match written confirmed assertion fire hrdata register removed,,
537,cc3766adc39eabc97b2ead7466f163c02daf9200,esley W. Terpstra <wesley@sifive.com>, 2020-06-12 15:39:33 -0700, , tlbroadcast make possible hook control interface 2519 idea standard interface describing want control inteface coherence manager want one filter get opportunity use,,
538,621d5ce2e6dd2ae12f151008a5db8add35e93a9a,esley W. Terpstra <wesley@sifive.com>, 2020-06-12 05:57:09 -0700, , broadcast drive width wire 2516 broadcast drive width wire tlbroadcast avoid empty cat cache,,
539,3001d50c7136515337387562d89249fe7821d133,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-06-11 19:34:30 -0700,2517, merge pull request 2517 chipsalliance depend firrtl jar make scalatest rule depend firrtl_jar,,
540,98749e9b1366127234acba494ae7023a58c0a80a,lbert Chen <albert.chen@sifive.com>, 2020-06-11 17:20:48 -0700, , make scalatest rule depend firrtl_jar,,
541,5e80594e0232efa6b57339f7c5ad6d84deca1f88,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-06-11 14:51:36 -0700,2452, merge pull request 2452 chipsalliance stabilize name add transforms lint module name conflict override module name,,
542,0c5ae8f795949474493a1abc85c4ac2afac4b8a7,egan Wachs <megan@sifive.com>, 2020-06-10 16:43:17 -0700, , merge remote tracking branch origin master,,
543,aa434681e22b7420632f3b9ebd129178d13963e7,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-06-09 18:33:33 -0700, , check width 2506,,
544,1e0db63428027a9c0db4b75f6525b92ce5975c38,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2020-06-09 21:18:07 -0400, , add sbt test regression 2511 signed schuyler eldridge ibm.com,,
545,8833176197106a15f323d8e4c1819faf47b57e22,esley W. Terpstra <wesley@sifive.com>, 2020-06-09 17:53:46 -0700,2509, merge pull request 2509 chipsalliance broadcast filter broadcast filter,,
546,efda66babd3ce09fe0bfb419a3335626aa6e6f91,esley W. Terpstra <wesley@sifive.com>, 2020-06-09 15:51:47 -0700, , broadcast rename addressbits,,
547,5d461d3e6800cc3e13b7e07745cd518cf6e692db,esley W. Terpstra <wesley@sifive.com>, 2020-06-09 15:42:04 -0700, , broadcast generalize needt function,,
548,e6a6a88a35e093ae32a496c24c1958d44001270d,lbert Chen <albert.chen@sifive.com>, 2020-06-08 11:45:02 -0700, , update recommended fix add comment,,
549,a374c7839872b693ad507d4d66a0a7a51738826d,egan Wachs <megan@sifive.com>, 2020-06-09 08:33:27 -0700,2507, merge pull request 2507 chipsalliance name package anon give module actual name,,
550,94db960d2e39556e65dad92e25b873bc7b32291f,egan Wachs <megan@sifive.com>, 2020-06-09 07:56:40 -0700, , revert unintentional change hardfloat,,
551,9fec17ef5dc04ca51557e6116884c27985e3e3f7,esley W. Terpstra <wesley@sifive.com>, 2020-06-05 14:41:52 -0700, , broadcast support plugable probe filter,,
552,6d44c9ac6e4391d0eb116334f82f7ffdd065343b,egan Wachs <megan@sifive.com>, 2020-06-08 12:45:28 -0700, , make sure module put called package_anon.v,,
553,0d49ba6c0dcce783eb24cc99639da028ea63b1b3,egan Wachs <megan@sifive.com>, 2020-06-08 02:43:19 -0700, , omregistermap add return type,,
554,ec26ca7f6dfdbc8d0fbf03db830aa1fd23cdeb01,egan Wachs <megan@sifive.com>, 2020-06-08 02:42:40 -0700, , merge remote tracking branch origin master,,
555,ab847921befe00fe1f4833cf5db92cc959c82567,ndrew Waterman <andrew@sifive.com>, 2020-06-07 20:55:34 -0700,2503, merge pull request 2503 chipsalliance putpartial vector tlb check putpartial support separately putfull,,
556,e1c26df25130cdf291b8fe9ef4e2346b600df10b,iuyang Liu <liujiuyang1994@gmail.com>, 2020-06-07 11:41:06 +0800, , documentation diplomacy lazymodule part 2311 add documentation lazymodule finish node diagram prologue wip inline documentation comment node doc resolvestar fix according review authored megan wachs megan sifive.com apply suggestion rxia code review authored richard xia richardxia richardxia.com distinguish name change review apply suggestion code review authored richard xia richardxia richardxia.com authored megan wachs megan sifive.com comment valname revoke change code add todo revert nodes.scala change requested review polish sourceinfo authored megan wachs megan sifive.com fix dangle doc polish doc authored megan wachs megan sifive.com move library doc package inmodulebody doc mirror fix apply suggestion code review authored megan wachs megan sifive.com move package doc node doc update scaladoc lazymodule apply suggestion code review authored megan wachs megan sifive.com update src main scala diplomacy update src main scala diplomacy apply suggestion code review lazymodule documentation add placeholder apply suggestion code review authored megan wachs megan sifive.com bug fix comment fix scaladoc style specifically ensure blank line summary sentence extra description well ending block comment single rather fix rendering list scaladoc add missing blank line properly capitalize graphml proper noun move doc top companion object update src main scala diplomacy replace imperative scaladocs descriptive one vals update remove excessive spacing cross reference miscellaneous copy change apply suggestion code review authored megan wachs megan sifive.com mirror change reformat add type defines small code change better understanding apply suggestion code review update src main scala diplomacy apply suggestion code review update review apply suggestion code review authored megan wachs megan sifive.com authored megan wachs megan sifive.com authored richard xia richardxia richardxia.com authored richard xia rxia sifive.com,,
557,49644db652e3c41b3aceeee3416cbb44ed9b2af7,esley W. Terpstra <wesley@sifive.com>, 2020-06-05 17:49:17 -0700, , fix reduction bug 2502 ever passed seq duplicated addressset incorrectly widen addressset happen even called .distinct calling unification merge two addresssets new addressset collides pre existing overlap duplicate,,
558,f4783b7ab2b86d7933b56d673f4a22514741fa3e,esley W. Terpstra <wesley@sifive.com>, 2020-06-05 15:40:19 -0700, , tlbroadcast fix bug master early use source,,
559,f2a71ae28add5e5d9c413957f3e31274700257d2,ndrew Waterman <andrew@sifive.com>, 2020-06-05 14:04:54 -0700, , temporarily disable test hitting oom action,,
560,35e7da90f3f344bf52a3577fd6d7b09f20ca4f95,ndrew Waterman <andrew@sifive.com>, 2020-06-05 14:02:10 -0700, , break amoalus coredatabits xlen rather one big alu coredatabits sized adder two smaller alus shorter critical path qor improvement e.g rv32d xlen coredatabits require coredatabits also functional fix,,
561,5d70580b20290da3579c81c12a16afa8279d2a00,lbert Chen <albert.chen@sifive.com>, 2020-06-05 13:39:22 -0700, , remove naming strategy,,
562,02168732cb7cafe860d6608dab0ea56038796486,lbert Chen <albert.chen@sifive.com>, 2020-06-05 12:01:34 -0700, , move package,,
563,637107dbf4bae94349998113633c95410aa62dc9,lbert Chen <albert.chen@sifive.com>, 2020-06-05 10:30:51 -0700, , fix typo,,
564,f34d7cad59702c301bf8b555fbd834e17fff3331,ndrew Waterman <andrew@sifive.com>, 2020-06-04 22:22:24 -0700, , remove newly unnecessary putpartial assertion,,
565,28365499356ce3a42fc7718c82378520f154947c,ndrew Waterman <andrew@sifive.com>, 2020-06-04 18:03:06 -0700, , tlb check putpartial support separately putfull previously tlb would report m_pwr putpartial permissible anywhere m_xwr putfull fine cache transaction since cache handle putpartial internally fine uncached transaction since putfull support doe imply putpartial support check putpartial support separately similar amos access cached assume access proceed since handled cache access uncached check pma rocket never issue m_pwr functional change front,,
566,ab1c35542d575af76340b095151f9a01d8855524,lbert Chen <albert.chen@sifive.com>, 2020-06-04 16:55:46 -0700, , add combined rename lint test,,
567,66326bbd705d5a8fee91d2550eb90277d26dde7f,lbert Chen <albert.chen@sifive.com>, 2020-06-04 16:41:15 -0700, , update scaladoc suggestion code review,,
568,b55e5932bcb81f22f090a3e753a624401fa74fa0,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-06-04 16:16:41 -0700, , apply suggestion code review authored megan wachs megan sifive.com,,
569,07564fbfd69c1478b74dd2f6bd76d23761e82a57,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-06-04 15:40:07 -0700, , apply suggestion code review authored megan wachs megan sifive.com,,
570,ab3dcdc59c70744e761fc8cc1723d91257ac99ce,enry Cook <henry@sifive.com>, 2020-06-04 12:38:40 -0700,2497, merge pull request 2497 chipsalliance bundle broadcast enhancement bundlebridge enhancement,,
571,0b2826546779ddbeff886c70310610b1753e25e3,enry Cook <henry@sifive.com>, 2020-06-03 23:43:02 -0700, , bundlebridge actually support false,,
572,f4a8562c94ee0564734d7c0a0e3490af2f2b1c40,enry Cook <henry@sifive.com>, 2020-06-03 23:35:52 -0700, , bundlebridge supply context string rquirement failure,,
573,09f2157b428af2dccdc3f5918905728fffd920b0,enry Cook <henry@sifive.com>, 2020-06-03 23:33:34 -0700, , bundlebridge makeio variant take string,,
574,8fb3d6f2a1fd4e2e6414c5d290dd6d6b6b06274d,enry Cook <henry@sifive.com>, 2020-06-02 13:38:40 -0700, , bundlebridge allow sink also supply gen function resolve edge,,
575,928dce6d19c9e45f6160fd171ba866282295ce94,enry Cook <henry@sifive.com>, 2020-06-03 10:51:22 -0700, , bundlebridge add output equivalence check nexus,,
576,72ef95fdea56dd732856794e7421a86946d38d3f,enry Cook <henry@sifive.com>, 2020-06-02 13:35:28 -0700, , bundlebridge bundlebroadcast take valname,,
577,1abc6a3d09c14ed72922a0546e0d44f7b9baee72,enry Cook <henry@sifive.com>, 2020-06-01 09:22:53 -0700, , bundlebridge nexus default reduction,,
578,b7e3bb63084f3709df6d9e777390c604a01270c4,enry Cook <henry@sifive.com>, 2020-05-29 18:13:56 -0700, , tile traceauxnode,,
579,12ac9077d90f4b3ae89172485488eddf50ad949b,enry Cook <henry@sifive.com>, 2020-05-29 17:56:01 -0700, , diplomacy refactor bundlebroadcast,,
580,20871f14b74ca2a72635d5349a26e28ce168042c,enry Cook <henry@sifive.com>, 2020-05-28 12:31:13 -0700, , bundlebridge allow default wire value broadcast,,
581,03cccb4b4ceaae2d711d31a9013cb711ec04db65,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-06-03 14:16:21 -0700, , object model separate concept supervisor mode presence mmu 2499 vmpresent,,
582,db1ff2818b16bc915770e4a6c3f316fa53beb70d,esley W. Terpstra <wesley@sifive.com>, 2020-06-03 09:44:42 -0700, , tlbroadcast upgrade chisel3,,
583,c0d0f719ff2cfd2a1140e9575687b769d2ea70c0,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-06-03 00:01:24 -0700, , pseudolru power plus 2498 plru handle power plus number way example plrutest passing way,,
584,26f206c9b561037d777c556a9723603f354e92be,lbert Chen <albert.chen@sifive.com>, 2020-06-01 16:03:10 -0700, , add test lint pas move rename test,,
585,be3a6dc0c72293f2141368c1e6562ab7175cff62,lbert Chen <albert.chen@sifive.com>, 2020-06-01 15:46:33 -0700, , move around file,,
586,d71c5a674275676b9c870a20cb0a42cd039a4115,enry Cook <henry@sifive.com>, 2020-06-01 09:37:00 -0700,2495, merge pull request 2495 chipsalliance add src added source object model i.e omports,,
587,e4b62985badc269d526a336a7eea86dfb31aff0f,egan Wachs <megan@sifive.com>, 2020-05-30 13:24:54 -0700,2496, merge pull request 2496 chipsalliance restriction ommemorymap register map memory region,,
588,34c2bb546ab9f9afd992086097361b42511918a1,egan Wachs <megan@sifive.com>, 2020-05-25 14:26:28 -0700, , memory map prohibit passing register map exactly matching memory region,,
589,b97d66fac0802891e814717a37c1802042a8e4ed,lbert Chen <albert.chen@sifive.com>, 2020-05-29 11:29:04 -0700, , add annos check,,
590,28e0b3340922a671778e8fdbe6c50afbed411288,lbert Chen <albert.chen@sifive.com>, 2020-05-29 11:20:25 -0700, , add another test,,
591,896ca0e28cfb8343ac04e190a800b81e45e79815,lbert Chen <albert.chen@sifive.com>, 2020-05-29 11:13:14 -0700, , match rawmodule instead chisel3.module,,
592,2e83fd91fee1366541e68f4ab96804facebc7dcc,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-05-29 11:11:51 -0700, , apply suggestion code review authored megan wachs megan sifive.com,,
593,5536bcd3f6b93fe3c22773b0a107743aa1d95bee,lbert Chen <albert.chen@sifive.com>, 2020-05-29 10:44:12 -0700, , update scaladoc,,
594,86312ba6874130cac112c587837fb1e318086852,lbert Chen <albert.chen@sifive.com>, 2020-05-29 10:31:31 -0700, , add final name assert,,
595,0881c42c05c9b1be566c53454486693d83d4a62b,lbert Chen <albert.chen@sifive.com>, 2020-05-29 10:30:21 -0700, , update test,,
596,5b8b0f7d11160ab00a1988f544196bf81cb0af2f,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-05-29 10:09:41 -0700, ," pseudolru non power 2493 plrutest passing 2,4 way plrutest passing way plrutest unexpected discrepancy way never replaces way plrutest failing way never replaces way plru non power two entry truelru expose class public def plru gracefully handle way add remaining unittestconfig regression tlxbarunittest fails elaborate eccunittest pass locally fails pass locally fails plruunittest pass locally fails pass locally fails explanation variable name comment pseudolru get_next_state touch_way_sized padto extract deprecate old method",,
597,6f9ca9afde1c44610c56e60ac27d3b8d0461b8a5,lbert Chen <albert.chen@sifive.com>, 2020-05-29 09:53:38 -0700, , remove unused naming strategy,,
598,4f71d6b9461f72bf567a37ef2272779c43ba09ba,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-05-29 09:36:14 -0700, , fix typo authored megan wachs megan sifive.com,,
599,12a7cd1a5e49297b8b11c5045c937aa22ee83077,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-05-29 09:36:01 -0700, , fix typo authored megan wachs megan sifive.com,,
600,dc176fd479c3f32dee1602295d21afe7db0bd100,egan Wachs <megan@sifive.com>, 2020-05-29 06:41:04 -0700,2479, merge pull request 2479 chipsalliance inferred reset axi4 deinterleaver update chisel3 get inferred reset,,
601,1d8bc8dd7004308e65d7ad71734f8167a09034f5,egan Wachs <megan@sifive.com>, 2020-05-28 20:58:16 -0700, , update src main scala amba axi4,,
602,0749c3707a5f070a41e95e76b977319ece7967f1,lbert Chen <albert.chen@sifive.com>, 2020-05-28 17:49:44 -0700, , revert makefrag change,,
603,2953537a4d0811edf4cdcbe8d30c61e096ba3065,lbert Chen <albert.chen@sifive.com>, 2020-05-28 17:47:55 -0700, , remove sampler.sh,,
604,aa4e3456bc317e04419386220e7f6e8d4054315e,lbert Chen <albert.chen@sifive.com>, 2020-05-28 17:47:16 -0700, , update test,,
605,dedc363803b4fc9f5432a8d794539ef2c3f5c67f,lbert Chen <albert.chen@sifive.com>, 2020-05-28 17:37:51 -0700, , split two,,
606,e7b2232166f75697436939502b1be28b44942a5d,urali Vijayaraghavan <vmurali@sifive.com>, 2020-05-28 17:32:48 -0700, , added source omports,,
607,ce0317fb3ba98d38d48a7e7a3b74edc5ab8da600,egan Wachs <megan@sifive.com>, 2020-05-28 10:57:48 -0700,2492, merge pull request 2492 mmjconolly resource string java 1.8 add openjdk java 1.8.0 resource string java invocation,,
608,60cc5404bcb1e6ba80a19e38dfc81696ac52ff8a,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2020-05-28 12:40:16 -0400, , rocketchipstage extend chiselstage 2481 rocketchipstage extend chiselstage make rocketchipstage stage child opposed child chiselstage add private hack chiselstage add generateroms phase signed schuyler eldridge ibm.com remove unmoored comment signed schuyler eldridge ibm.com,,
609,d22fb6b47b3839dcd8c83cadd0f09807ba6bdf02,egan Wachs <megan@sifive.com>, 2020-05-28 05:24:03 -0700, , update src main scala amba axi4,,
610,711851d24ed556b2e6838ee5fd316a3e075b39f7,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2020-05-27 23:54:34 -0400, , fix travis shell option 2490 allow unset variable signed schuyler eldridge ibm.com exit immediately travis regression disables immediate failure running travis_wait method test need keep going even fail thing like print log signed schuyler eldridge ibm.com remove verbose jtag regression signed schuyler eldridge ibm.com,,
611,6e04b4af5874f6576c87139da4851f040f51d4c0,atthew Conolly <matthew.conolly@sifive.com>, 2020-05-27 13:08:48 -0700, , add openjdk java 1.8.0 resource string java invocation,,
612,aa797722581821f32c2babb2d83bc83eee934fe0,lbert Chen <albert.chen@sifive.com>, 2020-05-27 13:17:13 -0700, , fix typo,,
613,4f78cbff0d80ca38dfbe0343d947c3c2c8c52bfa,ack Koenig <koenig@sifive.com>, 2020-05-27 13:17:01 -0700,2491, merge pull request 2491 sifive size_as_bigint change accomodate address range require 32bits,,
614,4a2f29a4a633b39fffda1a39708859c9cfdf6aba,enry Cook <henry@sifive.com>, 2020-05-27 11:40:47 -0700,2483, merge pull request 2483 chipsalliance map entry standardize idmap idmapentry,,
615,430d486752c689f934a412b3e7f7273e64821def,avan Madasu <pavanm@gamma03.internal.sifive.com>, 2020-05-27 10:16:57 -0700, , change accomodate address range require 32bits,,
616,21470edd2809f67109b0b96e6352b045b86c52a6,rik Danie <43764516+erikdanie@users.noreply.github.com>, 2020-05-26 23:31:32 -0700,2489, merge pull request 2489 chipsalliance require msg paddr add message paddr bit require,,
617,a4eeb44883fdb9e39cfba62b752c702e16064d3f,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-05-26 22:20:10 -0700,2488, merge pull request 2488 chipsalliance node addition,,
618,a82a974eabc5ad77248eef061d5b2ced87e6cedf,rik Danie <erik.danie@sifive.com>, 2020-05-26 15:58:04 -0700, , add message paddr bit require,,
619,8f5c3f5a3b788bd81e1a59ec869819ed0a4676f8,ohit Wani <mohitwani@sifive.com>, 2020-05-26 14:16:19 -0700, , node addition,,
620,109b49bbf7af65ac7be6e04234eec3ab6b0f6598,egan Wachs <megan@sifive.com>, 2020-05-23 15:28:35 -0700, , check conversion chisel3,,
621,6249be3cf36a2c4e56c8890ee7b328340b41255c,ndrew Waterman <andrew@sifive.com>, 2020-05-23 05:08:03 -0700, , rvv 0.9 tighten fractional lmul sew constraint 2484 spec requires implementation support fractional lmul setting lmul sew elen old code enforced looser constraint lmul sew vlen e.g vlen twice elen would support one notch smaller lmul given sew tightening constraint catch software bug rely vtype setting guaranteed supported across space configuration need verified also reduced,,
622,8f4e969f5a21d46e67f99207606c1995093453c4,enry Cook <henry@sifive.com>, 2020-05-21 14:35:09 -0700, , idmapentry address reviewer comment,,
623,b445a736ab22149afb0c861e3a3704ba8fed9589,enry Cook <henry@sifive.com>, 2020-05-21 12:56:01 -0700, , axi4.idindexer note unused rather leaving name blank,,
624,56d941db5f9a2c756ebcd47addfbb923cf8aeb6e,enry Cook <henry@sifive.com>, 2020-05-21 11:13:49 -0700, , diplomacy standardize idmapentry interface,,
625,b9080b10f905b1afcb16e2849293fa0ee1faf42d,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-05-21 15:02:06 -0700, , tilelink xbar arbiter decoupledio late cancel 2480  tlbuffer andnotcancel  chisel3 upgrade tilelink xbar.scala fold xbar_acancel tilelink arbiter duplicate apply applycancel tilelink xbar duplicate acancel circuit cleanup,,
626,efb578cde1409507a99865dee6e63abea254dab7,egan Wachs <megan@sifive.com>, 2020-05-19 16:41:02 -0700, , axi4 deinterleaver convert fully chisel3,,
627,be84391130077d8c1ce8951c6f792e22c07f1a14,egan Wachs <megan@sifive.com>, 2020-05-18 15:16:46 -0700, , axi4 deinterleaver use chisel3 inferred reset,,
628,ed852b1b55bfe5f6c913939fa604b14b3e926a38,ichard Xia <rxia@sifive.com>, 2020-05-21 07:21:22 -0700, , use newer github action cache improved reliability 2472 use newer action cache improved reliability per http github.com action cache issue 141 issuecomment 629342357 several recent commits improved reliability http github.com action cache pull 306 http github.com action cache pull 300 http github.com action cache pull 305 use version action cache fixed argument zstd ubuntu 16.04,,
629,0493af331084978764f43c2ed6f3e3e1deceab81,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-05-21 00:59:48 -0700, , beu report corrupt denied fetch 2482 beu icacheerrors tilelink bus channel corrupt denied icache bus error channel address match channel request,,
630,a4a934b876b789f902a04e091621d06af462111a,enry Cook <henry@sifive.com>, 2020-05-20 11:20:51 -0700,2470, merge pull request 2470 chipsalliance address adjuster patch addressadjuster patch,,
631,2aa66d06d391e3a37d48f6066e701704aed8d852,egan Wachs <megan@sifive.com>, 2020-05-20 11:17:09 -0700, , update 2478,,
632,c51b0f9ee0f9d5ac47dfa2957586de1b13bfcfb6,egan Wachs <megan@sifive.com>, 2020-05-19 23:44:07 -0700,2473, merge pull request 2473 chipsalliance contributing update add instruction condition contributing.md,,
633,1b5439e14c981684260dbf1357d50ef8ec9528f3,egan Wachs <megan@sifive.com>, 2020-05-19 11:10:21 -0700, , update contributing.md,,
634,bc949f4723abdb3dec6e3d6e298b68b87558beea,ndrew Waterman <andrew@sifive.com>, 2020-05-19 02:49:42 -0700,2477, merge pull request 2477 chipsalliance rvv 0.9 rvv 0.9 change,,
635,35249bc8e92dd43c92ac7e234c1ba9debfd9e1f4,esley W. Terpstra <wesley@sifive.com>, 2020-05-18 12:43:51 -0700, , add back fifofixer fixed local remote slave,,
636,3ba61749471bc8fe17aa30af40b2ca341b6ffd12,esley W. Terpstra <wesley@sifive.com>, 2020-05-18 12:42:40 -0700, , addressadjuster make possible replicated order requirement situation need track transaction,,
637,6beb45b8f2bd56d09a6c4a828ec89a8d8b9a9b3f,esley W. Terpstra <wesley@sifive.com>, 2020-05-18 12:20:54 -0700, , addressadjuster fifo fix replicated region fixed slave local remote side require fifo uniformity flatten fifoids,,
638,7b868e9614bb7731519a84dd150f7e13c6335d90,lbert Chen <albert.chen@sifive.com>, 2020-05-18 12:01:20 -0700, , update,,
639,c7ee967e58e79dfda63dc3624367440d04a6e42a,lbert Chen <albert.chen@sifive.com>, 2020-05-18 11:02:21 -0700, , add multiple desiredname check,,
640,012c765cbaaf36ff812d2873a48b27695a62b4a3,lbert Chen <albert.chen@sifive.com>, 2020-05-18 11:02:00 -0700, , respond feedback,,
641,ccfd1e3483accfe2fad5332e2fcb2a98da78d9a9,enry Cook <henry@sifive.com>, 2020-05-18 09:46:43 -0700, , tilelink addressadjuster verbose requires,,
642,39291a2c78b08eb024cc560f9bebb2ded0315399,ndrew Waterman <andrew@sifive.com>, 2020-05-14 05:18:39 -0700, , reset register consistency reset value vtype.vill,,
643,ba8419d2ebbb88e52ac7ec17c18135dcb6b810dc,ndrew Waterman <andrew@sifive.com>, 2020-05-12 00:30:35 -0700, , rvv v0.9 opcode change,,
644,df50c6115fa1b8e6f1979e80ccd1c55c7783bc7f,ndrew Waterman <andrew@sifive.com>, 2020-05-12 00:29:26 -0700, , implement rvv v0.9 fractional lmul scheme,,
645,23228b7459e492db64f0824211dfee5b16b0034c,ndrew Waterman <andrew@sifive.com>, 2020-05-12 00:28:41 -0700, , add utils shifting uints signed shift amount,,
646,16d49a75da685fb4777e99a8c75668bc5e21cb9d,egan Wachs <megan@sifive.com>, 2020-05-17 14:24:15 -0700,2339, merge pull request 2339 chipsalliance scaladoc fixchisel3 fixchisel3 add commentary scaladoc,,
647,37fa7d3842817d2e6f488e21d2a1687f8c942079,egan Wachs <megan@sifive.com>, 2020-05-17 13:19:03 -0700, , update contributing.md,,
648,6c8a5d99d9c611255347ab0de5dcb46cc8d76d95,egan Wachs <megan@sifive.com>, 2020-05-17 00:26:23 -0700, , merge remote tracking branch origin master scaladoc fixchisel3,,
649,97117fade9c2c8f1f068850447eae0615be17afa,esley W. Terpstra <wesley@sifive.com>, 2020-05-16 08:21:10 -0700, , fragmenter extending denied must also extend corrupt 2468 spec requires denied message data also corrupt case fragmenter extends denied signal must also ensure corrupt also raised,,
650,276dbd00d121a200b7306e5bce1b0a4066c56411,enry Cook <henry@sifive.com>, 2020-05-15 17:04:11 -0700, , tilelink address adjust liberal use deal divergent user bit,,
651,10618970b8bbdca0444c19f251e50dc38ca851e9,enry Cook <henry@sifive.com>, 2020-05-06 19:13:51 -0700, , tilelink plumb,,
652,cd0653f95c6a597e93b124b0d8530a331d062ddf,enry Cook <henry@sifive.com>, 2020-05-06 18:39:44 -0700, , tilelink addressadjuster supplied,,
653,a6848ee7b702f58294f0d9055a930595f56e256e,enry Cook <henry@sifive.com>, 2020-05-15 10:59:04 -0700, , preserve metadata shrinkage required 2466 tlxbar verbose require preserve metadata shrink required,,
654,c58ffd3e3d4c0af5125fa8c145f342f2bad6708d,egan Wachs <megan@sifive.com>, 2020-05-14 23:54:05 -0700, , update src main scala util package.scala,,
655,ecf2f0d33ac97f79ed8c1bc44c96b948c18db4ad,egan Wachs <megan@sifive.com>, 2020-05-14 23:50:41 -0700, , update src main scala util package.scala,,
656,093428b05a5a36e1012251395621c99c2e931432,egan Wachs <megan@sifive.com>, 2020-05-14 23:50:24 -0700, , apply suggestion code review,,
657,bcf85d77df9eb56c77b1478ec8f85124305c7fb1,egan Wachs <megan@sifive.com>, 2020-05-14 23:48:40 -0700, , update src main scala util package.scala,,
658,84a80bab54fc771558dd4748190b5d2f17048d69,egan Wachs <megan@sifive.com>, 2020-05-14 23:47:41 -0700, , update src main scala util package.scala,,
659,55ddc23f5ea7b35151359ae051c58b0a97ef847c,esley W. Terpstra <wesley@sifive.com>, 2020-05-14 23:27:02 -0700,2461, merge pull request 2461 chipsalliance dynamic local remote order dynamic local remote order,,
660,a31e00d6e037dd07010d96a35a785251306c7ac6,ichard Xia <rxia@sifive.com>, 2020-05-14 17:24:34 -0700,2465, merge pull request 2465 richardxia use github action redux use github action attempt,,
661,6d8d643df0ef5cfb0b26cc9dc6263f749ffc05fe,eborah Soung <debs@sifive.com>, 2020-05-14 15:58:01 -0700, , revert channel assertion based anysupport 2450 2463 reverts commit,,
662,a1f9c14316160279ff43814e97010a984629b50d,egan Wachs <megan@sifive.com>, 2020-05-14 15:19:45 -0700, , update src main scala util package.scala,,
663,a8382380770cca86402555722170a6487c699864,egan Wachs <megan@sifive.com>, 2020-05-14 15:19:24 -0700, , update src main scala util package.scala,,
664,0c5120871912081bebd44a5f85f131c2f8136166,lbert Chen <albert.chen@sifive.com>, 2020-05-14 09:42:11 -0700, , improve aspect add comment,,
665,17c09cc948773b00a054190e428ab5800457893f,sinyi Lee <lihsinyi@gmail.com>, 2020-05-14 15:22:09 +0800, , public event field eventset eventsets field superscalareveâ 2464 public event field eventset eventsets field apply hit eventset eventset constructed event eventset could monitor fix build failed evaluating eventset.hits event signal may ready change eventset.hits wire evaluate eventset.check function signal ready eventset.check called,,
666,3145f7147bf9ec0b5f80f293979c353927b39879,ichard Xia <rxia@sifive.com>, 2020-05-13 19:40:12 -0700, , bump test bucket timeout 100 ironically due travis continuing time,,
667,e0544be9f876a1f9b8370d27e54a240ffaef2712,lbert Chen <albert.chen@sifive.com>, 2020-05-13 16:06:08 -0700, , add scaladoc cleanup,,
668,40ba47499e25d44d8c39c00d02323e725ba28abd,lbert Chen <albert.chen@sifive.com>, 2020-05-13 16:05:34 -0700, , revert make travis change,,
669,98ad330ff3ead3b631f4d85ff8dcbe5bf6443dd9,lbert Chen <albert.chen@sifive.com>, 2020-05-13 13:32:53 -0700, , get rid trailing space,,
670,fd87227985422f07619deaa4fbffe2bf54b82fcf,lbert Chen <albert.chen@sifive.com>, 2020-05-13 11:16:01 -0700, , refactor,,
671,87f5c41388198df02a52aac568d10fabe6f0ede3,lbert Chen <albert.chen@sifive.com>, 2020-05-12 15:01:27 -0700, , makefile update,,
672,f5e52a94ad3f63bb48b7da163e9c18307bc6f7cf,ichard Xia <rxia@sifive.com>, 2020-05-10 18:44:15 -0700, , include copy travis_wait use travis build,,
673,7885c0f85fbeeab383ed6244752ab5c465fc095e,ichard Xia <rxia@sifive.com>, 2020-05-09 22:49:04 -0700, , add,,
674,015dc0b76fe63a9f172260084cdd5b7ab5ce0d2c,ichard Xia <rxia@sifive.com>, 2020-04-04 23:44:52 -0700, , add step running test,,
675,12450bf32d2067fe30d71264b143d91af9dfadc6,ichard Xia <rxia@sifive.com>, 2020-04-05 11:19:06 -0700, , add wake check,,
676,4c117504fb2c539f328c549091fe992b921d5fc0,ichard Xia <rxia@sifive.com>, 2020-04-04 23:03:11 -0700, , add verilator cache step,,
677,623cd251177bbaff9088a17eb2fe82fc7c682280,ichard Xia <rxia@sifive.com>, 2020-04-04 23:29:40 -0700, , add riscv tool cache step,,
678,3398b834213958ec967cf809196e3fdd90b8fe26,ichard Xia <rxia@sifive.com>, 2020-04-04 22:38:46 -0700, , add initial github action workflow wit manifest check,,
679,468da4e047ac3cdf7b70da9ce7c1e168fd2ceefc,ichard Xia <rxia@sifive.com>, 2020-05-09 21:27:27 -0700, , rocket depend riscv tests.stamp,,
680,b5fca2d0845dd18844cfd9f7541175defa4da837,ichard Xia <rxia@sifive.com>, 2020-05-09 22:56:45 -0700, , verilator read hash file,,
681,45ef2f36c676585f317a149bc355c5d4c8cf8d66,ichard Xia <rxia@sifive.com>, 2020-05-09 14:49:58 -0700, , factor regression test bucket .travis.yml,,
682,ebfe1ff380e5c9d8ad11b98db7f34f90faa7ee2c,ndrew Waterman <andrew@sifive.com>, 2020-05-12 19:55:40 -0700, , improve decodelogic runtime 2462 case none clause default skip optimization problem altogether turn common problematic case design working reduced runtime whenver ctrl thing several minute,,
683,64b345b1921d2879dd1175ab3abfe473521bc234,eborah Soung <debs@sifive.com>, 2020-05-12 09:32:34 -0700, , channel assertion based anysupport 2450,,
684,6660cd8c591f2dad8f41cae49c387be9e60b60b6,egan Wachs <megan@sifive.com>, 2020-05-12 00:35:23 -0700, , merge remote tracking branch origin master,,
685,e9beab84a487df4d0ee8f71019f034669a4ee5b5,esley W. Terpstra <wesley@sifive.com>, 2020-05-11 19:07:36 -0700, , omisa enable prototyping testing sv57,,
686,b67bfac3697c620200211ae4d651b871a1234d06,esley W. Terpstra <wesley@sifive.com>, 2020-05-11 17:50:49 -0700, , addressadjuster add integrated fifo fixing remote local routing decision granular leave static fifofixer 1mib local memory 256mib region describe 256 different fifo region one potential offset local memory actually two option local remote use dynamic routing information addressadjuster,,
687,63becef3ec369b569254378c5fc5b6be910b7874,esley W. Terpstra <wesley@sifive.com>, 2020-05-11 17:08:18 -0700, , pay technical debt perfect implementation algorithm would perform full circuit minimization ala quineâ mccluskey however would require expanding every addres exponential time previous heuristic algorithm addressset term however always merge set bit order led poor outcome common input new heuristic merges lowest bit first bit better worst case performance contiguous range also find better result,,
688,88cf2b1d850db0205bdb9020767519d7f61f3446,esley W. Terpstra <wesley@sifive.com>, 2020-05-11 13:15:59 -0700, , pay technical debt longer exponential time,,
689,983e08cc9486d945cecaf8ded2d3083a70f33a02,esley W. Terpstra <wesley@sifive.com>, 2020-05-11 09:43:06 -0700, , increase evaluation performance something broken insertion get slower slower map get full groupby idiomatic anyway,,
690,f196c02f4075dfd9b3efabb568266d2f44df8c71,eborah Soung <debs@sifive.com>, 2020-05-11 16:14:26 -0700, , bumping firrtl 1.3.x 2460,,
691,cb175272a215d102f18b089f1180e37712981559,enry Cook <henry@sifive.com>, 2020-05-11 13:44:41 -0700,2453, merge pull request 2453 jwright6323 string_plusargs add support emitting string valued plusargs plusargs default,,
692,2d4b78d87e028982469c7d9999ec0139334fcdcc,enry Cook <henry@sifive.com>, 2020-05-11 13:43:45 -0700,2457, merge pull request 2457 chipsalliance release amba cache release amba cache,,
693,94b17c2017f54112f6fa1e718af6f9c625a6d3e4,lbert Chen <albert.chen@sifive.com>, 2020-05-11 10:35:04 -0700, , move scala compile earlier,,
694,d13983d97894373917dc7a31c1101fb45bad5879,lbert Chen <albert.chen@sifive.com>, 2020-05-11 10:13:37 -0700, , makefile update,,
695,b40fbfb9346659a1c778530f69120a35a4484637,lbert Chen <albert.chen@sifive.com>, 2020-05-10 10:30:56 -0700, , remove verbose plusarg,,
696,108fce7262d831653b28ca0611e30eb5e77243b4,ndrew Waterman <andrew@sifive.com>, 2020-05-09 20:39:36 -0700, , fix rare ecc bug 2458 bug manifest store load store word first one load follows first store succeeds still pending store buffer unrelated load occurs store word first store occurs time detecting ecc error finally unrelated load occurs load mostly irrelevant pipeline need stay busy bug manifest since bug manifest two nearby store word one detecting error one detecting error bug especially likely occur practice particular error grew sequence began bug would manifest,,
697,89889928b94735667565f938d9595c3400905d68,egan Wachs <megan@sifive.com>, 2020-05-09 03:49:50 -0700,2455, merge pull request 2455 chipsalliance travis cache instrs update cache maintenance instruction,,
698,2a9bc58019e9478cc3fd149bc1a6e2cf1029c39a,egan Wachs <megan@sifive.com>, 2020-05-09 02:30:18 -0700,2456, merge pull request 2456 chipsalliance cease glitch assertion look stable cease signal,,
699,17aeccf4dd8b338b63cc435d0ea2545efe052d24,ohn Wright <johnwright@eecs.berkeley.edu>, 2020-05-08 23:11:01 -0700, , add implicit doctype conversion seldridge,,
700,7c46f54603bf6ea7be333f128526c60ac9925cea,esley W. Terpstra <wesley@sifive.com>, 2020-05-08 18:02:12 -0700, , cachecork release marked amba cache ops,,
701,e5c0f576d86bd360c5d2e0e65b4fc1cabdcb42b5,esley W. Terpstra <wesley@sifive.com>, 2020-05-08 18:01:45 -0700, , broadcast release marked amba cache ops,,
702,457b34af0fc5b0cc5870a215079a220d7f7d4ba6,andeep Rajendran <sandeep.rajendran@sifive.com>, 2020-05-08 16:39:36 -0700, , cease glitch assertion look stable cease,,
703,403f2045bc9268b1a384671a03e8c584882b2d62,lbert Chen <albert.chen@sifive.com>, 2020-05-08 14:45:35 -0700, , travis.yml require sudo,,
704,01c05d4fa9530051535bfe9a7406d917675ef86f,lbert Chen <albert.chen@sifive.com>, 2020-05-07 20:23:12 -0700, , fix typo,,
705,ba2920aa9a89a7a6b87009c4b0e1b64e82c9f5bc,lbert Chen <albert.chen@sifive.com>, 2020-05-07 18:33:30 -0700, , update prereqs,,
706,c170a598d3baca6d4bff4512feb25fa5187e46c5,lbert Chen <albert.chen@sifive.com>, 2020-05-07 18:30:41 -0700, , update test fix bug,,
707,538c52124e6f3af2c5461e8b9fd242f44f5aee4a,lbert Chen <albert.chen@sifive.com>, 2020-05-07 17:42:22 -0700, , cleanup,,
708,e6becb721b61e1c80288a4789570814090a3683c,lbert Chen <albert.chen@sifive.com>, 2020-05-07 17:29:55 -0700, , fix makefrag script sampler.sh,,
709,bb29565e4a0c10e5cb7422ea29b2b30e8f4ab55a,lbert Chen <albert.chen@sifive.com>, 2020-05-07 17:20:35 -0700, , add,,
710,11aa648ce46fedd44c1f88401a5527604547e36c,lbert Chen <albert.chen@sifive.com>, 2020-05-06 14:36:01 -0700, , fix makefiles script,,
711,ee4c11d86f8cba4528a9cd18343b729dbb9aa77a,lbert Chen <albert.chen@sifive.com>, 2020-05-06 14:35:34 -0700, , prepend code hash,,
712,a9185d54d121a9e9f092664cd7f6cadf89ce43d7,lbert Chen <albert.chen@sifive.com>, 2020-05-06 12:15:20 -0700, , cleanup,,
713,6f428180c4424328f0f80f05e8d8717e63a6336c,lbert Chen <albert.chen@sifive.com>, 2020-05-06 12:06:45 -0700, , cleanup,,
714,aa1cf66c763f252f3bafe0ce7983ed26f3af8b4e,lbert Chen <albert.chen@sifive.com>, 2020-05-06 11:24:39 -0700, , add script,,
715,5bed0b519e519f2317f31244fb5ff06ee7b46bf4,lbert Chen <albert.chen@sifive.com>, 2020-05-05 21:27:22 -0700, , add basic transform test,,
716,0723715945cc7e3bdf1c62d8290c741778765c76,ohn Wright <johnwright@eecs.berkeley.edu>, 2020-05-08 14:52:35 -0700, , revert make doctype default int reverts commit,,
717,fc6ec5f823c2b4cd06f53cbfebcf88157ffada24,ohn Wright <johnwright@eecs.berkeley.edu>, 2020-05-08 14:18:33 -0700, , make doctype default int,,
718,3e24d702d72cc0eb0c44f28455800fc855ec9ff2,ack Koenig <koenig@sifive.com>, 2020-05-08 14:06:49 -0700,2454, merge pull request 2454 chipsalliance update travis cache update travis cache scala dependency sbt,,
719,7c7dcfac36601ffeabb2c7ae6f5add409f48149d,ohn Wright <johnwright@eecs.berkeley.edu>, 2020-05-08 13:51:28 -0700, , feedback,,
720,5b65dea76c764a7a1b3d4fa8b23decbd87b02c52,egan Wachs <megan@sifive.com>, 2020-05-08 03:58:32 -0700, , update,,
721,2348e989fd39999fece357158b52b3a5d99e70bc,egan Wachs <megan@sifive.com>, 2020-05-08 03:55:54 -0700, , update cache maintenance instruction,,
722,5bd6f28d87ffbc7661c486430a7ad4d43e58eaed,egan Wachs <megan@sifive.com>, 2020-05-07 06:05:37 -0700, , regfielddesc since addressblock return seq add convertseq method omregister,,
723,fa974db63f644fe1fb2dbd324c153fe6baaed205,egan Wachs <megan@sifive.com>, 2020-05-07 05:59:29 -0700, , regfielddesc make address offset adjustable addressblock,,
724,a023a83b227a705793d4cbd505ae728d84f47586,egan Wachs <megan@sifive.com>, 2020-05-06 23:49:50 -0700,2451, merge pull request 2451 chipsalliance mwachs5 patch .travis.yml get rid request sudo,,
725,ec0abd4d7794e0c407ff4159219a82bf938b3ac9,ack Koenig <koenig@sifive.com>, 2020-05-06 22:23:04 -0700, , update travis cache scala dependency sbt,,
726,69c6cd7c1444bb98ba811a0ac41ee1d00b7567a2,ohn Wright <johnwright@eecs.berkeley.edu>, 2020-05-06 17:35:09 -0700, , add support emitting string valued plusargs default,,
727,0d71c69ae104f1400020af23a11334bed00c8f7e,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2020-05-06 10:04:21 -0700, , chisel linting framework 2435 added linting library lint rule anonymous register auto truncation width connection updated makefiles enable running linting via chisel_options,,
728,80b2bd85a2b90b553c68d6c13ea2e0e6508e064b,egan Wachs <megan@sifive.com>, 2020-05-06 07:59:54 -0700, , regfielddesc make addressblock helper easier use,,
729,f1037ef737cee85e28fd6c80434de68a3a96ad86,enry Cook <henry@sifive.com>, 2020-05-05 14:47:23 -0700,2446, merge pull request 2446 chipsalliance broadcasthub prot make tlbroadcast tlsourceshinker adapter pas user bit,,
730,fe595fdf7e95a3f6baa42cba66dcf5fe5cc76646,egan Wachs <megan@sifive.com>, 2020-05-05 13:34:07 -0700, , .travis.yml get rid request sudo back end 2017 apparently sudo required gave bigger disk image needed seeing lot travis instability seeing still need whether resolve stability issue,,
731,1872f5d501221f13950aa2293939634a1e0d1735,ack Koenig <koenig@sifive.com>, 2020-05-05 10:46:54 -0700,2399, merge pull request 2399 chipsalliance chisel bump chisel v3.3.0 firrtl v1.3.0,,
732,97ef34bd4e7b93eab2d5a69bcf85c4fd839a0f10,ndrew Waterman <andrew@sifive.com>, 2020-05-05 00:23:49 -0700,2447, merge pull request 2447 chipsalliance optional hartid prefix subsystem add optional node use assigning hartids,,
733,670c4586825ae95c622a844660e2c1854644ef0b,esley W. Terpstra <wesley@sifive.com>, 2020-05-04 19:26:14 -0700, , rocketsuitec remove travis_wait relatively short job whatever reason step hanging,,
734,26a18fa60e96daa1bfc0229630d25a60d700c0bf,ack Koenig <koenig@sifive.com>, 2020-04-06 10:19:25 -0700, , bump chisel v3.3.0 firrtl v1.3.0 update chiselname disable new prefixing behavior update stage phase dependency new dependency instead class technically bumped merge base tag respective release branch 3.3.x chisel3 1.3.x firrtl better support wit dependency include chisel3 class file firrtl run classpath bump api chisel3 sifive resolve wit conflict bump api scala sifive support wit v0.13.0,,
735,d7bab00239431c8d51c65398213c23c9b6f2b77c,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2020-05-04 16:45:09 -0700, , provide reset value register driving cease wfi 2449,,
736,e66cafc5bff4131ea5e56c2451d481bcea719c74,enry Cook <henry@sifive.com>, 2020-05-04 15:55:55 -0700, , tilelink unnecessarily copy certain client parameter,,
737,f05147bac187cea45f1f21ee93d9299eb441b53f,enry Cook <henry@sifive.com>, 2020-05-01 17:16:12 -0700, , tilelink sourceshrinker forward user echo bit,,
738,d1c507c51c6c89b01769af72d114b057487519f2,enry Cook <henry@sifive.com>, 2020-05-01 17:15:19 -0700, , tilelink broadcasthub forward user echo bit,,
739,fb389e14c13963de8798a4c9f2d5491cfaa34ee7,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-05-04 11:37:01 -0600,2448, merge pull request 2448 chipsalliance debug prot bit drive ambaprot bit debug sba,,
740,443604e127e4ed91d73f3e8ba76d3154c20ee3f6,rnie Edgar <ernie.edgar@sifive.com>, 2020-05-03 09:39:20 -0700, , drive ambaprot bit debug sba,,
741,6a318464ada916e7d0cc7539e84c372b2860eb93,esley W. Terpstra <wesley@sifive.com>, 2020-05-02 10:04:20 -0700, , subsystem add optional node use assigning hartids useful hartid core known statically,,
742,dcb5b131718bf4829061df0f4a5e207cf7128eb4,egan Wachs <megan@sifive.com>, 2020-05-01 09:50:02 -0700, , omaddressing emit addressblocks applicable,,
743,820f8b478b5d63cc334c8eeeb580f8221ab95b0e,egan Wachs <megan@sifive.com>, 2020-05-01 09:12:26 -0700, , ommemorymap add address block,,
744,405dbdcf3a7ef99f2696784949a611f43f0802ff,egan Wachs <megan@sifive.com>, 2020-05-01 09:10:55 -0700, , remove registerfiles metadata add todo,,
745,6e0c3660433752fce041ab7cb6c0024addf971e4,egan Wachs <megan@sifive.com>, 2020-04-26 23:08:09 -0700, , regfield update include adding address block,,
746,9d35177b87103c5cb8460e89722ccff28ef6790b,egan Wachs <megan@sifive.com>, 2020-04-26 22:59:09 -0700, , update src main scala model,,
747,a23369d5ab4b3666e0e1fe4d6e79b4d540dad434,egan Wachs <megan@sifive.com>, 2020-04-26 22:53:15 -0700, , omregfield add place address block placeholder register file,,
748,c69d3c24d4f1d7141b504548565717db7495b350,egan Wachs <megan@sifive.com>, 2020-04-26 22:31:43 -0700, , regfielddesc add regfileinfo regfielddesc,,
749,79541998498fcff3798860b133826a71ad091fa5,egan Wachs <megan@sifive.com>, 2020-04-26 21:26:10 -0700, , regfielddesc move separate file,,
750,3a61029d571e393fd737dd4e494988109e0bfd61,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-04-30 10:54:31 -0700,2444, merge pull request 2444 chipsalliance update object model include right protocol information,,
751,8da0a00b875ba439c862913194b0769018617d1e,ohit Wani <mohitwani@sifive.com>, 2020-04-29 15:29:08 -0700, , typoed update,,
752,3c74466b10685fe4085e1f9f9342eb5fafc82799,ohit Wani <mohitwani@sifive.com>, 2020-04-29 15:22:38 -0700, , merge,,
753,7c94e1aa125b781d10e76e1de7628a434fe6a4f8,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-04-29 13:17:59 -0700,2440, merge pull request 2440 chipsalliance revert 2427 revert object model update ahb axi,,
754,8bd04c40c39368c30e4dcc609e2028bae8200f4e,esley W. Terpstra <wesley@sifive.com>, 2020-04-29 10:45:55 -0700, , axis allow master carry resource well 2443,,
755,8ca11433329c1e94078646a4ef843b299692e12a,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-28 22:05:07 -0700, , chisel compile warning chisel3 package import 2442,,
756,d327212e73de3f6c4b74f6e96bae304e83b43351,esley W. Terpstra <wesley@sifive.com>, 2020-04-28 08:42:20 -0700, , prci add clock inward outward node type 2441,,
757,1888c18a96f1862f6101566357bbc35c8264a8bf,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-04-28 06:45:42 -0600,2439, merge pull request 2439 chipsalliance trace core interface update add definition ratified version risc processor trace spec,,
758,cbc7799ab37ef87b7df2cc56064ba11a27d267fe,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-04-27 16:17:51 -0700, , revert object model update ahb axi,,
759,fca09ed464ef5fd13ead9513116534d692457a50,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-04-27 16:01:49 -0700,2427, merge pull request 2427 chipsalliance object model update ahb axi,,
760,34a1002645e319a31ea88f107d6683b600638138,rnie Edgar <ernie.edgar@sifive.com>, 2020-04-27 13:40:01 -0700, , add definition ratified version risc processor trace spec,,
761,fdda0cafb696388329382c94ed5d97e0d89bd4f1,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-04-27 11:17:09 -0700, , update omports.scala,,
762,e1a5b25ad06c4f91ae1f0794a01f994873ddd898,egan Wachs <megan@sifive.com>, 2020-04-27 10:21:45 -0700,2420, merge pull request 2420 chipsalliance cease assertion add assertion cease line,,
763,8acb22459a2aa9ea8dc70d9c4472e7e5d5177ff8,esley W. Terpstra <wesley@sifive.com>, 2020-04-26 22:43:05 -0700,2430, merge pull request 2430 chipsalliance revised multichip routing revise multichip routing,,
764,0fb17d404549574da59639d635c24b8ceb3855cd,egan Wachs <megan@sifive.com>, 2020-04-26 13:28:16 -0700,2351, merge pull request 2351 jerryz123 patch support plic elaboration ndevices,,
765,3ee14619e952e4564d39d02e7888d7a031e7a9dd,enry Cook <henry@sifive.com>, 2020-04-25 16:48:25 -0700, , wrapper add prefixnode tlbuswrapper base class,,
766,9db38a9cd386d083651e8ac2947043e90b8c3a38,enry Cook <henry@sifive.com>, 2020-04-25 16:38:15 -0700, , subsystem frontend jbar,,
767,8c195c0fcd19d791e9ac73b1f02cf80bcd003bef,enry Cook <henry@sifive.com>, 2020-04-25 16:30:32 -0700, , wrapper add fixer front memory bus instead back adjuster,,
768,268b786a1079a7856ff6c3cb90102c35b7e56c0c,enry Cook <henry@sifive.com>, 2020-04-25 16:02:50 -0700, , tilelink take policy param add fixer,,
769,dd84546ef4504b413ac711c957bd234de2e55b44,esley W. Terpstra <wesley@sifive.com>, 2020-04-25 15:14:18 -0700, , diplomacy improve resolution algorithm previously algorithm explore island node connected connected island report error connected island change connected island change default new algorithm categorize node adapter flexible asked resolve start exploration flexible side else explore island flexible node connected connected island report error connected island change connected island change default,,
770,b2eeb62567adb2a949cf11cfbcf52ac767c456cb,enry Cook <henry@sifive.com>, 2020-04-24 20:57:26 -0700, , tilelink default nil,,
771,f82ee833ac5f4e527e160c8268798ec205de5059,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 19:14:04 -0700, , addressadjuster improve qor uniform pma case also make error device optional,,
772,802f5a0c88d019074b507e722dde90c6885d7e63,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 18:06:20 -0700, , addressadjuster case remains illegal,,
773,842c5629370f0df3f0fa9b61670a10af7a57bf00,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 17:44:10 -0700, , addressadjuster improve circuit qor,,
774,8774b5f04b17119a9ee6b06274107360318b5c5e,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 17:06:26 -0700, , addressadjuster address region check,,
775,635c806bae80924df399f76ca591d3975334a792,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 17:02:51 -0700, , addressadjuster illegal local addreses route local error device erroneously routed chip,,
776,4db809cc1f4a398346ac815c67bd9eeac97df0cb,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 16:51:45 -0700, , save gate common case,,
777,255aeafb7fc515779c961f9ec7ddc0c6e83693be,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 16:50:39 -0700, , tledge move towards master slave terminology one construct object accessor method need compatible,,
778,63ace5e0a4bb7139a548ca74d11ab7022f4b31d4,enry Cook <henry@sifive.com>, 2020-04-24 18:57:01 -0700, , tilelink tljbarwrapper,,
779,ca757c27472811b6d53bf7aa6c16ea28173184fb,enry Cook <henry@sifive.com>, 2020-04-24 18:21:49 -0700, , subsystem make rocket tile attachment point generic,,
780,5e4ce8d389c253a3e3f6493e1d034b1143433eb8,enry Cook <henry@sifive.com>, 2020-04-24 18:20:43 -0700, , debug make debug sba attachment generic,,
781,8d0bd24fe6939bfca784a0f7772f4de72f88c4fa,enry Cook <henry@sifive.com>, 2020-04-24 18:15:45 -0700, , subsystem systembus fixer replicator prefixnode,,
782,dbd0356085bc17681a094092b79ac856e2ae45a2,esley W. Terpstra <wesley@sifive.com>, 2019-12-07 21:27:58 -0800, , addressadjuster use uniform,,
783,15de1e02bce5bf24ef0763558c67f0f1b5e7d3ee,esley W. Terpstra <wesley@sifive.com>, 2020-04-20 11:25:34 -0700, , junctionnode support unknown arbitration ratio,,
784,2c9e91b3aac6b703d0487691206ac896f4ea9f69,egan Wachs <megan@sifive.com>, 2020-04-25 16:49:02 -0700, , update src main scala tile,,
785,373b847ddd4c100438913f441bf0f1850652789f,esley W. Terpstra <wesley@sifive.com>, 2020-04-25 15:51:27 -0700, , bundlebroadcast add optional register pipelining 2431,,
786,9002625f4910885f83ac0ba8f3d06fa985ce2e01,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-25 13:49:43 -0700,2434, merge pull request 2434 chipsalliance om_sv48 object model add sv48 rocketisa,,
787,2e3f15be1303f1a4451595557b0a2ce8744f54a0,ohn Ingalls <john.ingalls@sifive.com>, 2020-04-24 11:12:34 -0700, , add sv48 rocketisa,,
788,05ea09580db7c857ee6ee4cb16e292db9b3e838e,ndrew Waterman <andrew@sifive.com>, 2020-04-24 21:08:01 -0700,2433, merge pull request 2433 chipsalliance ptw static arb use static priority arbitration ptw,,
789,3fc2850364d203c37cc3c224512d8d57abe8853f,esley W. Terpstra <wesley@sifive.com>, 2020-04-24 18:27:06 -0700, , rockettile distort placement hartid constant 2432,,
790,63cdf558bdd55a089165795d7bf360ace8e5cbb4,ndrew Waterman <andrew@sifive.com>, 2020-04-24 13:24:44 -0700, , use static priority arbitration ptw pipeline replay round robin arbitration actually fair using static prioritization always since rocc instruction older instruction using older instruction fetched,,
791,ed06bba19d73e96a7a027e990619de8176c8918a,ohit Wani <mohitwani@sifive.com>, 2020-04-23 16:58:16 -0700, , fix freq_48,,
792,4d762a4ae25d66db68f9cd860a2874089989f36c,egan Wachs <megan@sifive.com>, 2020-04-23 16:13:18 -0700, , merge branch master cease assertion,,
793,662921b0cb69493e49f84a4eec7c55dd5875cdf8,enry Cook <henry@sifive.com>, 2020-04-23 12:16:54 -0700, , diplomatic tilelink parameter fix 2428 tilelink need pas name setname tilelink turn rendering tilelink turn option string,,
794,2d3f5b67ae5e972a5280e13436ad841b52c55e67,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-21 20:54:08 -0700,2423, merge pull request 2423 chipsalliance separate wrenx wrenf integer float,,
795,fc3edef893200e6c7fcbc292976c406206cb857e,ohit Wani <mohitwani@sifive.com>, 2020-04-21 19:55:56 -0700, , revering back axi type change,,
796,8b1b785bf583c51058c93a03db111d3143170f62,ohit Wani <mohitwani@sifive.com>, 2020-04-21 18:20:14 -0700, , reverting type ahb,,
797,1a2c4a1fea80a3ea18b381fbd13fa96878f9f071,ohn Ingalls <john.ingalls@sifive.com>, 2020-04-18 20:12:58 -0700, , separate wrenx wrenf integer float,,
798,0dbe71cd524c33002bf6d9ec66cd5ca20fc4e0d8,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-21 15:14:01 -0700, , pin wit version branch v0.12.0 2426,,
799,a9d9e2743db3b6963ead335d0de20714a4c51d66,ohit Wani <mohitwani@sifive.com>, 2020-04-21 12:10:21 -0700, , object model update ahb axi,,
800,3f7074fce14b510c0af9e6dc74a88aea9f56b102,avid Biancolin <david.biancolin@gmail.com>, 2020-04-20 12:56:15 -0700,2424, merge pull request 2424 chipsalliance stage ordering fix pair phase ordering fix,,
801,4689a06cc704677a77cacd7d7cea09533f536c5c,ndrew Waterman <andrew@sifive.com>, 2020-04-19 21:23:22 -0700,2422, merge pull request 2422 chipsalliance supervisor sans mmu separate concept supervisor mode presence mmu,,
802,b9f4a5a4911cbb278ccec886dab661a844a38c3d,avid Biancolin <david.biancolin@gmail.com>, 2020-04-19 14:58:20 -0700, , stage name dep,,
803,398a0250698b8502450d2718e1ce89d61a2c7981,avid Biancolin <david.biancolin@gmail.com>, 2020-04-19 14:57:25 -0700, , stage mark unserializable,,
804,edc804f3fd78bc4f8f80efa1e75a549d63e446ad,ndrew Waterman <andrew@sifive.com>, 2020-04-18 01:04:48 -0700, , separate concept supervisor mode presence mmu facilitates embedded system design point secure monitor run mode trusted application need take interrupt run mode effectively replacement extension user mode interrupt,,
805,71fd9b34a8ebafa05ccb6164c7bd8e26ec102957,ndrew Waterman <andrew@sifive.com>, 2020-04-18 00:21:40 -0700, , finish http github.com chipsalliance rocket chip pull 2400 forgot remove usingvector condition materializing mstatus.fs,,
806,37fc327541906ebaeb3903a830c6e02010d445c7,enry Cook <henry@sifive.com>, 2020-04-17 16:59:30 -0700,2327, merge pull request 2327 chipsalliance config topology make tlbuswrappers topology configurable field,,
807,beb1c71bb5dbe711487a3b77e1820658f312b65c,ndrew Waterman <andrew@sifive.com>, 2020-04-17 15:03:11 -0700,2419, merge pull request 2419 chipsalliance deglitch cease deglitch cease signal,,
808,b72b360fa819124698722990ed0a256311a69cd0,egan Wachs <megan@sifive.com>, 2020-04-17 09:47:48 -0700, , cease code cleanup,,
809,7124c3f9b861c001c7cea25928e10642641e40c7,egan Wachs <megan@sifive.com>, 2020-04-17 09:44:45 -0700, , add assertion cease line,,
810,749527e7034155f658144a692dd3a2b821abfbaf,ndrew Waterman <andrew@sifive.com>, 2020-04-16 17:14:24 -0700, , deglitch cease signal clock enable toggle couple time finally sleep conservatively wait everything else quiesced several cycle raising cease signal,,
811,def1061b8ca7d36aaf8ead9c54c29cd5ae30b39f,enry Cook <henry@sifive.com>, 2020-04-16 14:28:57 -0700, , subsystem clean handling builtindevices,,
812,15bb0678efe0817c5f1a048dc5149e7d61d38379,enry Cook <henry@sifive.com>, 2020-04-15 15:00:52 -0700, , config outer data width driven mbus,,
813,d92fdba308600e5453d9ae655115062327856523,enry Cook <henry@sifive.com>, 2020-04-15 12:39:26 -0700, , subsystem put two object,,
814,be3d74c5a22aa0a9a410f974037a04ea6525a680,enry Cook <henry@sifive.com>, 2020-04-08 09:40:46 -0700, , subsystem bus topology comment,,
815,63bbe15e0a754450f5b71ee4c089adc55126c786,enry Cook <henry@sifive.com>, 2020-04-02 13:27:53 -0700, , tilelink comment,,
816,9b2762507c59ffff140b19c186496018b0857a4d,enry Cook <henry@sifive.com>, 2020-04-01 14:35:37 -0700, , util better combo,,
817,6e50aaceb44af268ebe7b7bac309d2b2c07c9d44,enry Cook <henry@sifive.com>, 2020-03-30 14:45:15 -0700, , subsystem move nbanks binder,,
818,e5371b81af0925f93d36e99b47debc2821990aeb,enry Cook <henry@sifive.com>, 2020-03-30 14:13:15 -0700, , add context wrapper around connects instantiation,,
819,6ab84b9c3ce64aabac0f35c4c51651ec563f8fbb,enry Cook <henry@sifive.com>, 2020-03-30 13:47:26 -0700, , unify case class,,
820,1b2c8d7d3b92a44c55981904df8501c485586282,enry Cook <henry@sifive.com>, 2020-03-30 13:46:26 -0700, , subsystem suggestname bus based location,,
821,bb76a46a8bd87296545cab30925babe3acd6e973,enry Cook <henry@sifive.com>, 2020-03-27 13:30:16 -0700, , subsystem field,,
822,8cde8b83766cf8d83dbc587dbe5a7d125274a309,enry Cook <henry@sifive.com>, 2020-03-23 18:27:11 -0700, , subsystem trait name adjustment,,
823,a3e6babd2498345cfcd197933e6a491da5666d3e,enry Cook <henry@sifive.com>, 2020-03-23 18:29:16 -0700, , tilelink allow node view end connection,,
824,f31ac5d179f079c895e2bf229b394b17540fb074,enry Cook <henry@sifive.com>, 2020-03-23 18:14:50 -0700, , util make locationmap actually extend map trait stop trying push dynamic,,
825,4fdf16ebb2baee056ddf2b37c8f2ae32c1916cd6,enry Cook <henry@sifive.com>, 2020-03-20 16:09:57 -0700, , subsystem basesubsystem take location constructor arg,,
826,20cf2b7b593163d11122c3ce1a6e3159f27349ea,enry Cook <henry@sifive.com>, 2020-03-20 16:09:28 -0700, , subsystem fix redundant,,
827,51361c8dea61873f7ad33872dad527efe574d839,enry Cook <henry@sifive.com>, 2020-03-12 16:08:35 -0700, , subsystem memorybus support banking internally natively,,
828,d756856e7c65df41ccf9c96d1a840a9bf51ae92a,enry Cook <henry@sifive.com>, 2020-03-12 16:04:13 -0700, , tilelink fix bankbinder require text add factory method,,
829,b2ae234091ca8a47fd62363971beaacb85ff61ca,enry Cook <henry@sifive.com>, 2020-03-12 15:59:37 -0700, , tilelink define use tltempnode,,
830,0b35bbd40a9259ed8795c341dd948b2dcdca1a5e,enry Cook <henry@sifive.com>, 2020-03-10 20:03:03 -0700, , config create use config alteration withjustonebus,,
831,448f33db513e600025e2f0f7c5a131e37115982b,enry Cook <henry@sifive.com>, 2020-03-10 20:01:52 -0700, , subsystem split topology,,
832,dced4613d4d0cb6a126de90cb27910a3a5a73832,enry Cook <henry@sifive.com>, 2020-03-10 19:20:49 -0700, , subsystem basesubsystem treat legacy bus accessors instance tlbuswrapper,,
833,97f45549ea3164680b0ad5062a7759d9f83b969a,enry Cook <henry@sifive.com>, 2020-03-10 19:19:17 -0700, , subsystem tlbuswrapper base class special coupling method,,
834,21ba4a5537b90e25de70d05fca4e323f212c6722,enry Cook <henry@sifive.com>, 2020-03-10 18:47:08 -0700, , subsystem provide topology accessor improve commentary,,
835,37a28f6a702e2d458593b1fbfc64f084980b494b,enry Cook <henry@sifive.com>, 2020-03-10 18:41:12 -0700, , subsystem improve bus topology commentary,,
836,08f40e616d99d02282cafd1571017429e11e4f2c,enry Cook <henry@sifive.com>, 2020-03-09 23:29:12 -0700, , subsystem continue special casing l2.nbanks,,
837,9b56e1e87692c93c57e1b61ead76960994a76ab1,enry Cook <henry@sifive.com>, 2020-03-09 23:28:35 -0700, , subsystem alteration redundant,,
838,6c000fde84767925c90147f088f9e5ec1f1859e8,enry Cook <henry@sifive.com>, 2020-03-09 22:22:52 -0700, , subsystem refactor bus topology configurable,,
839,b9f15852c61f3e197176d8b2a7fff0609e9c039e,enry Cook <henry@sifive.com>, 2020-03-09 22:13:16 -0700, , subsystem xbusparams instantiate method particular tlbuswrapper subclass,,
840,c1f6fbc3ebaf0196c52c137e7d51ec9fb6bd9a67,enry Cook <henry@sifive.com>, 2020-03-09 22:11:31 -0700, , tilelink enhance tlbuswrapper connectivity topology case class,,
841,e7b9aa7ec4efc3260cf25b26c014950c543a382a,enry Cook <henry@sifive.com>, 2020-03-09 21:42:18 -0700, , subsystem refine attachable trait based locationmap,,
842,78beb3a763e5f041b38a93758eadf5f45a21298f,enry Cook <henry@sifive.com>, 2020-04-16 15:00:52 -0700, , device,,
843,56dc56eee5a6f7fd095e544c87e157ec9b0224ff,ack Koenig <koenig@sifive.com>, 2020-04-16 14:43:33 -0700, , bump chisel firrtl along 3.2.x 1.2.x 2417,,
844,34cf255494ae84686c97b6f960202131158a68aa,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-04-16 12:52:28 -0700,2410, merge pull request 2410 chipsalliance attach tlerror attach tlerror subsystem logicaltreenode,,
845,042c8af2d59f73f766e5db8f5bdc66802f7469cd,lbert Chen <albert.chen@sifive.com>, 2020-04-15 20:10:51 -0700, , update name description,,
846,80aa52b0044691c6778f150da9e7eda6a4627bde,ritik Bhimani <47383600+kritikbhimani@users.noreply.github.com>, 2020-04-15 22:08:04 +0530, , use stage api build rocket chip wake flow 2413,,
847,9b1907eacbeb268d47e204e3de1818823d605ba4,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-14 15:23:41 -0700, , print trace log regs read written 2414,,
848,301854dcc1be47a6ccc5b98bc177bd05453dc88a,egan Wachs <megan@sifive.com>, 2020-04-13 13:03:16 -0700,2403, merge pull request 2403 pentin bump hardfloat revert divsqrtrecf64 use module instead rawmodule,,
849,7a8b3679d8aed1553c466cdf09fc546fb08f1349,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-04-13 06:53:42 -0600,2412, merge pull request 2412 chipsalliance debug resumeack race advance one cycle,,
850,8616103b5f5891a46a6edd83dcb69b2b9da2174f,entin-as <pentin-as@mail.ru>, 2020-04-07 23:35:48 +0500, , bump hardfloat revert divsqrtrecf64 use module instead rawmodule,,
851,1910582708d4aed6d3e5a0bb235d4f6a4b3ceb68,lbert Chen <albert.chen@sifive.com>, 2020-04-12 23:04:47 -0700, , move attach object also add abstract field builtindevices fix typo,,
852,5b6f37c61730019bf86cb450ac598c07e626420b,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-04-12 23:01:43 -0700, , basesubsystem add tlzero authored megan wachs megan sifive.com,,
853,e08c8809bf3a229760833f25763c82bccb4dc257,rnie Edgar <ernie.edgar@sifive.com>, 2020-04-12 20:39:33 -0700, , advance one cycle,,
854,ba744ca668ac6eb057d1a1ad03af2d57a28921bd,lbert Chen <albert.chen@sifive.com>, 2020-04-11 17:43:06 -0700, , basesubsystem move logicaltree add lazy val include sbus built device logicaltreenode,,
855,bf52274dd869b196c1cc62238e57b948c5e47fed,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2020-04-11 17:39:45 -0700,2411, merge pull request 2411 chipsalliance attach tlerror mwachs5 attach error logical tree node mwachs5 patch,,
856,86ba877946440bda14537ca94696e6c7ee1943a3,egan Wachs <megan@sifive.com>, 2020-04-11 15:19:27 -0700, , tlzero add call,,
857,f5db4b4b67e7cb971e45e133f8cc0da36b5e9f1a,egan Wachs <megan@sifive.com>, 2020-04-11 14:57:33 -0700, , add object model zero device omzerodevice fix typo,,
858,8ad2f8aa018b131cc8fc68485c6a3f4f315851fb,egan Wachs <megan@sifive.com>, 2020-04-11 14:57:48 -0700, , omerrordevice remove specification error device remove call specification,,
859,0e083262277acecef1f8f8ad3319708c4a092145,lbert Chen <albert.chen@sifive.com>, 2020-04-10 18:38:52 -0700, , tlerror implement basesubsystem attach built tlerror,,
860,595e0e946b174ba8a36dc67aea8a8b0748c0c824,egan Wachs <megan@sifive.com>, 2020-03-17 22:06:54 -0700, , create,,
861,1bfa2a41b95599a3a76e7bb7468d92077be77d06,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-10 10:19:23 -0700, , rtlsim trace log dump wrong register 2409 wren wrdst committed instruction long latency regfile writes,,
862,62edbd829779609a41e72c2f3234801ae50e7574,ndrew Waterman <andrew@sifive.com>, 2020-04-09 23:59:13 -0700,2400, merge pull request 2400 chipsalliance vcsr add vcsr move vxrm vxsat instead fcsr,,
863,59c127ebc8428e6a95a9190e90e1a2b74e1c4368,enry Cook <henry@sifive.com>, 2020-04-09 16:11:21 -0700,2364, merge pull request 2364 seldridge remove jgit resolver remove jgit repo resolver,,
864,dd2a0b21642f690f1d76b04772247bb8fba7248d,ndrew Waterman <andrew@sifive.com>, 2020-04-06 15:15:12 -0700, , add vcsr move vxrm vxsat instead fcsr see http github.com riscv riscv spec commit,,
865,d76703884d9dbd2965536a28a8499928076b89d5,eborah Soung <debs@sifive.com>, 2020-04-06 15:14:59 -0700, , restoring staged generator reverting 2329 2340 restoring staged generator reverting 2329 reverts commit bumping chisel 3.2.x,,
866,2cee947a326459349006ab5aeae8f95e925e3d43,egan Wachs <megan@sifive.com>, 2020-04-05 10:55:01 -0700,2395, merge pull request 2395 chipsalliance bump firrtl debug print bump firrtl along 1.2.x get rid stray debug info,,
867,07d7e4a348328ce74e1527814a8dc233b0808c08,egan Wachs <megan@sifive.com>, 2020-04-05 10:54:49 -0700,2397, merge pull request 2397 chipsalliance async reset reg chisel3 asyncresetreg use chisel3 reset,,
868,0faaf5c533f143f193e15bf79275064a895b1afe,egan Wachs <megan@sifive.com>, 2020-04-05 06:51:52 -0700, , asyncresetreg use chisel3 reset,,
869,62f055f622f60493fab6634385201d6c2d405f5a,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-04 20:11:47 -0700, , fix chisel compile warning diplomacy addressrange match may exhaustive 2379 fix chisel compile warning addressrange match may exhaustive diplomacy add useful unreachable method use authored wesley terpstra wesley sifive.com,,
870,8e1f0c8fd50847749ab61dd1c7d2e9d7b498f74a,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-04 15:33:35 -0700, , fix chisel compile warning way seq 2378,,
871,2cef6e4719cacf334d6229adf1d38e05c1ab3021,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-04-04 15:33:04 -0700, , fix chisel compile warning tilelink parameter 2380 tlclient tlmaster,,
872,5d9e71c96d3aa8f6a645f1d35fe423acd373c56b,ndrew Waterman <andrew@sifive.com>, 2020-04-03 22:53:11 -0700,2396, merge pull request 2396 chipsalliance vector opcodes add new vector opcodes,,
873,ccb56ce0c576ab93ec550fd24510318f94200075,ndrew Waterman <andrew@sifive.com>, 2020-04-03 18:37:15 -0700, , add int truncating conversion see http github.com riscv riscv spec pull 403,,
874,c6b9da143d9dfd016f4dae9a1e862b1b1be6c4f8,ndrew Waterman <andrew@sifive.com>, 2020-04-03 18:35:24 -0700, , add vfslide1up instruction see http github.com riscv riscv spec pull 402,,
875,a18738dbdf8f5c5caa340f40e4114351be84c2d9,egan Wachs <megan@sifive.com>, 2020-04-03 14:41:07 -0700, , bump firrtl along 1.2.x get rid stray debug info,,
876,3933197e6fc96b93e9f5c697d6d17bb9063ed478,egan Wachs <megan@sifive.com>, 2020-04-03 09:45:29 -0700,2375, merge pull request 2375 chipsalliance multiple reset scheme rebased support multiple reset scheme part codebase,,
877,7f31ae465693670682386ebd5a7e0cac91bd0ca8,egan Wachs <megan@sifive.com>, 2020-03-30 18:08:44 -0700, , bump firrtl along 1.2.x several bugfixes,,
878,235f9c65f80ab5e77477e5ece436ff943dcc44b5,egan Wachs <megan@sifive.com>, 2020-03-29 21:02:45 -0700, , update riscv tools.hash bumping proper fesvr handling,,
879,09b91ef842b8a5083c1066f589181ebc91459086,rnie Edgar <ernie.edgar@sifive.com>, 2020-03-29 09:24:29 -0700, , change dmactive read value dmactive dmactiveack,,
880,569bf368dcd88f9321c8edd0d5b7aa06e126b659,egan Wachs <megan@sifive.com>, 2020-03-29 03:45:07 -0700, , avoid unnecessary code change arbieter arbiter fix parenthesis arbiter typo fix arbiter srsly try write actual code throug github gui interface,,
881,bf7527c1f7f0cbc02451f1c2b43774f07e0c2304,egan Wachs <megan@sifive.com>, 2020-03-28 14:45:07 -0700, , plic convert chisel3 inferred reset,,
882,7cde1fa84ff5e3111854c9132b07f47df9c3d2a7,rnie Edgar <ernie.edgar@sifive.com>, 2020-03-24 12:19:01 -0700, , improve verilog naming register,,
883,fcfe849ae2482f63c2448a94c4d0e8f7a4850e1a,egan Wachs <megan@sifive.com>, 2020-03-22 22:06:46 -0700, , rocket core add requirement reset scheme synchronous,,
884,d05965390b01ea8fa43d7c2b1fd117637bc49fe6,egan Wachs <megan@sifive.com>, 2020-03-22 15:15:46 -0700, , jtag debug transport asynchronously reset flop need work clock edge avoid violating tile link protocol also use chiselname give predictable naming within block,,
885,bfb438f634914ade5eac483da5744e4050c48b1f,egan Wachs <megan@sifive.com>, 2020-03-21 04:57:04 -0700, , debug transport partially revert conversion rest asyncreset,,
886,6f4f3e72ac46de9c6b058464f10e9194a0665d7d,rnie Edgar <ernie.edgar@sifive.com>, 2020-03-16 08:29:48 -0700, , jtagtap output reset changed clarity,,
887,c44c5365645a56307a9d0111e9217d17c7171884,rnie Edgar <ernie.edgar@sifive.com>, 2020-03-14 16:17:36 -0700, , use inferred reset jtag debugtransport module review comment,,
888,03f170f282dfe47618d4771699ee2f1837214d86,egan Wachs <megan@sifive.com>, 2020-02-27 15:08:43 -0800, , debug turn tldebugmodule rawmodule allow different reset type,,
889,58f7fa9344be14b06f84623ba9d1ab94de40c463,egan Wachs <megan@sifive.com>, 2020-02-20 15:23:20 -0800, , busbypass correct removal sync reset reliance,,
890,431881de2b4eb196b165141c17b0068bd07f1cf0,egan Wachs <megan@sifive.com>, 2020-02-20 14:38:58 -0800, , bus bypass remove reliance synchronous reset,,
891,5c0c9cbecdfd677fabb7302e19727f7389fd7bc8,egan Wachs <megan@sifive.com>, 2020-02-18 23:46:00 -0800, , useryanker make queue inside get chisel3 reset treatment,,
892,000c07c5342383b05ce0af32a0de23ce94c45c5f,egan Wachs <megan@sifive.com>, 2020-02-11 02:25:42 -0800, , debug revert unncessary whitespace change,,
893,dec06204f9d6f547462957524bc783e110faca31,rnie Edgar <ernie.edgar@sifive.com>, 2020-02-07 08:14:17 -0800, , give resetctrl argument tieoffdebug default value,,
894,bd3e4086e00981380e01dde9b71786d3c7d24e4d,ack Koenig <koenig@sifive.com>, 2020-02-11 17:39:24 -0800, , use reset dontcare childreset use fixed chisel3 firrtl,,
895,8b91b5448f38baf3415a6939b8b4444897b4add6,egan Wachs <megan@sifive.com>, 2020-02-10 13:33:42 -0800, , async reset make thing chisel3 wire prevent assigned bool,,
896,44fa762f486b0938699128a9d8e70d92a5443542,egan Wachs <megan@sifive.com>, 2020-02-08 06:47:06 -0800, , lazymodule assign reset bool type automatically keep chisel3 reset type,,
897,af9fda60e8b8d4e0a0d2b351d3690b39df840c31,egan Wachs <megan@sifive.com>, 2020-02-07 16:32:29 -0800, , multiple reset handle diplomatic clocking,,
898,a32bda46dd81bffce84a658f1a8bb4e54455a6a4,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-21 11:24:44 -0800, , expand include new reset scheme,,
899,f104cf4a5bc71b3538a93526319883edfe144130,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-20 09:14:56 -0800, , add missing signal debug.tieoff,,
900,a7ad7913deccf4f66ad6986219c55aafc3f3fb9e,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-18 07:31:23 -0800, , added rf_reset signal needed transform,,
901,9c8ae5cceab7f6e9d6b8fe2ee7b40e2943239180,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-08 07:31:39 -0800, , config change asyncreset compatibility,,
902,bd927ac58de03fcebb92bbc2bbb0a4df6a62e0ff,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-02 07:57:35 -0800, , decouple debug_reset dmactive,,
903,7b4efd48582f4b17a2e863646c645da052a88219,rnie Edgar <ernie.edgar@sifive.com>, 2019-12-29 15:43:42 -0800, , remove clock reset bundle,,
904,93313d910a12d3a8c6e78f657ff305c36e76f2b6,rnie Edgar <ernie.edgar@sifive.com>, 2019-12-27 10:24:37 -0800, , convert new reset methodology,,
905,da2b9aa1f0674d76f7528448c455c02e33efc9f1,rnie Edgar <ernie.edgar@sifive.com>, 2019-12-07 10:16:47 -0800, , chisel3 cast reset add required chisel3 revert chisel3 chisel,,
906,ba8cfedd3569b8740cc206af93a3123b7a255545,egan Wachs <megan@sifive.com>, 2019-12-02 09:30:07 -0800, , debug reduce hardware added tlerror apb interface,,
907,d2210f9545903fad40c9860389cdcf9c28515dba,acob Chang <jchang@sifive.com>, 2020-04-02 10:35:18 -0700, , add exception priviledge mode core monitor 2387,,
908,7c072e9999a1be4028aed383dcf97b03e2773988,esley W. Terpstra <wesley@sifive.com>, 2020-04-01 16:45:18 -0700,2386, merge pull request 2386 chipsalliance amba cacheable amba combine modifiable cacheable add read write alloc,,
909,99a24595353ad311345bc1ef9fba298b91039cb6,un Li <57367690+lunlisifive@users.noreply.github.com>, 2020-04-01 11:49:13 -0500, , generate regsiter cover based access type 2384 authored lun lunl,,
910,3925e74136c258d2bd6ea20a96440dedbe5337f4,oshua Smith <jsmith@sifive.com>, 2020-04-01 00:02:16 -0700, , reuse cacheable indication tlb mark icache request privileged,,
911,bdbc570507e89b8d2f9e81d9380a5a593c2b6585,esley W. Terpstra <wesley@sifive.com>, 2020-03-31 19:07:28 -0700, , rocket mark fetch cacheable,,
912,993d326ea6a80c764645b2776a1e81b1a85ede17,esley W. Terpstra <wesley@sifive.com>, 2020-03-31 16:36:23 -0700, , amba combine modifiable cacheable add read write alloc misunderstood amba specification hprot cacheable  arprot modifiable supposed despite using different name ahb vs. axi4 mismatch led incorrectly map arprot arprot ahb cacheable bit add explicit readalloc writealloc bit fully cover axi4 bit also place say cacheable mean set bit bufferable writeback modifiable write combining fetch whole block readalloc use outer cache read writealloc use outer cache writes ... updated rocket accordingly,,
913,468befd6dd308504f36d46e31e87543077ad25d4,oshua Smith <38439792+jsmithsf@users.noreply.github.com>, 2020-03-31 12:28:48 -0700,2383, merge pull request 2383 chipsalliance amba_prot drive protection user bit,,
914,6962cac4841c2f5494e404c4e50e19735d5eb0ed,oshua Smith <jsmith@sifive.com>, 2020-03-30 19:43:36 -0700, , add new dprv bit roccexample,,
915,d90652a8c0945f18fd1e0125cbc639eaad3dc588,oshua Smith <jsmith@sifive.com>, 2020-03-29 23:23:04 -0700, , drive protection user bit,,
916,e00c3f10b6dde4b8c6d54baeec1f906f9f137254,ichard Xia <rxia@sifive.com>, 2020-03-30 12:50:29 -0700,2377, merge pull request 2377 chipsalliance bump verilator version bump verilator 4.028,,
917,aca2ac76d5f2ef20615eae41fb01fceb3738242f,ichard Xia <rxia@sifive.com>, 2020-03-30 09:37:18 -0700, , set verilator max num width 1048576,,
918,cdcf617d37e20a4bf4f685cb2f40cde71513a255,ichard Xia <rxia@sifive.com>, 2020-03-29 21:30:41 -0700, , bump verilator 4.028,,
919,38c2903648c9448050a584837537735cb1cd0fd4,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-28 18:48:39 -0700, , print trace log wrdst wren 2372,,
920,73333fad7319bac23d02488a5eff615a464f77d8,egan Wachs <megan@sifive.com>, 2020-03-28 10:50:37 -0700,2205, merge pull request 2205 chipsalliance add dmactive bus blocker added bus blocker deny request dminner dmactive,,
921,9da8a38e7240270e3d55c598ccd375c7c0772be3,ack Koenig <koenig@sifive.com>, 2020-03-28 10:45:17 -0700,2087, merge pull request 2087 chipsalliance clock gate test add test_en pin clockgate,,
922,3997fcea9ba23b85d9301999027821ed6fe8ffd2,equencer <liujiuyang1994@gmail.com>, 2020-03-28 17:21:16 +0000, , make accessable user 2301 make accessable user debugging reuse node refactor nodeiterator add nodeiterator access child basenode,,
923,833ec5359b53f9985c6672315eb8c5920455f320,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-03-28 09:34:47 -0700,2373, merge pull request 2373 chipsalliance beu_dts beu hart link added dts,,
924,415a014f759cb27c957534cd0f4c835e474a0b1b,egan Wachs <megan@sifive.com>, 2020-03-27 23:24:49 -0700, , merge remote tracking branch origin master add dmactive bus blocker,,
925,8e8d74fbcb60a3e7857f13837d32338d56b4d3be,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2020-03-27 22:53:15 -0700, , update src main scala tile beu name update authored megan wachs megan sifive.com,,
926,87bd35fb6d908a515c4e71c30c5ab039376e5b6c,ohit Wani <mohitwani@sifive.com>, 2020-03-27 16:38:19 -0700, , beu hart link added dts,,
927,e1404d9a421b5b252bd4f10668d510f8a5cc1098,ndrew Waterman <andrew@sifive.com>, 2019-08-20 11:20:17 -0700, , add test_en pin clockgate intended help dft insertion explicit clock gate,,
928,6f0a3f7aa374ad12d92876d367b498c661dd1d80,egan Wachs <megan@sifive.com>, 2020-03-27 10:02:59 -0700,2362, merge pull request 2362 chipsalliance fpu atomics broadcast asyncreset async reset support atomics fpu tlbroadcast,,
929,69df9c78f77afeb097c621607e0ee78cb5dafd4c,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-26 20:39:59 -0700, , tlclient tlmaster 2353,,
930,29ce00180f2a69947546d6385a1da86cbc584376,ack Koenig <koenig@sifive.com>, 2020-03-26 20:18:36 -0700,2368, merge pull request 2368 chipsalliance revert revert 2352 revert revert merge pull request 2352,,
931,6ac71323666eee369e326c1dc4e8036a869cea28,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-26 18:35:24 -0700, , foldleft instead 2354,,
932,bb10dbe38ddaf43412cd48821e8cf5bc392e862f,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-26 18:35:12 -0700, , 2355,,
933,d1670c0c84e7f21c77cc6098e77e5683f4d62733,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-26 18:34:51 -0700, , chisel compile warning 2356,,
934,85af042ad1d336f0c5000540eb04b0fd083464f8,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-03-26 18:34:30 -0700, , chisel3 package import compile warning 2357,,
935,86c3fbcf0d3d42225e619d4a12f935b10e8085bb,ichard Xia <rxia@sifive.com>, 2020-03-26 17:34:55 -0700,2306, merge pull request 2306 sequencer diplomacy_fix bug fix deviceregname,,
936,aa63fd8e2e8f77ee19f0884e03ca353b84896c32,egan Wachs <megan@sifive.com>, 2020-03-26 13:35:12 -0700, , merge remote tracking branch origin master fpu atomics broadcast asyncreset,,
937,00d0f96d202520f9820fa1ecccdb633d266bbf5a,egan Wachs <megan@sifive.com>, 2020-03-26 05:39:52 -0700, , fpu revert workarounds async reset support,,
938,f91037ed7a772106583c2be8c349f1fb9ad93eb9,egan Wachs <megan@sifive.com>, 2020-03-26 05:39:38 -0700, , bump hardfloat async reset support,,
939,77bc309dacb81b8ad75185bd41234560ba692b76,egan Wachs <megan@sifive.com>, 2020-03-06 05:14:10 -0800, , travis remove one debug test hitting 2hr time limit,,
940,a20f8d469fbde6edb42ce6c086585c88d79dd561,egan Wachs <megan@sifive.com>, 2020-02-10 09:53:17 -0800, , bump rocket tool version fesvr dmactive fix regression fesvr part spike build bump riscv tool fesvr dmactive fix rocket tool remove prolematic space rocket tool bumping use latest ish version tool fsf gdb rocket tool bump hash build fsf gdb riscv gdb regression apparently need binutils gdb submodule even plan comiple travis bump pexpect since gdbserver.py python3 debug test need python3 compatible dmactive bump riscv tool hash debug regression need add riscv bin path apparently,,
941,de97c332834cdce320bbfda1216fec85e6d2a495,egan Wachs <megan@sifive.com>, 2020-02-11 02:21:47 -0800, , info include min latency graphml output manager port params fix bad merge parameter fix bad merge,,
942,9050153043639c0b218dfa633ee5ae952e40a3a3,egan Wachs <megan@sifive.com>, 2020-02-11 02:21:03 -0800, , tlbusbypass calculate min latency minimum normal bypass device otherwise get assertion failure using bypass path,,
943,694e1fb18520f994ef4973f4fe54cac0a21af731,egan Wachs <megan@sifive.com>, 2020-02-20 14:38:58 -0800, , bus bypass remove reliance synchronous reset busbypass correct removal sync reset reliance,,
944,3f5038cf65c744cfc8a92fb6436499db9db780a0,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-07 09:08:36 -0800, , added bus blocker deny request dminner dmactive reduce size bypass logic debug modoule parameterize atomics transfersize tlbusbypassbase set dmouterasync bus blocker briskbusblocker similar tlbusblocker dmi bus blocker clean api error device buffering debug reduce hardware added tlerror apb interface update zero.scala correct minlatency tlzero back debug fix rebase issue debug revert unncessary whitespace change add optional buffering channel well error,,
945,b49978c8256d5ca74cc3cdf8f35b886a4aa91fee,egan Wachs <megan@sifive.com>, 2020-03-26 03:23:10 -0700,2352, revert revert merge pull request 2352 chipsalliance async valid sync raw module reverts commit,,
946,91a487368c731bbd244bba4ba93a2a278ccdb97b,ndrew Waterman <andrew@sifive.com>, 2020-03-26 03:07:31 -0700,2367, merge pull request 2367 chipsalliance fix alloc fix elaboration mib physical address space,,
947,516bb0120cc14109f806bc5d0cd60a897218a8f6,egan Wachs <megan@sifive.com>, 2020-03-26 02:57:34 -0700, , fpu also need reset,,
948,4cc86868b88674f9d91c18e2f53baf1c76973174,ndrew Waterman <andrew@sifive.com>, 2020-03-25 23:19:00 -0700,2352, revert merge pull request 2352 chipsalliance async valid sync raw module reverts commit reversing change made,,
949,79d8c1636b0f97a9852b03f049b8e67259f697d3,ndrew Waterman <andrew@sifive.com>, 2020-03-25 23:16:56 -0700, , fix elaboration mib physical address space yes apparently people care case still,,
950,dc18813bce9724ca867dcb74ee259509ef526a5e,egan Wachs <megan@sifive.com>, 2020-03-25 17:17:41 -0700, , fpu muladdrecfnpipe need reset,,
951,2f6c74990dceb484ec032d8c31ff86fec8ec5a6e,egan Wachs <megan@sifive.com>, 2020-03-25 14:29:21 -0700,2352, merge pull request 2352 chipsalliance async valid sync raw module asyncqueue convert asyncvalidsync rawmodule,,
952,869b9297f1e47eb96b08f4d18f53b65877b5f0f9,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2020-03-25 16:38:33 -0400, , remove jgit repo resolver remove unneeded resolver fix warning sbt build signed schuyler eldridge ibm.com,,
953,e7de4aab232be1863ba5c8c2e0349675887f65ee,egan Wachs <megan@sifive.com>, 2020-03-25 06:02:53 -0700, , asyncreset revert change lazymodule follow,,
954,00f7edf8953e88d630d2921c1b1093e13dea5587,ack Koenig <koenig@sifive.com>, 2019-12-05 16:46:28 -0800, , add allows reset inference feature chisel3 chisel._ file apply lazymodules,,
955,c533db12378f939282a7629f91b2eafefd7efb9a,egan Wachs <megan@sifive.com>, 2020-03-24 11:56:30 -0700, , convert fpu atomics broadcast support async reset fpu make work chisel3 asyncreset without swapping whole file chisel3,,
956,53bac41f791f4473f98e37c8a84ec5d23462c3df,egan Wachs <megan@sifive.com>, 2020-03-24 20:38:21 -0700, , bump chisel3 version 3.2.x branch,,
957,b79f8c5064095a0eabc1ae0d125a9680185526b2,ndrew Waterman <andrew@sifive.com>, 2020-03-23 20:49:02 -0700,2359, merge pull request 2359 chipsalliance rv32zfh add preliminary support rv32zfh extension,,
958,bd6c4d046e3df11f409760e413f4d51891d366ef,ndrew Waterman <andrew@sifive.com>, 2020-03-23 20:48:36 -0700,2358, merge pull request 2358 chipsalliance ordered alloc guarantee alloc access ordered even aliased,,
959,041340d04f883c390f008902c9a30f3690e7e16c,ndrew Waterman <andrew@sifive.com>, 2020-03-23 13:35:50 -0700, , add knowledge half precision type,,
960,2015ce08ebd51ff0485ffbc924eaa4075c764a07,ndrew Waterman <andrew@sifive.com>, 2020-03-23 13:34:31 -0700, , add preliminary opcode assignment zfh extension ieee 754 binary16,,
961,16a0019fdbbe949ef836bc7df1914d1a141d17a6,ndrew Waterman <andrew@sifive.com>, 2020-03-23 13:26:28 -0700, , drive data_raw signal uncached response,,
962,068818af74abd5ffdcd4231f4c992c1176f2e7f8,ndrew Waterman <andrew@sifive.com>, 2020-03-23 13:20:32 -0700, , guarantee alloc access ordered even aliased currently non allocating access reordered allocating access different virtual synonym add hardware detect prevent case possibility aliasing non allocating access additional cost entirely happy approach add lot fanout sometimes critical timing path minimum leaky might revisit later,,
963,6b25c77a1f793765cd77d63c71cd71662ca55a23,egan Wachs <megan@sifive.com>, 2020-03-20 20:38:14 -0700, , asyncqueue convert asyncvalidsync rawmodule,,
964,19da21513db64240f77b6368dd64d91194768d86,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-03-20 18:25:24 -0700,2346, merge pull request 2346 chipsalliance hierarchical location subsystem add,,
965,fa23fcb7ab8a64351de756e1da565b04d60d343e,yan Macdonald <rmac@sifive.com>, 2020-03-18 17:00:08 -0700, , subsystem add,,
966,57de5454fa97d34995c00a485444145f08ff11da,erry Zhao <jerryz123@berkeley.edu>, 2020-03-20 13:34:51 -0700, , support plic elaboration ndevices,,
967,0086e6c34e463f36f4df60a9493d99a4522027fc,ack Koenig <koenig@sifive.com>, 2020-03-17 17:03:57 -0700, , add contributing.md instruction bump submodules 2342 mainly mention chisel3 firrtl bumped stable branch authored megan wachs megan sifive.com,,
968,9f3a318d76cff82287b6b176e666e24f124bfb45,egan Wachs <megan@sifive.com>, 2020-03-17 08:05:52 -0700, , omaddressing emit regfields width 2341 semantics register field width rather undefined downstream tool supposed define software header supposed create documentation simplify confusion omitting entirely,,
969,452f243b77968f37a12c28776e2ab591beb25bdc,egan Wachs <megan@sifive.com>, 2020-03-15 21:38:56 -0700, , update src main scala util package.scala,,
970,4cf8b7684bc5ca3f9220a508cfdb40ac14e85330,egan Wachs <megan@sifive.com>, 2020-03-15 17:47:25 -0700, , update package.scala update use producer consumer add scaladoc typed version need double check bit distracted,,
971,63d2b5c4c4f0218576bdf50edd06f0732998f877,egan Wachs <megan@sifive.com>, 2020-03-15 06:30:58 -0700, , fixchisel3 add commentary scaladoc,,
972,f215f01c18cab8886b33d4a9a5b488be1c6bbfc5,eigang Kou <56602048+leikou01@users.noreply.github.com>, 2020-03-14 22:04:06 -0700,2334, merge pull request 2334 chipsalliance cip 723 add events.scala,,
973,f58b4f7b369f8e46c11e7c4e960f08542cd56698,eigang Kou <56602048+leikou01@users.noreply.github.com>, 2020-03-14 22:00:50 -0700,2337, merge pull request 2337 chipsalliance cip 723_pr add events.scala,,
974,a79be8f10767d9cf7b3f2291262c1305540548b3,esley W. Terpstra <wesley@sifive.com>, 2020-03-14 07:55:31 -0700,2335, merge pull request 2335 chipsalliance amba prot fix various bug related new user bit tilelink,,
975,b684c1f185ecc2c85bb19d8c39018477776422e1,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 21:09:31 -0700, , axi4totl fix echo bit,,
976,387ef2d1c662732698e96efee468be9f9f36b570,eikou01 <Leigang.Kou@sifive.com>, 2020-03-07 08:24:18 -0800, , add events.scala,,
977,33e9ad431047a23e2e13eb099a12cfa30f11715f,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:36:04 -0700, , hinthandler connect user echo bit,,
978,1cb87ecc25064a372881122ecde389682eeda19c,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:35:30 -0700, , fragmenter save flop,,
979,3a86e4dccd6e5474b218c7e6dc164aab42a996dd,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:34:45 -0700, , echofields control field legal,,
980,e56ad0e20893cd6e880d5444697061b084905838,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:33:45 -0700, , bundlemap enhance field subset partial assignment,,
981,14f3a545324a845f48c32c1607b92bfd43a38e2e,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:39:12 -0700, , tltoaxi4 correctly drive prot cache bit,,
982,441f980dffc11d2265fea4915a1de6e5502a1472,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:39:04 -0700, , tltoapb correctly drive prot bit,,
983,acc0a80abd0edb4503e9e966247b1a6c99295f31,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:38:47 -0700, , tltoahb correctly drive prot bit,,
984,d765a980211f0fe830f2d97cf6fa59692d60d6c6,esley W. Terpstra <wesley@sifive.com>, 2020-03-13 18:37:35 -0700, , tilelink retain userfields copying diplomatic parameter got messed original branch merged tilelink parameter refactor,,
985,6f2f91a6412803a7acd2eb27d01fabff40e33370,esley W. Terpstra <wesley@sifive.com>, 2020-03-12 22:48:44 -0700,2326, merge pull request 2326 chipsalliance user bit overhall user bit overhaul,,
986,5c32b2f1d5534158b4125627c78b3691a2864a12,esley W. Terpstra <wesley@sifive.com>, 2020-03-12 18:33:58 -0700, , ambaprot change default value backwards compatibility bridge behaviour introduction ambaprot apb pprot priv secure fetch ahb hprot priv fetch buffer cache axi4 prot priv secure fetch axi4 cache buffer cache modify,,
987,bb281237f00c111ce82cc6aec3cc61a7fa7e1f83,esley W. Terpstra <wesley@sifive.com>, 2020-03-12 18:03:48 -0700, , axi4 convert wcorrupt standard user bit field,,
988,1adbf56ef049921e3eee291d7f3a36ae7d1ee27b,ndrew Waterman <andrew@sifive.com>, 2020-03-12 18:09:48 -0700, , reset mcause 2333 compliance clause priv spec mcause value reset implementation specific interpretation value returned implementation distinguish different reset condition,,
989,185a1e76416b811f87ff196ccfe7862198da7b47,esley W. Terpstra <wesley@sifive.com>, 2020-03-12 10:24:31 -0700, , tilelink make parameter simpleproducts,,
990,42c891c20caf0246a1d8ef36b24a352fc16d4fb2,esley W. Terpstra <wesley@sifive.com>, 2020-03-09 21:37:07 -0700, , diplomacy remove obsolete userbits,,
991,61ba5500cd9529f93ab7ec3722e1c403dd70bb06,esley W. Terpstra <wesley@sifive.com>, 2020-03-12 08:45:01 -0700, , tilelink amba regmapper switch new user bit api,,
992,eb6726e172f1592ee47c099a2cc9a11ff6cae318,egan Wachs <megan@sifive.com>, 2020-03-12 10:08:14 -0700, , synchronizer primitive update 2212 build new construct single bit shift regs shiftreg add comment distinguish type synchronizer refactor done internally synchronizer longer allow specification reset value synchronizer remove redundant withreset synchronizer update interrupt crossing deal requirement async crossing truly async marked asyncqueue use synchronizer fixed depth synchronizer add initial value back api debug synchronizer revert change initialization back api synchronizer fix typo parameter ordering restore additional api crossing deprecate instead delete heavily used api asynchronous interrupt crossing synchronizer fix postfixing primitive allow special case assign allow special case assign synchronizer touch port primitive predictable even data constant travis bump python3 pexpect since gdbserver.py bumped python3 revert travis bump python3 pexpect since gdbserver.py bumped python3 reverts commit synchronizer workaround chisel bug keep name stable revert synchronizer touch port primitive predictable even data constant reverts commit authored ryan macdonald rmac sifive.com,,
993,c22c773674ff490ca55c2d1f2ee8700e80053c3c,eikou01 <Leigang.Kou@sifive.com>, 2020-03-07 08:24:18 -0800, , add events.scala,,
994,a52fbb2eb077fd42fdf23a6f4e4c7d20dea00142,esley W. Terpstra <wesley@sifive.com>, 2020-03-11 12:51:18 -0700,2318, merge pull request 2318 chipsalliance improved user bit bundlemap improved api user bit,,
995,e4419e683dccbdca9c7445130154944984be4e97,egan Wachs <megan@sifive.com>, 2020-03-11 12:01:52 -0700,2331, merge pull request 2331 chipsalliance mwachs5 patch multiplier make multiplierio clone able,,
996,4652bc3e9cf6d76babc193900428d46c13948f2d,radley Morrell <brrmorre@gmail.com>, 2020-03-11 11:54:45 -0700,2320, merge pull request 2320 chipsalliance newdiploprv2 support versioning diplomacy old userbits,,
997,7eb1bc44d3d7e7c65ce61107d560a6f632f90e76,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-03-11 10:44:11 -0700,2330, merge pull request 2330 chipsalliance rename subsystem attachment basesubsystem rename attach method trait,,
998,04a108710bfbe4b401587485744ff00d8cbf5077,egan Wachs <megan@sifive.com>, 2020-03-11 03:26:19 -0700, , multiplier make multiplierio clone able trying resolve warning deprecated class call unable automatically infer clonetype class constructor parameter databits tagbits immutable accessible either make parameter immutable accessible vals clonetype inferred define custom clonetype method warn deprecated function used may stop compiling future release encouraged fix issue ,,
999,b588c0b5c9b1c37a3fe55afd3b1b68202bd6decb,esley W. Terpstra <wesley@sifive.com>, 2020-03-09 21:35:15 -0700, , ambda define common user bit field amba prot cache,,
1000,2ae2c8e327947eaaa348f618e4cd4ac0df3e25db,esley W. Terpstra <wesley@sifive.com>, 2020-03-09 21:34:55 -0700, , bundlemap categorization apis,,
1001,03aade1b24c10073c75c997f00940b24934184f6,esley W. Terpstra <wesley@sifive.com>, 2020-03-09 13:12:02 -0700, , bundlemap improve bulk connect operator,,
1002,0eecc3e7e7003b8e00a5f47a7145ead7ab6369fa,esley W. Terpstra <wesley@sifive.com>, 2020-03-03 17:05:48 -0800, , bundlemap improved api user bit field unification customized default equality required bulk assignment bundlemaps default missing field must define field key class,,
1003,3fb668dd774f4924d82e4fe0223bc9ed8ad47ed5,yan Macdonald <rmac@sifive.com>, 2020-03-10 18:09:51 -0700, , rename,,
1004,d8890283d75d0458fc0d81938c158d6d5a89a713,enry Cook <henry@sifive.com>, 2020-03-09 19:08:10 -0700, , util add location locationmap,,
1005,547760e3a766dd8f451fcab26528b4f05bb11c8a,yan Macdonald <rmac@sifive.com>, 2020-03-10 16:58:44 -0700, , basesubsystem rename attach method trait,,
1006,e170f8f8a21ebe8a9e04aed47c2644c06e4a442e,eborah Soung <debs@sifive.com>, 2020-03-10 16:52:06 -0700, , revert staged generator 2329 revert updating readme example make change 2322 reverts commit revert fixing aspect generation 2309 reverts commit revert separate generator behavior phase 2274 reverts commit,,
1007,ef56e4556884e2f2e9ef6caf7ed1c00aade1787b,radley Morrell <brrmorre@gmail.com>, 2020-03-09 16:08:00 -0700, , bug fix,,
1008,c304ac10ebc2a2d276cf952de6aa05802b8ad87c,radley Morrell <brrmorre@gmail.com>, 2020-03-09 15:02:01 -0700, , added function slave parameter,,
1009,5c92d47e3827fe933d5e8f4a414894c497e21968,radley Morrell <brrmorre@gmail.com>, 2020-03-09 14:24:20 -0700, , added function,,
1010,fa4d3eea8e4aa07642acc71941f0d55f34e8306f,radley Morrell <brrmorre@gmail.com>, 2020-03-09 14:16:05 -0700, , removed comment added tostring,,
1011,5d91a0763618ba2de8c0c6713e7144ce0d7cf3bf,radley Morrell <brrmorre@gmail.com>, 2020-03-09 14:08:17 -0700, , added case class function port parameter,,
1012,96fe7706b09af4dcb30968086d3ca36cbda60713,eborah Soung <debs@sifive.com>, 2020-03-06 15:48:29 -0800, , bumping firrtl 2324,,
1013,2ae6e5740890cdf66ff7391adcff58e2380c6995,radley Morrell <brrmorre@gmail.com>, 2020-03-06 14:13:31 -0800, , added extent product,,
1014,d3f94a681b5b44e9dbe368dcc2605ed8f932bfd5,radley Morrell <brrmorre@gmail.com>, 2020-03-06 14:09:31 -0800, , added import,,
1015,d675ee7050a177aaa630853c9904b0b1eeb1fe5c,radley Morrell <brrmorre@gmail.com>, 2020-03-06 14:03:53 -0800, , testing,,
1016,0c50092dba845826816b914bb17b713caaffa9c8,ndrew Waterman <andrew@sifive.com>, 2020-03-06 10:34:45 -0800, , expose wfi signal rocket tile 2315,,
1017,875dcd3e488da0bf3c3629a0b12962d6edc55c40,eborah Soung <debs@sifive.com>, 2020-03-06 09:58:40 -0800, , updating readme example make change 2322,,
1018,65b4700da5ca3db9a5b46bf6ee8d23f7127c9940,radley Morrell <brrmorre@gmail.com>, 2020-03-05 13:59:37 -0800, , added userbits fixed call,,
1019,0f6e9768ef85979d18aba3f4321a120ff3b75fb3,radley Morrell <brrmorre@gmail.com>, 2020-03-04 16:19:55 -0800, , grab wes change previous commit grabbed change commit,,
1020,8af2eb0aadb3bb3bb0f44c400e1ff36ed50f349c,enry Cook <henry@sifive.com>, 2020-03-04 16:12:33 -0800,2319, merge pull request 2319 chipsalliance subsystem clock driver prci allow configurable drive function,,
1021,8159b6cd935c5cf73f6f185d56074c9070ac13f7,enry Cook <henry@sifive.com>, 2020-03-03 17:07:13 -0800, , prci allow configurable drive,,
1022,f489994d6874822d3f0232e90913570c89a8cb19,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-03-03 16:22:31 -0700,2317, merge pull request 2317 chipsalliance qualify bpwatch load store qualify load store watchpoints instruction type,,
1023,6cf8294c71a6203834ca7e1c56608191d0e32208,rnie Edgar <ernie.edgar@sifive.com>, 2020-03-03 12:06:11 -0800, , qualify load store watchpoints instruction type,,
1024,1734159756137ed203d804b5d8cbcccec5e63f18,uraj Narayan Vellengar <59583245+surajvellengar@users.noreply.github.com>, 2020-03-03 12:37:38 -0600, , assertion speculative fetch chicken bit 2298 assertion speculative fetch chicken bit removed assertion may fail due race condtion,,
1025,6d529810eaadbbbc178e1eeb70804c58c15fd2a6,egan Wachs <megan@sifive.com>, 2020-03-02 14:04:44 -0800,2314, merge pull request 2314 chipsalliance mwachs5 patch apbtotl qualify address alignment assertion,,
1026,f524598d511c36d4c6711631ec1dc73b1cdbf04c,egan Wachs <megan@sifive.com>, 2020-03-01 12:12:07 -0800, , apbtotl qualify address alignment assertion,,
1027,bbeb2578c3ba04e16711ea370c28ab1357d8bed0,eborah Soung <debs@sifive.com>, 2020-02-28 17:11:48 -0800, , fixing aspect generation 2309,,
1028,1cc7887f64d32fdbda6b2f12ed6a5cdaf2d45a24,enry Cook <henry@sifive.com>, 2020-02-28 15:28:05 -0800, , tilelink add verbose requirement edge 2313 particular handle common failure scenario dcache added design cacheable memory region,,
1029,531912cee268a29735dc8f4df7bb17bd7f07f47a,esley W. Terpstra <wesley@sifive.com>, 2020-02-28 11:53:13 -0800, , adapter use unmaintainable unapply method,,
1030,0395f3a76b9dee78c5e6f82497bb517ed36f17e7,esley W. Terpstra <wesley@sifive.com>, 2020-02-28 11:19:07 -0800, , tilelink delete accidentally copied code,,
1031,737522b0c27a49762429451d94b109e2f9b34325,radley Morrell <brrmorre@gmail.com>, 2020-02-27 15:48:15 -0800, , removed userbits stuff,,
1032,c94ee0398f709a24bfd167b82b579ee0cf44e7db,radley Morrell <brrmorre@gmail.com>, 2020-02-27 14:11:29 -0800, , fixed bug new proposed change,,
1033,bf50ae26a058c170c9c117a7c464854dce494aa3,radley Morrell <brrmorre@gmail.com>, 2020-02-27 13:12:32 -0800,2271, merge pull request 2271 chipsalliance vip2 vip2,,
1034,5447f0b36de5272078b20925e3c062cdf3612f29,enry Cook <henry@sifive.com>, 2020-02-27 13:05:57 -0800, , wip update tlclientparams tlmanagerparams,,
1035,f11027ac73baa805b73397c1f9422987c169e7d4,iuyang liu <liujiuyang1994@gmail.com>, 2020-02-27 02:39:18 +0000, , fix review,,
1036,893d8e791b32fc1cbfc93b3fc85921198f1119c1,radley Morrell <brrmorre@gmail.com>, 2020-02-26 15:48:58 -0800, , delete first line,,
1037,a44dbaf55e7655476f66709cc28c43669ef2e1c8,radley Morrell <brrmorre@gmail.com>, 2020-02-26 11:27:25 -0800, , added suggested change,,
1038,ee44c37d2f309f0cf8d868a6ef3bb69eec1e499c,iuyang liu <liujiuyang1994@gmail.com>, 2020-02-26 02:21:27 +0000, , bug fix comparing option string string,,
1039,5e506e3923c6935502b3d80afb57e329609cb326,ack Koenig <koenig@sifive.com>, 2020-02-24 17:14:07 -0800,1109, bump chisel3 firrtl 2297 summary change chisel3 patch fix http github.com chisel3 issue 1109 summary change firrtl constant propagate binary operation matching argument revert last connect semantics support reset inference fix reset inference reset invalidated,,
1040,d70d6be819fa12a78f2e524285e4691190d932c0,radley Morrell <brrmorre@gmail.com>, 2020-02-24 16:04:01 -0800, , fire travis,,
1041,804ed5305b0e905711f9faa537950d4e70936615,radley Morrell <brrmorre@gmail.com>, 2020-02-24 15:52:50 -0800, , better wildcard import authored jack koenig koenig sifive.com,,
1042,bc8f98d7c5d8c3369b7efa613c3cdfe3b578b7d6,radley Morrell <brrmorre@gmail.com>, 2020-02-24 15:49:55 -0800, , added comment explaining monassert,,
1043,4ce751fbedcd84e766e4e4cbd97bbc710e03e15a,radley Morrell <brrmorre@gmail.com>, 2020-02-24 15:25:44 -0800, , update spacing desc_text,,
1044,5599faf9a023d9b8febddd10550d64f4ec42bc87,radley Morrell <brrmorre@gmail.com>, 2020-02-24 15:13:40 -0800, , fixed testimpltype,,
1045,60314a99ab443eac49b4f44e58a7b6959930779f,radley Morrell <brrmorre@gmail.com>, 2020-02-24 15:02:53 -0800, , fix default emits parameter,,
1046,344cd9a893ce149e2d0705e46650a1abf729de44,radley Morrell <brrmorre@gmail.com>, 2020-02-24 14:41:01 -0800, , incorporated wes change,,
1047,316589682bda9d3b9b8cbb3c4a3143575d3226a3,radley Morrell <brrmorre@gmail.com>, 2020-02-20 16:33:32 -0800, , added nonstrict mode almond changed way formal mode determined,,
1048,9d997506bffa1971aa692cd304792b969dfeaf47,eborah Soung <debs@sifive.com>, 2020-02-20 16:14:38 -0800, , separate generator behavior phase 2274,,
1049,52b611eda945cd4a96e1a37bfc88c82744f8ea41,radley Morrell <brrmorre@gmail.com>, 2020-02-20 13:58:50 -0800, , undid last change parameter available inside edge,,
1050,d8adf34b2ae2c9b3694260c3736e114f036e75a3,radley Morrell <brrmorre@gmail.com>, 2020-02-19 17:42:51 -0800, , remove dubugging code,,
1051,31d0fe2049c14c94894799d264d60743771cdba9,radley Morrell <brrmorre@gmail.com>, 2020-02-19 17:40:59 -0800, , updated include flag,,
1052,6628f6dfb31921e83bbc7a6bb9a4296093dd3b54,radley Morrell <brrmorre@gmail.com>, 2020-02-18 15:44:59 -0800, , added flag,,
1053,28a02439778697d974c719842688bcc0bd4b7035,ichard Xia <rxia@sifive.com>, 2020-02-18 10:15:48 -0800,2296, merge pull request 2296 chipsalliance fix typo debug register description fix typo debug module register description,,
1054,ae76fa81f79f5b49aa68440b56564f37a5a0015d,ichard Xia <rxia@sifive.com>, 2020-02-18 07:09:12 -0800, , fix typo debug module register description,,
1055,c2d1bbf6ccfe7b668b45ad30bd0d7ed30e01587a,radley Morrell <brrmorre@gmail.com>, 2020-02-14 16:05:03 -0800, , added client parameter,,
1056,72b144b8459813528a7649b6f8a3e6ac06716ce4,ack Koenig <koenig@sifive.com>, 2020-02-14 13:37:18 -0800, , bump chisel3 along 3.2.x branch 2291 summary change fix dontcare asyncreset reset boost performance vec cloning add support printf add scaladoc regnext,,
1057,21f9bf6fa9c44701698f4f708aba18886a52e01b,ndrew Waterman <andrew@sifive.com>, 2020-02-14 09:59:59 -0800,2295, merge pull request 2295 chipsalliance vector add vector extension omisa,,
1058,736a6d3f62fbc6ff90879198cd8ca2621700231c,ndrew Waterman <andrew@sifive.com>, 2020-02-13 21:10:15 -0800, , fix compilation roccblackbox,,
1059,35cac579f8e81e0d39c45bacfb3db9aaee940372,radley Morrell <brrmorre@gmail.com>, 2020-02-13 17:04:30 -0800, , removed comment,,
1060,1f94d5599de7c87295c24d68df337a8e44045a4b,radley Morrell <brrmorre@gmail.com>, 2020-02-13 16:17:47 -0800, , made naming better,,
1061,7bc12b54b605f4041c3a1275d5b14274e7e9f498,radley Morrell <brrmorre@gmail.com>, 2020-02-13 15:58:36 -0800, , update support emission size,,
1062,5284fbb69f9cf63ae40485a47511c024dad7861a,radley Morrell <brrmorre@gmail.com>, 2020-02-13 14:40:58 -0800, , got working,,
1063,cc7f1df55a6a8f829ff5cd263d364568f294a6c1,ndrew Waterman <andrew@sifive.com>, 2020-02-13 13:47:46 -0800, , distinguish subfeatures cflush.d.l1,,
1064,60e56ef3d2b608f43e4feb07cce13a455a9f7f41,ndrew Waterman <andrew@sifive.com>, 2020-02-13 12:00:57 -0800, , mstatus.vs moved former location mstatus.hpp see http github.com riscv riscv spec pull 351,,
1065,1dc1c5a25f328b8da8cfa3d9fac66be0cf1bfdee,ndrew Waterman <andrew@sifive.com>, 2020-02-13 00:36:08 -0800, , add vector extension dts isa string,,
1066,ac494d0c9c65e9bb1b077420cfbf3242a9383bbb,ndrew Waterman <andrew@sifive.com>, 2020-02-13 00:35:55 -0800, , add vector extension omisa,,
1067,a511ade94220e70fe8c29a6c295a36ba9a80a848,radley Morrell <brrmorre@gmail.com>, 2020-02-13 13:42:04 -0800, , started parameter change,,
1068,fd32831545d8e088d67fba19e8b8911cf8bdba2e,radley Morrell <brrmorre@gmail.com>, 2020-02-13 13:40:39 -0800,2285, merge pull request 2285 chipsalliance custommessage custommessage,,
1069,c2c090ac36f348ca403113b67d1ee43653868ca6,egan Wachs <megan@sifive.com>, 2020-02-13 09:39:38 -0800, , bump firrtl async reset register fix 2280 bump firrtl async reset register fix bump firrtl get verilog lint clean fix authored adam izraelevitz sifive.com,,
1070,ac75f88f76c36d8786c1049c7dfd22d340fe34c1,ndrew Waterman <andrew@sifive.com>, 2020-02-12 20:33:03 -0600, , raise halt signal error 2290 access speculative raising halt signal based upon speculative access problematic error still dealt using buserrorunit,,
1071,e9e7a15bb9dabbe964786fbd7c9618c68d7f217a,radley Morrell <brrmorre@gmail.com>, 2020-02-12 13:13:18 -0800, , update include message,,
1072,a2c5cb8c0b68d26f0986ebfc8ce61fea62d92db8,kohlbre <david.kohlbrenner@gmail.com>, 2020-02-11 17:33:23 -0800, , update readme.md 2286 correct link diplomacy carvv paper,,
1073,d31e3b5cfda742110252d56da41b1009ce2f5adf,esley W. Terpstra <wesley@sifive.com>, 2020-02-11 22:59:59 +0100, , axi4totl fix maxflight case 2288,,
1074,04ca1db893ac23996216a6559549afda7c76131f,radley Morrell <brrmorre@gmail.com>, 2020-02-10 15:08:55 -0800, , fixed bug due adding rather bit shifting,,
1075,176c5e1d444c57a99ffe922127955599edbe8027,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2020-02-10 11:03:32 -0800,2281, merge pull request 2281 chipsalliance add helper add iohelper,,
1076,a0277e7a5268bc9a45e1e0d3af73890d9a06af73,yan Macdonald <rmac@sifive.com>, 2020-02-07 13:34:24 -0800, , add iohelper,,
1077,4ca9e4debe580ae500b364bbd9544a0c1fcbb824,erry Zhao <jerryz123@berkeley.edu>, 2020-02-07 18:15:05 -0800,1969, fix regression support large extmem size 2279 1969 accidentally reverted fix implemented 1934,,
1078,df7b66e8ef520ff0a4f093d5e8a99e1c286a0753,radley Morrell <brrmorre@gmail.com>, 2020-02-06 13:55:10 -0800, , update support crossproperty,,
1079,de3f4e57730317cb271f99909035dbcdab68e9ef,radley Morrell <brrmorre@gmail.com>, 2020-02-03 14:29:13 -0800, , added support custom message,,
1080,319b6c44450ccde38f33cd8a38dd80071a0b6528,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-02-04 17:23:05 -0800,2277, merge pull request 2277 chipsalliance tlbs make entry class available package,,
1081,1c9303adeda5bfd151a30682db49bb0db940cda2,ndrew Waterman <andrew@sifive.com>, 2020-02-04 17:18:13 -0800,2275, merge pull request 2275 chipsalliance chicken grant corrupt add feature disable bit suppress corrupt grantdata,,
1082,b2474c66eb44746e109e797c7d052ff5c3054245,ndrew Waterman <andrew@sifive.com>, 2020-02-04 13:51:59 -0800, , chicken csr implemented bit default false actually rtl change since rocket unconditionally provides chicken csr,,
1083,bd738a74df94c5b15dcb26a0e26ea3d87075ccc6,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-23 21:59:07 -0800, , tlb make entry class available package,,
1084,9057b3c1a115b4aedfe2d2d5c8dd93596b4f7d3c,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-23 20:27:05 -0800, , plru multiple access update,,
1085,36d87efff806af629753568dfe6755caa3c8c2c6,egan Wachs <megan@sifive.com>, 2020-02-04 05:03:40 -0800,2276, merge pull request 2276 chipsalliance chisel3 width widget tlwidthwidget one fix port chisel3,,
1086,5e3ce59c85de59dba52a7ea00fed8cc4b9e09334,ndrew Waterman <andrew@sifive.com>, 2020-02-04 02:05:24 -0800,2270, merge pull request 2270 chipsalliance improve dcache ecc timing improve ecc timing,,
1087,c0bb78be53752c20a01f9c960f2b0805031a8bf0,egan Wachs <megan@sifive.com>, 2020-02-03 21:30:07 -0800, , tlwidthwidget one fix port chisel3,,
1088,b99e79a02e8456b08898f59f67e5833f841da219,ndrew Waterman <andrew@sifive.com>, 2020-02-03 16:26:40 -0800, , add feature disable bit suppress corrupt grantdata temporarily suppressing corrupt grantdatas facilitates using normal load store wipe uncorrectable error,,
1089,6db9c56817d50fe2e5dea75b5aaca118206c23ed,radley Morrell <brrmorre@gmail.com>, 2020-02-03 12:01:15 -0800, , fixed monitor bug,,
1090,ce36c6d5f0554187fc21741ffcaa5cc3fb22581e,ndrew Waterman <andrew@sifive.com>, 2020-02-03 11:57:45 -0800, , import rvvv v0.8 change,,
1091,dc68c21e8e5662c81fba003a7579123735c757ef,ndrew Waterman <andrew@sifive.com>, 2020-02-03 11:56:34 -0800, , expose dtlb access port,,
1092,be33e8df02bb18dda9edcace94b80448fb5025a1,ndrew Waterman <andrew@sifive.com>, 2020-02-03 11:55:33 -0800, , actually run inlineinstances pas,,
1093,3a32cf203898fe49148935d272c8108dc3c42ca2,ndrew Waterman <andrew@sifive.com>, 2020-02-03 11:52:49 -0800, , bump hardfloat,,
1094,aa53d0e039a19c929cd38115e26aead60260d8d3,ichard Xia <rxia@sifive.com>, 2020-02-01 15:36:18 -0800,2262, merge pull request 2262 chipsalliance remove unnecessary type parameter register router remove unused type parameter registerrouter,,
1095,babc3218d89b789b713815166b768e2b24519515,egan Wachs <megan@sifive.com>, 2020-01-31 11:14:11 -0800,2273, merge pull request 2273 chipsalliance chisel3 module master convert module chisel3,,
1096,19d6befb223e3cdf5901f990124a40a71937c1d5,egan Wachs <megan@sifive.com>, 2020-01-31 08:50:39 -0800, , chisel3 fix widthwidget,,
1097,a360d76b0fd23636d931f5b773f61aacc3685e3a,ndrew Waterman <andrew@sifive.com>, 2020-01-30 17:05:40 -0800, , make chisel3 friendly,,
1098,2c8d2df1f35f652437ff89511af5fa0237bf28fd,ndrew Waterman <andrew@sifive.com>, 2020-01-30 17:02:01 -0800, , make repeater gen argument tolerant chisel2 style data type usage,,
1099,6873deeba29640408d4207d7a88dd31c5a8e187e,ndrew Waterman <andrew@sifive.com>, 2020-01-30 16:32:41 -0800, , make repeater gen argument tolerant chisel2 style data type usage,,
1100,f428f8b8686b4bc949c5b46859a9957c4cb1bdf6,egan Wachs <megan@sifive.com>, 2020-01-30 15:09:51 -0800, , port selected module chisel3 properly inferring reset module,,
1101,e92b71199ad4f7ab97ed2f30eeebf9367ce31797,radley Morrell <brrmorre@gmail.com>, 2020-01-30 15:57:39 -0800, , update add shifting,,
1102,30827722f6c39396c5b9cdf2a2ca653acd16e5a0,radley Morrell <brrmorre@gmail.com>, 2020-01-30 14:56:04 -0800, , merge remote tracking branch oskirepo vip vip2,,
1103,3659b5bc37ae115aa597a3224ca077c087793861,ndrew Waterman <andrew@sifive.com>, 2020-01-15 13:54:29 -0800, , cut d.ready perf.grant path,,
1104,dda590212de23c6caf850f388f8f481afed071e7,ndrew Waterman <andrew@sifive.com>, 2019-12-13 23:23:21 -0800, , eliminate data ecc dirty bit path previous logic suppressed dirty bit writes event data error good thing error uncorrectable line clean could discard line refetch rather forced report uncorrectable error unfortunately logic creates critical path data ecc check tag ram instead allow dirty bit write proceed immediately victimize line tag set invalid ultimate effect side effect cache guaranteed enter victimization state machine whenever scenario occurs requisite property preserve uncorrectable error behavior,,
1105,e8f7734c2e8c02a18027162514e9df6b062fac72,ndrew Waterman <andrew@sifive.com>, 2019-12-13 23:19:27 -0800, , simplify acquire release logic,,
1106,041d60d832c554147ce0b472e44c1964406e6532,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-27 22:44:38 -0800, , fixed formal assertion,,
1107,9362ab7882d64ad75646d1f4613b406d6a1f8c5a,eborah Soung <debs@sifive.com>, 2020-01-27 16:39:40 -0800, , bumping chisel 2268,,
1108,13eed1a09f1ebc34459a47dc0950e1be3bdaad93,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2020-01-24 16:54:03 -0800, , bump chisel 3.2.x 2261 bump chisel3 3.2.x bugfix authored deborah soung deb sifive.com,,
1109,27120ee42ff4ff41908981025efcf7d59f879894,enry Cook <henry@sifive.com>, 2020-01-22 15:57:07 -0800, , diplomatic clock primitive 1795 clock copy clock package update import clock bundle use chisel3 bundle get clonetype free clock use chisel3 file clock add clocksinkdomain clock allow unspecified clock freqs clock add testclocksource test harness clock generator clock domain node named clocknode clock source sink node offer rename package clock prci clock prci make abstract base clockdomain class prci add tilelink add fixedclockopt hastlbusparams tilelink add clock node tlbuswrapper subsystem add clockgroupnode basesubsystem device add example device gate clock register mapped interface prci add draft clockdivider adapter buswrapper derive dtsclk util update clockdivider chisel3 prci add package object hold asyncmux helper func prci add prci clockgroup prci domain creates clock reset output prci rename tilelink tlbuswrapper includes tilelink tlbuswrapper crossto frombus take implicit system supply default simple clock source subsystem basesubsystem prci variable number source groundtest subsystem need prci add helper module use tlbuswrapper prci prci tlbuswrapper subsystem add trait attachable subsystem clean attachable add prci add nexusnode clockgroupimp tilelink better name buwwrapper clock aggration node groundtest delete import actually unused prci move prci,,
1110,c2668beda75330018020a374d0ad1f9fd946bd51,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-01-21 12:19:30 -0700,2265, merge pull request 2265 chipsalliance dmactive sbtotl debug sba reset sbstate dmactive set,,
1111,bbafc9a7bbf5cca2e3b24682e80e6be0846fb51a,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-21 06:28:58 -0800, , reset sbstate dmactive set,,
1112,e5f8a357ccf9e25c7aab91d04118707478a1f600,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-21 04:40:23 -0800, , added missing channel property,,
1113,9415d55ba569b93cd447e26a8399e9715556b20a,ichard Xia <rxia@sifive.com>, 2020-01-20 23:55:58 -0800, , remove unused type parameter registerrouter,,
1114,9ddb76e40ddf13308d33d23f0cdd77c32521b7d7,ichard Xia <rxia@sifive.com>, 2020-01-14 20:02:49 -0800,2257, merge pull request 2257 chipsalliance richardxia patch correct spelling tilelink object model protocol description,,
1115,a7050af4227e7547856f9c27c0c6da065d283ba2,ichard Xia <rxia@sifive.com>, 2020-01-14 12:48:02 -0800, , correct spelling tilelink object model protocol description,,
1116,877c033c304c891b96e07b63999e2eee1d8b6fa6,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-01-13 13:12:42 -0800,2252, merge pull request 2252 chipsalliance requirefifo rocket core dcache tilelink require fifo allvolatile region,,
1117,17d70b5974eb009e00738acffa4ad4ed5ce10577,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-10 17:40:42 -0800, , requirefifo filter manager policy apply consistency check filtered list,,
1118,f810ba8342bd212eb59a0cd91c65b4883903f169,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-01-13 09:53:16 -0800,2254, merge pull request 2254 chipsalliance tracegen_icache icacheparams,,
1119,bb2fd17fefd6aea57e91e136620a0385e41806e0,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-12 14:03:39 -0800, , icacheparams,,
1120,94d2a8e7ea702d427c94e57eddbea8ddef575a59,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2020-01-11 09:14:14 -0700,2251, merge pull request 2251 chipsalliance trace ungated clock,,
1121,d7668e8c3d194170802759094ecef560e29ebe72,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2020-01-10 17:55:04 -0800, , change cover point use ecc signal valid instead arbitor signal 2247,,
1122,c297c2d46b18938c7bdfc2ebe877a74e9a7f64d6,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-01-10 17:21:58 -0800,2250, merge pull request 2250 chipsalliance dontrequirefifo rocket core dcache tilelink dont require fifo yet,,
1123,60d18d42870c6bce2838328c36cde526f998b6a4,rnie Edgar <ernie.edgar@sifive.com>, 2020-01-10 12:44:35 -0800, , use ungated clock bundle,,
1124,e737760fd8a1edd0d048fb26e676573d40d766e7,ichard Xia <rxia@sifive.com>, 2020-01-10 11:01:30 -0800,2248, merge pull request 2248 chipsalliance fix debug module register fix offset dmouter register object model,,
1125,1089cb434a4046cf1492945689158d055697a901,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-10 10:37:29 -0800, , rocket core dcache tilelink dont require fifo yet,,
1126,99b66954f065c274fd9cebaf27c86ff077c9f86e,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2020-01-10 10:12:00 -0800,2246, merge pull request 2246 chipsalliance requirefifo requirefifo,,
1127,11c9762ce3eb88c42730cd4461f32f799805145a,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-09 23:20:47 -0800, , added tilelink channel property,,
1128,999ad92900a9fa5725fb8638598bdeeb33c16ef5,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-09 23:04:23 -0800, , added tilelink channel formal property,,
1129,44eb92d230e1fba478288fb70d8417d7e925d3c6,ichard Xia <rxia@sifive.com>, 2020-01-09 21:27:52 -0800, , fix offset dmouter register object model previous object model implementation account relative offset dmouter register address block commit add logic translate offset absolute address,,
1130,0ac9f71ac8b8aa9618fc085f2f6f358f88794b42,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-09 18:35:43 -0800, , requirefifo filter manager policy apply consistency check reduced list,,
1131,4e6b81ce0d966e5c696d9d34c121ec3562cdbc87,ohn Ingalls <john.ingalls@sifive.com>, 2020-01-09 15:15:01 -0800, , requirefifo,,
1132,449244435fa942895f951192f0fdb027b68cc785,ndrew Waterman <andrew@sifive.com>, 2020-01-08 18:10:45 -0800, , allow clock gating engage even wfi cease followed load store 2244,,
1133,97ac7be6d2d579aa963686d821746d3cd1d4be77,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-08 03:48:09 -0800, , merged,,
1134,d1cb2f50d670c35aae41a57f0aa6908d595c088a,hruv Gupta <dhruvg@gamma02.internal.sifive.com>, 2020-01-08 02:48:41 -0800, , merged,,
1135,9a1da4e01e3e767451d9ee4a4f0ee8a55a3313da,ndrew Waterman <andrew@sifive.com>, 2020-01-06 20:34:15 -0600, , add chicken bit disable prefetching 2238 like also post silicon debug purpose disabling prefetch add much extra psd benefit beyond disabling speculative refill latter disables prefetching speculative access already leaving next line prefetches following non speculative refill worth something,,
1136,cca6d83d21f1f75c025f23e2dcd83f2acc3d1931,esley W. Terpstra <wesley@sifive.com>, 2020-01-02 18:27:32 -0800,2228, merge pull request 2228 chipsalliance axis fix axis fix,,
1137,30fb1e2a1e5d97a2da71bdd757b5b549b7af9364,esley W. Terpstra <wesley@sifive.com>, 2020-01-02 17:34:10 -0800,2216, merge pull request 2216 chipsalliance commit queue commit queue,,
1138,c213a6abfc53c053fd5c4ed8aa822719fd4c4840,ack Koenig <koenig@sifive.com>, 2020-01-02 16:48:25 -0800, , bump firrtl 2239 feature reset inference support last connect semantics fix firrtloptions circuitoptions longer serialized anno json file,,
1139,75d87922ff95003557196287a054ce2e882d7186,esley W. Terpstra <wesley@sifive.com>, 2019-12-10 18:40:04 -0800, , axis valid signal must irrevocable,,
1140,e47dcf1107b24b8a4f9e79a4e1fb77bf0c64c8de,esley W. Terpstra <wesley@sifive.com>, 2019-12-07 19:59:28 -0800, , axisbuffer cut critical path,,
1141,001604af4f2a775930eb37815ce8667d964117e9,esley W. Terpstra <wesley@sifive.com>, 2019-12-07 19:55:14 -0800, , axisxbar bundle mapping may identical field,,
1142,cd7e182947f5118b9183a687daaf3ea4066f4be4,esley W. Terpstra <wesley@sifive.com>, 2019-12-07 19:54:44 -0800, , bundlemap add helper method make working unknown field easier,,
1143,5d18b209b3501669b288328a14817b9dca181e34,esley W. Terpstra <wesley@sifive.com>, 2019-12-07 19:13:29 -0800, , util enhance chisel3 adding total operator,,
1144,ecca6d4ad9316917b6fa9623569d25f174403cb5,esley W. Terpstra <wesley@sifive.com>, 2020-01-02 14:13:17 -0800, , support abort rewind concurrently,,
1145,c9739c41f3bf25125526b532de156aca91874954,esley W. Terpstra <wesley@sifive.com>, 2019-12-27 17:35:58 -0800, , rename refill fsm,,
1146,5296d0100aef9aea3de6846b83414efce17137c7,esley W. Terpstra <wesley@sifive.com>, 2019-12-27 17:25:05 -0800, , fix flow functionality,,
1147,ff71b00304b4da00503bc4ed5b442019bf7d306e,esley W. Terpstra <wesley@sifive.com>, 2019-12-26 11:45:49 -0800, , implement unit test rewind abort debug,,
1148,bddfc6dac52a32360d7989ab1ccf5a6aea421f86,esley W. Terpstra <wesley@sifive.com>, 2019-12-18 23:31:11 -0800, , implement rewind fsm sram backed queue,,
1149,14b60788ab9343b2321f133e797ee53c352e6a67,esley W. Terpstra <wesley@sifive.com>, 2019-12-18 16:34:03 -0800, , implement basic abort rewind,,
1150,d6f9723f429f252e82c0e068430e8294de2f5615,esley W. Terpstra <wesley@sifive.com>, 2019-11-06 16:17:07 -0800, , bother commit free backpressure user probably information already,,
1151,df8ec9f237cb1d694fd3f0765105e87f2c147185,esley W. Terpstra <wesley@sifive.com>, 2019-11-05 11:20:53 -0800, , implement commit free,,
1152,72ee0615bb9d0db5cb0576713b35266c265eab4b,esley W. Terpstra <wesley@sifive.com>, 2019-11-04 17:01:09 -0800, , add new configuration knob,,
1153,cb74cb44a6f7a22e75f65ef4a43475864ad79c92,esley W. Terpstra <wesley@sifive.com>, 2019-11-01 16:21:18 -0700, , add helper method,,
1154,88b87b4afcb39fa307a352485282ecd79c0b72ad,esley W. Terpstra <wesley@sifive.com>, 2019-11-01 14:32:57 -0700, , consider enq.valid deq.ready already assert enq.valid enq.ready,,
1155,9b746bfe2dcda9bbf1f3358ff518c4548a9684a4,esley W. Terpstra <wesley@sifive.com>, 2019-11-01 14:10:21 -0700, , retime muxes improves mux control logic,,
1156,fd7179b8845692954359c46b192030fff8d65a34,esley W. Terpstra <wesley@sifive.com>, 2019-12-27 08:38:36 -0800, , ahbtotl support burst 256 byte large 2235 possible 128 bit wide ahb interface,,
1157,a6028082409a1359c34546e45df2adf552ac4089,ndrew Waterman <andrew@sifive.com>, 2019-12-22 18:41:54 -0800,2232, merge pull request 2232 chipsalliance speculative icache refill chicken bit add chicken bit disable speculative refill,,
1158,37a3161bb343f40c4a66e3e4f1f8c245e15590e5,ndrew Waterman <andrew@sifive.com>, 2019-12-19 19:00:53 -0800, , add chicken bit disable speculative refill mostly intended post silicon debug feature eliminate common source spurious event,,
1159,1cf70ea21810887828be70da8239366c97feb0cc,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2019-12-18 11:31:45 -0800,2224, merge pull request 2224 chipsalliance bump chisel 3.2.x firrtl 1.2.x bump chisel 3.2.x firrtl 1.2.x,,
1160,d2db8c56ccd9f9a24c770ac8b8e72249c6f00680,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-12-17 16:09:25 -0800,2229, merge pull request 2229 chipsalliance fixed clock resource buswrapper add tlbuswrapper,,
1161,e07ec96ae8a1ddec5adee35d449193a6e076f0db,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2019-12-17 16:02:06 -0800, , bump api chisel3 sifive,,
1162,6357383d8fa5508acd01edf1d8188f2b9ac105ba,yan Macdonald <rmac@sifive.com>, 2019-12-17 14:06:55 -0800, , default 100 mhz pbus,,
1163,7c4a73cec02ad319f15f7a06c1d8707d5c7b4d17,yan Macdonald <rmac@sifive.com>, 2019-12-17 12:41:29 -0800, , default dtsfrequency none,,
1164,0cf7992021d8909eb383ffcd45eba78340c7edd2,ack Koenig <koenig@sifive.com>, 2019-12-17 10:40:14 -0800, , fix makefile rule api configs chipsalliance 2225 api configs chipsalliance doe use maven sbt standard src main scala instead put main source src,,
1165,f1a3a98b5a9df706837e8456512b878bd78be11e,yan Macdonald <rmac@sifive.com>, 2019-12-16 20:02:54 -0800, , merge remote tracking branch origin master fixed clock resource buswrapper,,
1166,07f89580a2c40fb95dc085b0a7b79c7f27d19940,yan Macdonald <rmac@sifive.com>, 2019-12-16 19:46:00 -0800, , rename frequency dtsfrequency,,
1167,a517fa6941663b6f6d6bc4c435fa856b61918b90,yan Macdonald <rmac@sifive.com>, 2019-12-16 19:23:43 -0800, , add tlbuswrapper,,
1168,42ae146a02617d8d8be9d965554f0c566b7445ae,equencer <liujiuyang1994@gmail.com>, 2019-12-14 04:45:21 +0800, , update build.sbt 2219 use chipsalliance replace,,
1169,dc98cd4c0f52abc13a10a78fa8b1df67a437933e,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2019-12-12 15:38:34 -0800, , added sbt plugin mima,,
1170,d0d45bf27d19cd53f606744b8ad7a6fcf08aeeb9,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2019-12-12 15:35:04 -0800, , bump chisel firrtl submodules,,
1171,be6d7732fff4fcceb85987e8c355dacc52f1a732,dam Izraelevitz <adam.izraelevitz@sifive.com>, 2019-12-12 15:25:22 -0800, , bump chisel firrtl .2.x,,
1172,6d6b7ae6de578978dc185fb6187511421c7792ef,enry Cook <henry@sifive.com>, 2019-12-12 15:10:51 -0800,2220, merge pull request 2220 chipsalliance subsystem bus attachment refactor purely abstract,,
1173,626060a278a491dd17e83e0e5e377641b902a7d0,ndrew Waterman <andrew@sifive.com>, 2019-12-11 16:30:07 -0800,2221, merge pull request 2221 chipsalliance fix fence rs1 rs2 ignore rs1 rs2 fence.i,,
1174,b851d92dbf8f99d3581e412a504044480dd344fb,ndrew Waterman <andrew@sifive.com>, 2019-12-11 16:07:09 -0800, , fix perf event counting counting exception 2222 previously possible count exception retirement event latter ignored,,
1175,ea6f6544ae80b09bd32e426b0df81ecef8dff06d,ndrew Waterman <andrew@sifive.com>, 2019-12-10 17:24:28 -0800, , ignore rs1 rs2 fence.i failing ignore rs1 rs2 configs require flush fence.i configs coherence hub unaffected software workaround keep rs1 rs2 software really anyway,,
1176,24cc853f6eeace6e831fc6819db709e519a77271,enry Cook <henry@sifive.com>, 2019-12-09 19:40:38 -0800, , subsystem refactor purely abstract,,
1177,07254f5758521783e8945ec2b36e55bc1955e372,enry Cook <henry@sifive.com>, 2019-12-09 18:12:37 -0800, , diplomacy fix resource requirement string interpolation,,
1178,0604d1e6696abb61076358e338c0df29daab09b1,esley W. Terpstra <wesley@sifive.com>, 2019-12-05 23:56:44 -0800,2215, merge pull request 2215 chipsalliance axis axis add diplomatic axi stream support,,
1179,4971a690f9f777babb1ebc75ef9095339907c9b3,esley W. Terpstra <wesley@sifive.com>, 2019-12-05 15:00:32 -0800, , axisxbar axis interconnect component,,
1180,2f87d8d11708fe05005d03a4e975b9f25799f89a,esley W. Terpstra <wesley@sifive.com>, 2019-12-05 14:59:44 -0800, , axis add diplomatic axi stream binding,,
1181,5556e7113110720f8b16ba6d51493ef28832b813,esley W. Terpstra <wesley@sifive.com>, 2019-12-05 15:00:14 -0800, , bundlemap new abstraction user field extensible bundle,,
1182,d2cde218d04f89e88520b9a7fbcd9a9563345bfd,esley W. Terpstra <wesley@sifive.com>, 2019-12-05 14:48:44 -0800, , diplomacy add set cover intersection transfersizes,,
1183,74a0bbc4532884c17dfcee149afee987b96d479c,esley W. Terpstra <wesley@sifive.com>, 2019-12-04 15:54:39 -0800,2214, merge pull request 2214 chipsalliance junction node junction node,,
1184,08532d707c860cabf7d9a67c9e2f2c9345cea4fd,esley W. Terpstra <wesley@sifive.com>, 2019-12-04 12:24:37 -0800, , jbar add quick unit test,,
1185,07f72540eaf64551658f5181e08156e94e6fe872,esley W. Terpstra <wesley@sifive.com>, 2019-12-04 11:56:15 -0800, , tljbar junction node cross connects input,,
1186,4b2b0ea8e810ae1fd1080d0cf18f290a9a255d1f,esley W. Terpstra <wesley@sifive.com>, 2019-12-04 11:55:54 -0800, , tlxbar make underlying circuit reusable,,
1187,3eb30d4d6206a86e80a3d4f6fcd9786ff28805f2,esley W. Terpstra <wesley@sifive.com>, 2019-12-04 11:42:08 -0800, , xbar make circuit interconnecting port reusable,,
1188,832dbb21553a23fa4d520878070bb66e94f88859,esley W. Terpstra <wesley@sifive.com>, 2019-12-03 16:47:34 -0800, , tilelink remove obsolete tlsplitternode,,
1189,0856abbc29c4f09fd0c4fb2e68578ad5750f0f77,esley W. Terpstra <wesley@sifive.com>, 2019-12-03 16:47:14 -0800, , addressadjuster use new junctionnode,,
1190,38c447d4b1228a430ab1be145a6105c60fc9871b,esley W. Terpstra <wesley@sifive.com>, 2019-12-03 16:45:38 -0800, , diplomacy add junctionnode support recombining edge example junctionnode take input output junction operates group input output,,
1191,7160c4af14165dadc7c77b4c2cbd68dd035f2ce7,radley Morrell <brrmorre@gmail.com>, 2019-12-04 09:41:40 -0800, , added better support driver receiver,,
1192,a11ee2bac9f6ff6151a63694c8983e4fc8ba1fb2,radley Morrell <brrmorre@gmail.com>, 2019-12-03 17:48:37 -0800,2192, merge pull request 2192 chipsalliance ,,
1193,f21144c267da11cdd5d50d49aa7ea5f4631b4800,rederick HONG <haurunis@outlook.com>, 2019-12-04 09:43:35 +0800, , update readme.md 2209 correct config filename clearer way,,
1194,e9a95b79c94e6842795609ef90da529252cc8168,radley Morrell <brrmorre@gmail.com>, 2019-12-03 14:03:08 -0800, , bug fix,,
1195,cfc4bdabf244f1c6a42bf612f93f0106c63c984d,radley Morrell <brrmorre@gmail.com>, 2019-12-03 11:43:00 -0800, , deleted comment,,
1196,0c095b5a1fa9ec6322cb380b021abd999ece8c02,radley Morrell <brrmorre@gmail.com>, 2019-12-02 13:08:24 -0800, , added workaround monitor,,
1197,e8cbdb54c7fc201617b5e5da6b2102c0fec446a5,radley Morrell <brrmorre@gmail.com>, 2019-12-02 12:04:35 -0800, , updated formalutils,,
1198,14b6ea5349881cca63b429a1b0653c68039e1626,radley Morrell <brrmorre@gmail.com>, 2019-10-16 15:27:47 -0700, , remove print statement,,
1199,282411d663c49f6df24671e48a8fb23e57b475e5,radley Morrell <brrmorre@gmail.com>, 2019-10-16 15:24:23 -0700, , added assumption,,
1200,3933fcc6c4140810c39c64d34cf2655ecba69f33,radley Morrell <brrmorre@gmail.com>, 2019-10-16 14:44:09 -0700, , update,,
1201,26afe2cdc186c6681c0f5076d162f79ea7e84c9b,radley Morrell <brrmorre@gmail.com>, 2019-10-15 11:43:59 -0700, , added support formal tlmonitor,,
1202,9ad93324fa97be9769c6c4cee0e383e0ecf84be0,egan Wachs <megan@sifive.com>, 2019-12-02 09:26:56 -0800,2213, merge pull request 2213 chipsalliance debug apb aliasing debug apb prevent aliasing undefined address,,
1203,ea860760d64cb6ef587a510a0556820efecf567e,egan Wachs <megan@sifive.com>, 2019-11-30 05:14:43 -0800, , debug apb prevent aliasing undefined address debug fill hole apb interface tlerror device,,
1204,c71c595261b275b80c0c913ec617fe488d4b01ff,ohit Wani <38992045+mhtwn@users.noreply.github.com>, 2019-11-28 11:13:31 -0800,2210, merge pull request 2210 chipsalliance rve addition rv32e rv64e rocket core object json,,
1205,a25932cde8e22ea60f36af25c31f10af2072d4e2,ohit Wani <mohitwani@sifive.com>, 2019-11-27 15:46:21 -0800, , version changed rv64e,,
1206,0a8412a46af4d8944fcde84607ac5ae204f782b5,ohit Wani <mohitwani@sifive.com>, 2019-11-27 14:43:04 -0800, , missing commit line,,
1207,f9e1d7a1e75441f80f7c86d5d4a5d19b9d491a18,ohit Wani <mohitwani@sifive.com>, 2019-11-27 14:40:00 -0800, , adding rv64e option obj json,,
1208,ed8487911a513c0f56f01d61a9f246e3cb5d85da,ohit Wani <mohitwani@sifive.com>, 2019-11-27 12:02:33 -0800, , addition rv32e rocket core,,
1209,e0370548f05fa8822c4be63c6594260a3c3f6fc5,ack Koenig <koenig@sifive.com>, 2019-11-27 11:45:31 -0800,2207, merge pull request 2207 chipsalliance bump scala bump scala 2.12.10 sbt 1.3.4,,
1210,e9b210a19f7fa7fb1c8ec5245be17171c444bbef,hreesha Srinath <shreesha.srinath@sifive.com>, 2019-11-27 10:26:02 -0800,2208, merge pull request 2208 chipsalliance shreesha tileink axi4 userbits axi4 tilelink add support propagate axi4 user bit,,
1211,a545417a10e3a49d697fb02ff6f84812a99b1219,ack Koenig <koenig@sifive.com>, 2019-11-25 18:07:21 -0800, , bump scala 2.12.10 sbt 1.3.4,,
1212,5b5993e7747d465afcff6a7164829e65ad39d26a,hreesha Srinath <shreesha.srinath@sifive.com>, 2019-11-26 14:50:36 -0800, , axi4 tilelink add support propagate axi4 user bit commits add support propagate user bit axi4 channel present axi4 adapter implementation used axi4 user bit encode routing control bit commit pad user bit opaque bit msb position axi user field shown opaquebits userbits userbits userbits  opaque user  change axi4 add opaquebits parameter axi4 bundles.scala userbits opaquebits combine user bit field axi4 support propagate opaquebits present axi4 test.scala added new test injects userbits tilelink toaxi4.scala plumb user bit axi4 channel,,
1213,2b0488405298c34418239142d9a3e39e9e4b4f46,ndrew Waterman <andrew@sifive.com>, 2019-11-26 00:29:05 -0800,2196, merge pull request 2196 chipsalliance vector 0.8 incorporate extension 0.8 change,,
1214,bc257f1b7465b3765f23b383b333067a3f2d830d,ndrew Waterman <andrew@sifive.com>, 2019-11-25 18:38:18 -0800, , add vl1r vs1r vmv instruction,,
1215,898e9cfe8e208408660cc21a12b95e7efcdbf20f,ndrew Waterman <andrew@sifive.com>, 2019-11-19 18:21:34 -0800, , implement latest vsetvl proposal,,
1216,f48b5d3997eb3d2621aea9a2d4ec9bad035fdd5f,ndrew Waterman <andrew@sifive.com>, 2019-11-17 17:16:32 -0800, , incorporate extension 0.8 change added vlenb csr updated encoding vadc friend removed scaling multiply accumulates,,
1217,2a8432d9f3ed371a874c1d472840491c04c4a613,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-22 06:50:02 -0700,2203, merge pull request 2203 chipsalliance debug chisel3 convert jtag chisel3,,
1218,578caed0573cb5ceaf54e26dbe60984940b88c53,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-21 12:33:20 -0800, , fix sba simjtag,,
1219,3b9bbbef2d023160e8ba8046beb9e5a80159e6cd,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-21 12:07:27 -0800, , merge remote tracking branch origin master debug chisel3,,
1220,bb1d4bc1cdc07f75492d83117dec72be282cc3f4,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-21 10:32:59 -0800, , typo,,
1221,8830402f2ed23e8200613db99cfe18d8ecb4dd3a,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-21 10:24:07 -0800, , return ctrlstatereg original function fix jtagio assignment simjtag,,
1222,407dfb3c2100b4aa2d908510b32fbd3f804a83f6,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-21 06:52:17 -0800, , convert jtag chisel3,,
1223,b5ed10e8ba61ad2892788b85e207f4a4d98db938,enry Cook <henry@sifive.com>, 2019-11-20 15:40:34 -0800,2200, diplomacy valname.name 2201 turn prefixed name string valname valname.name wanted even used sinknode already close 2200,,
1224,03e8f1e3cad8556fe71f89c558171c139c718159,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-11-20 11:16:35 -0800,2199, merge pull request 2199 chipsalliance bus attachment trait func basesubsystem move attachment function trait,,
1225,92a44bd35f9563ddcf1efc397d41577d9eb62df5,yan Macdonald <rmac@sifive.com>, 2019-11-19 15:28:58 -0800, , basesubsystem move attachment function trait,,
1226,71008b97946af05d69b4971d50378e856148c822,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-19 08:36:29 -0700,2194, merge pull request 2194 chipsalliance single core hartid optimization,,
1227,113eab435a74c05d76696579a5b78d7f0bbc98e6,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-15 08:12:51 -0800, , ignore hartid single core system,,
1228,bb6247aeb82cd1f0730a3249cf1a283b0b94c342,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-13 20:08:49 -0700,2191, merge pull request 2191 chipsalliance trace stall,,
1229,a60d470c88512368697bd26533807dd99673176b,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-11 16:03:05 -0800, , connect optional trace stall,,
1230,54237b5602a273378e3b35307bb47eb1e58cb9fb,enry Cook <henry@sifive.com>, 2019-11-08 11:39:04 -0800,2178, merge pull request 2178 chipsalliance diplomatic creation modernize port creation,,
1231,47f90890377fb72a49f61141aaa6485a4fab142f,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-11-07 17:41:46 -0800,2162, merge pull request 2162 chipsalliance fix sbaccess error case sba fix invalid sbaccess value error case remove spurious assert,,
1232,f7636675fcf1845b7117376d1593547f969940b1,enry Cook <henry@sifive.com>, 2019-11-07 11:15:26 -0800, , port since axi4 bit differ per port dont use single val,,
1233,541eaf75dd33347f17bb11e468d4b571ea75b5ce,enry Cook <henry@sifive.com>, 2019-11-05 11:01:38 -0800, , system simaximem helper return created instance,,
1234,051ab0fc5a4e10e5f824d7bc47d0af5fdb67e362,enry Cook <henry@sifive.com>, 2019-11-01 20:51:13 -0700, , port use coupleto couplefrom,,
1235,68c9b582d8cf5232f1edd105b5cf6a2f29564d71,enry Cook <henry@sifive.com>, 2019-11-01 19:50:39 -0700, , create subsystem port makeios,,
1236,5c78478e0568b9971352635f426858a648e352c9,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-11-06 10:17:29 -0800,2181, merge pull request 2181 chipsalliance tieoffdebug psd option debug option psdio tieoffdebug,,
1237,b64853a697c482842a46ad7879df42eae280737d,ndrew Waterman <andrew@sifive.com>, 2019-11-05 18:39:27 -0800,2182, merge pull request 2182 chipsalliance dcache flexibility add buildhellacache field control hellacache instantiated,,
1238,d345788be93832e0523e6a147029032c17f2d24b,ndrew Waterman <andrew@sifive.com>, 2019-11-05 13:52:13 -0800, , add buildhellacache field control hellacache instantiated,,
1239,3261dc210c56e14bfc1a6a283fa11f260340886c,ndrew Waterman <andrew@sifive.com>, 2019-11-05 13:49:17 -0800, , allow indicate whether support per line cflush variant,,
1240,e9a359ee832b9f001f06991e92e37bfd970c98b8,yan Macdonald <rmac@sifive.com>, 2019-11-05 12:11:36 -0800, , debug option psio tieoffdebug,,
1241,1c9654c592a2ee8b7c5377de6061b1c516ebc3a6,enry Cook <henry@sifive.com>, 2019-11-04 22:31:42 -0800,2176, merge pull request 2176 chipsalliance diplomatic creation diplomatic creation node,,
1242,dfbbcd871810d41b6b0843dd698710edc1abba63,ndrew Waterman <andrew@sifive.com>, 2019-11-04 20:22:52 -0800, , additional extension scaffolding 2164 add opcode add vector saturation fixed point rounding mode csrs bump hardfloat implement mstatus.vs proposal http github.com riscv riscv spec pull 135,,
1243,23499aa741fa1f978c3c59df357a74c4eb016bfd,ndrew Waterman <andrew@sifive.com>, 2019-11-04 18:12:50 -0800,2180, merge pull request 2180 chipsalliance icache vipt restriction lift vipt restriction,,
1244,2baf288bf8556a52c2ca151013926034ae8d154e,ndrew Waterman <andrew@sifive.com>, 2019-11-04 12:39:02 -0800, , lift vipt restriction way size greater kib supported even using paging multiple synonym may reside simultaneously provided virtual address congruent modulo way size tested http github.com riscv riscv test commit,,
1245,1cf4e7f201dfd5017f42325bce45bab0967fa622,enry Cook <henry@sifive.com>, 2019-11-04 13:11:58 -0800, , fuzzer update parameter description 2177 specifying noperations mean fuzzer run forever mean entity must responsible terminating simulation,,
1246,f2cb2bba25406de7f48229741883b2bc9181dd92,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-04 12:00:14 -0700,2179, merge pull request 2179 chipsalliance debug dts addition show debug attachment device tree,,
1247,1e05092edd2731a894fe6e84eb75b550913f91e1,ichard Xia <rxia@sifive.com>, 2019-11-04 08:33:40 -0800,2175, merge pull request 2175 chipsalliance disallow null value logical tree node disallow null value logicaltree,,
1248,8459b1b381271b9fe1c8440dbd9b0d353c62310b,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-04 07:31:17 -0800, , show debug attach type device tree,,
1249,368968bf733bd6bca50eeb0b2925fa656865e63b,enry Cook <henry@sifive.com>, 2019-11-01 19:48:21 -0700, , diplomacy add makeios method source sink node,,
1250,57a6bc27ec848b947bd63fc0dac33ef62fba6019,enry Cook <henry@sifive.com>, 2019-11-01 17:26:19 -0700, , tilelink monitor enablement helper,,
1251,f9a9396bdba21a410e50fabed301540674a16aba,enry Cook <henry@sifive.com>, 2019-11-01 17:25:17 -0700, , tilelink pretty printer tlsourceidmap,,
1252,90d4ccd720f7bad0a62c99b55f057b2e50ace218,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-01 16:39:29 -0600,2174, merge pull request 2174 chipsalliance debug improvement debug upstream improvement,,
1253,4af37eff3ff2a4cf5dd77fbfb78f02d257918ba9,ichard Xia <rxia@sifive.com>, 2019-11-01 10:37:33 -0700, , disallow null value logicaltree,,
1254,4d7d76473c05bcc39648f9b36f72b5fd13b540d3,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-11-01 11:04:57 -0600,2167, merge pull request 2167 chipsalliance reset_tdoe change tdo tdo.driven async reset,,
1255,797ae9c85d3fbfb2db751945f5cb5d227ff0a243,rnie Edgar <ernie.edgar@sifive.com>, 2019-11-01 08:32:46 -0700, , upstream improvement,,
1256,579e60a08e96373d93ff09d6070377a015f2efba,ndrew Waterman <andrew@sifive.com>, 2019-11-01 00:32:26 -0700,2170, support core debug unit 2173 limited range scala int cause 2170,,
1257,373f78d7d5a288633920c63112086d70622c1188,ichard Xia <rxia@sifive.com>, 2019-10-31 12:53:23 -0700,2172, merge pull request 2172 chipsalliance place ombeu omrocket place ombuserror inside omrocketcore,,
1258,f44edad156490514204eb747ea49f00b00c69a66,ichard Xia <rxia@sifive.com>, 2019-10-28 12:58:31 -0700, , place ombuserror inside omrocketcore,,
1259,f64b2a4f9535f82656f5929c5282d7cabcce41cc,rnie Edgar <ernie.edgar@sifive.com>, 2019-10-30 07:09:27 -0700, , change tdo tdoe async reset,,
1260,777effa9b993ee01907f8095dc39ba07ddf2ea89,yan Macdonald <rmac@sifive.com>, 2019-10-25 11:21:39 -0700, , sba add cover invalid sbaccess value,,
1261,cf01d97cdadcbecb3e011a15718ea534f545c60f,yan Macdonald <rmac@sifive.com>, 2019-10-24 11:28:07 -0700, , sba fix invalid sbaccess value error case remove spurious assert,,
1262,4f0cdea85c8a2b849fd582ccc8497892001d06b0,ack Koenig <koenig@sifive.com>, 2019-10-23 22:07:48 -0700,2074, merge pull request 2074 chipsalliance bump chisel firrtl bump chisel3 firrtl async reset support,,
1263,f31e21b5b6eb04f27320ff9c8fab3f1661f5b1f1,ack Koenig <koenig@sifive.com>, 2019-08-13 03:02:43 -0700, , bump chisel3 3.2.0 firrtl 1.2.0 notably includes support native async reset use native async reset instead blackbox update changed import,,
1264,1e7dec81a35c2b308c597df20d22142756395367,ack Koenig <koenig@sifive.com>, 2019-10-23 17:34:03 -0700,2133, merge pull request 2133 chipsalliance speed travis speed travis,,
1265,f072bef7aeb388987acafdbb9be97efcdf77db5e,egan Wachs <megan@sifive.com>, 2019-10-22 21:14:09 -0700,2132, merge pull request 2132 chipsalliance ahb full ahb update omports.scala,,
1266,4c6977a766f96de28e023c6c6837b35259b4aa87,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-10-18 14:16:14 -0600, , debug make debug module optional 2155,,
1267,7f87a7620e537e1ca2bcc5cba08876e89b714de8,enry Cook <henry@sifive.com>, 2019-10-18 11:41:56 -0700,2152, merge pull request 2152 chipsalliance amba control reg map amba,,
1268,1ff0e276edda37c378c622e9812276afb39f6ad5,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2019-10-17 19:09:23 -0400, , respond nton nothing state 2153 signed schuyler eldridge ibm.com,,
1269,9ac50e69119c07415292af8cc7b77ae65fb04c48,enry Cook <henry@sifive.com>, 2019-10-16 19:55:18 -0700, , amba add,,
1270,733e98034a6bb264981e3d3bfcd177dbee139879,enry Cook <henry@sifive.com>, 2019-10-16 19:54:30 -0700, , amba add,,
1271,bf0e85422db1ea1f1ef4160963c6d9858e254eb1,enry Cook <henry@sifive.com>, 2019-10-16 11:06:58 -0700, , interrupt correct range 2150 previously num port source would trip requirement overlapping range line 43. make range unique simple source within simple port think correct fix issue reported 1738,,
1272,9be1621ce3dfd2ffa971d106649657db38288d5a,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2019-10-15 13:28:24 -0700,2125, merge pull request 2125 chipsalliance event require hit within mask width,,
1273,9efb17c9f63491ac706d4c8f81f295fd8e57faed,huyunJia <shuyunjia@outlook.com>, 2019-10-16 02:44:36 +0800, , change blockbytes broadcast hub sbus blockbytes 2147 signed shuyun shuyunjia outlook.com,,
1274,9547070c2fdfaf3ae14f948d128b0ef7d532d0bc,enry Cook <henry@sifive.com>, 2019-10-15 11:44:20 -0700,2148, merge pull request 2148 seldridge filter regression filter based coreparams,,
1275,158813031f18973bfe7754bdd6e731990f7ef0ab,ndrew Waterman <andrew@sifive.com>, 2019-10-14 17:37:53 -0700,2127, merge pull request 2127 chipsalliance rational crossing reset allow remain reset longer sink,,
1276,d3f41f96f06998e2dc72c86f58e878f3da60942d,ndrew Waterman <andrew@sifive.com>, 2019-10-14 17:37:32 -0700,2122, merge pull request 2122 chipsalliance reset fix eventually support async reset,,
1277,3b004fedd45b17d6dafbba254d5f26fb7d01c5a7,enry Cook <henry@sifive.com>, 2019-10-14 15:22:08 -0700,2143, merge pull request 2143 chipsalliance adjustable region addressadjuster improvement,,
1278,0409bf725fe4c779846cf17a826584e1f69a56c6,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2019-10-14 17:06:01 -0400, , filter based coreparams change regression suite generation emit regression test rocket support fix bug running travis regression non standard configuration lacking feature default configuration would fail makefile target signed schuyler eldridge ibm.com,,
1279,51a671b52b5dc8f9cf2823f80b1d6bc26bf5fadf,enry Cook <henry@sifive.com>, 2019-10-14 12:52:46 -0700, , allow region set helper apply,,
1280,5092ac30a25a972bf0da948b697b05fd8a146f13,enry Cook <henry@sifive.com>, 2019-10-14 11:23:40 -0700, , region option exclude device outside,,
1281,2c1dbd93870fe9eb4ec8655482700304509e52a1,enry Cook <henry@sifive.com>, 2019-10-14 11:23:00 -0700, , addressadjuster option passthru,,
1282,c26f5753899851e2539731c376350e943b11c608,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-10-14 09:47:02 -0600, , debug expose part_number version idcode 2141,,
1283,afb32a75ec063665e98d20a838deb3c83e03ace1,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-10-14 07:46:28 -0600, , debug regfield reset fix 2146,,
1284,b1ee804d1aaa878c7d6455c2348958ca87900b5e,ndrew Waterman <andrew@sifive.com>, 2019-10-13 14:37:41 -0700, , cache bit invalid tlb entry,,
1285,8f2a3d1f8a8df2cfade38a5c008543dfce9615ec,enry Cook <henry@sifive.com>, 2019-10-11 17:36:03 -0700, , addressadjuster noticed logic duplication wrt,,
1286,3ee44dc63f218970ed42c68381664a922ef7f5a8,enry Cook <henry@sifive.com>, 2019-10-11 16:15:13 -0700, , addressadjust check original location relocated device,,
1287,2be29b039d26eed3c720d7cf36e11a1554c3ad06,radley Morrell <brrmorre@gmail.com>, 2019-10-11 15:07:22 -0700, , fixed assertion include d_first a_first,,
1288,f40f9fdd69b0c99ef8f22011ae3b5c427c09e92c,enry Cook <henry@sifive.com>, 2019-10-11 12:43:43 -0700, , addressadjuster address reviewer feedback,,
1289,9160bee7560e4d65b2736758d1c15e04388d43bf,enry Cook <henry@sifive.com>, 2019-10-11 12:43:19 -0700, , fix move code,,
1290,59349b711e4ac26189859eb48d97efec7f38405c,radley Morrell <brrmorre@gmail.com>, 2019-10-10 16:48:55 -0700,2142, merge pull request 2142 chipsalliance add additional information graphml,,
1291,35ed8767da7fce87350ffbbccd7d768d960e5552,enry Cook <henry@sifive.com>, 2019-10-10 15:57:34 -0700, , tilelink rewrite address adjuster handle flexible cardinality via custom node,,
1292,d13d9dc4d323b7a1b94e0e2697f14e7b6aef8070,enry Cook <henry@sifive.com>, 2019-10-10 15:56:18 -0700, , bankbinder fix require text,,
1293,9b15b637aac9e4a950733b404cdbbc6b01219f07,radley Morrell <brrmorre@gmail.com>, 2019-10-10 13:30:07 -0700, , fixed formatting,,
1294,a751aa7b22d5093806669350c98a9afb6c881b2b,radley Morrell <brrmorre@gmail.com>, 2019-10-10 11:57:14 -0700, , added constraint first beat response,,
1295,3c128ba935dba534b7d95729425f907dc675b984,ndrew Waterman <andrew@sifive.com>, 2019-10-10 02:30:49 -0700,1789, merge pull request 1789 chipsalliance fix sysconfigs fix configs system configs.scala,,
1296,7d44ec59bcf794ce57f6cc43ff2c4f28d7c9c953,enry Cook <henry@sifive.com>, 2019-08-27 17:48:41 -0700, , subsystem reverse cardinality mbus.xbar,,
1297,598bf3717b2de132b3579352a3dc07030c7db7f7,enry Cook <henry@sifive.com>, 2019-01-21 15:09:54 -0800, , add missing new,,
1298,b0bdec3876e4e586c931e2efd83c2120e5fa20d4,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2019-01-21 18:06:24 -0500, , add additional system.configs miscellaneous 1790 add untested configuration miscellaneous regression suite along previous example rocc config built travis prevents regression compilation level make guarantee functionality signed schuyler eldridge ibm.com,,
1299,1ca972109c0d4ea4a56293e2de7645b59c3c50b1,enry Cook <henry@sifive.com>, 2019-01-18 15:43:11 -0800, , configs cleanup spacing ordering,,
1300,0dc80d88ddc90d05a954d16e766b84fee0158fb8,enry Cook <henry@sifive.com>, 2019-01-18 15:39:37 -0800, , remove defunct reference readme,,
1301,eb74c0843503555307c1dd8d491df910c2f28b1f,enry Cook <henry@sifive.com>, 2019-01-18 15:32:40 -0800, , system baseconfig defaultconfig,,
1302,e04449da00d41732fb331a0237cb1c09b09663d8,enry Cook <henry@sifive.com>, 2019-01-18 15:27:03 -0800, , port use operator express multiple cardinality edge,,
1303,8408babb6ae14e07913bb8be3681431340fc5dea,ritik bhimani <bhimanikritik@gmail.com>, 2019-01-17 12:04:15 +0530, , fix configs system configs.scala,,
1304,b219685538c3e9fd31a59a6141b5af6d8692d980,radley Morrell <brrmorre@gmail.com>, 2019-10-09 17:54:44 -0700, , cleaned interface,,
1305,8bd6bf6ccff19b7b8324f1967add6357b57fc9fc,radley Morrell <brrmorre@gmail.com>, 2019-10-09 17:09:00 -0700,2144, merge pull request 2144 chipsalliance added diplomacy comment emits parameter,,
1306,5e520594ab57af8ab891980e0385fb22a7580fc7,radley Morrell <brrmorre@gmail.com>, 2019-10-09 14:08:18 -0700, , added diplomacy comment emits parameter,,
1307,381b8d38b68b5fa2cc00530eac957f391848e91e,radley Morrell <brrmorre@gmail.com>, 2019-10-09 13:00:58 -0700, , add d_release_ack exception,,
1308,f588f9374a87fb9f8b3f7ccc33dafb80df3ed9b5,radley Morrell <brrmorre@gmail.com>, 2019-10-08 17:50:21 -0700, , added code print additional info graphml,,
1309,86dbd6d3512f7b1497335e380e9e93b698b7a7f4,enry Cook <henry@sifive.com>, 2019-10-08 17:41:52 -0700, , tilelink addressadjuster parameter,,
1310,8545d88b39a0bb4cf40c46292661ff32c18d66a8,enry Cook <henry@sifive.com>, 2019-10-08 17:41:05 -0700, , diplomacy make misalignment require print hex,,
1311,2505ba30b4175db8252104f9562415f5504484f3,radley Morrell <brrmorre@gmail.com>, 2019-10-08 13:25:14 -0700, , bug fix,,
1312,535672a090884bf524564b978bdf4f41e0775818,ndrew Waterman <andrew@sifive.com>, 2019-09-27 04:07:05 -0700, , allow remain reset longer sink ... preventing enqueues might spuriously happen reset,,
1313,58939a2597eaf3bec6b46694de2c71cdd6cba569,radley Morrell <brrmorre@gmail.com>, 2019-10-07 14:47:05 -0700, , fixed corner case d_valid high d_ready low a_valid high a_ready low cycle,,
1314,80fe7431735875919589249ff1efcaa50c225393,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2019-10-05 21:02:44 -0700, , add missing define sciepipelined 2139,,
1315,5dfc1b7836bff0532bf5e61c87d080a366f40484,radley Morrell <brrmorre@gmail.com>, 2019-10-04 17:27:37 -0700, , update monitor track opcodes size,,
1316,c413c7b042cd95325fbe55593aef75bcd760b056,enry Cook <henry@sifive.com>, 2019-10-03 13:10:43 -0700,2136, merge pull request 2136 chipsalliance add ecc cover point,,
1317,4ff8b232b474a0c373c74c74debc1f468275bc9c,enry Cook <henry@sifive.com>, 2019-10-03 11:16:57 -0700,2134, merge pull request 2134 chipsalliance subsystem bus attachment tilelink add,,
1318,ac53d6f82e540d72d921dacd2fe714f2d6013111,rivatsa Yogendra <srivatsa@gamma02.internal.sifive.com>, 2019-10-02 17:21:01 -0700, , add description,,
1319,b730c874614aeb749a9984cc255b5512feefbcba,rivatsa Yogendra <srivatsa@gamma02.internal.sifive.com>, 2019-10-02 16:55:43 -0700, , add ecc cover point,,
1320,bb320b2f3e469518cea873da0d51ed3efd048bef,enry Cook <henry@sifive.com>, 2019-10-02 16:46:20 -0700, , filter address reviewer feedback,,
1321,02881e982bf57f03c9e077cc8e82e8d76dec2598,enry Cook <henry@sifive.com>, 2019-10-02 09:42:06 -0700, , filter fix typo comment,,
1322,869b518a6f39eed0cf144055b1cd6b4cd753ca98,enry Cook <henry@sifive.com>, 2019-10-01 19:19:52 -0700, , tilelink add,,
1323,14b79d0a683b29293b9e4181345b48a247e67df8,ack Koenig <koenig@sifive.com>, 2019-10-01 18:58:04 -0700, , speed travis move wake compilation check test stage,,
1324,b29d1a1d588e6eb99de75892ea454cdf23a207d2,egan Wachs <megan@sifive.com>, 2019-10-01 15:52:13 -0700, , update omports.scala delete conflicting ahb trait,,
1325,f5541b384a577d568f44b7fb8c4e6d3b95f00014,egan Wachs <megan@sifive.com>, 2019-10-01 15:39:02 -0700, , update omports.scala analagous axi4 axi4_lite pair ahb ahb_lite,,
1326,e6a6c67f30d668e702ddbef93789e9b4f709b237,esley W. Terpstra <wesley@sifive.com>, 2019-10-01 15:37:37 -0700,2095, tilelink fix typo arithmetic code pretty printing 2131 fix 2095,,
1327,f6422ebd69d91a860c0c5053e7410dbe63311a70,enry Cook <henry@sifive.com>, 2019-10-01 14:03:46 -0700,2130, merge pull request 2130 chipsalliance subsystem bus attachment continue improve flexibility subsystem bus attachment,,
1328,6f5cd99c3036f04370dbbc154ce8ffb4ea4b9365,enry Cook <henry@sifive.com>, 2019-09-30 12:47:17 -0700, , subsystem refactor,,
1329,b3b056478bbd647852b70065a5f96ff864c32e4e,enry Cook <henry@sifive.com>, 2019-09-30 12:19:38 -0700, , clint add attach key,,
1330,0d605df46837ddcf877f1c59ce938a36acedc679,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-09-30 12:18:24 -0700,2129, merge pull request 2129 chipsalliance add axi4 monitor add ahb monitor remove snoop bundle,,
1331,64cde62163cc27becd68988c228a125cc2e36487,lbert Chen <albert.chen@sifive.com>, 2019-09-30 09:48:48 -0700, , remove tlbundlesnoop decoupledsnoop,,
1332,4f3ea85ae402d31187f5b988b93d73b8400049d0,lbert Chen <albert.chen@sifive.com>, 2019-09-30 09:48:06 -0700, , ahbmonitor rename ahbslavemonitor add,,
1333,5e215b17a57e56cf8bdef62be63b983064121005,enry Cook <henry@sifive.com>, 2019-09-27 18:01:12 -0700,2124, merge pull request 2124 chipsalliance add axi4 monitor add axi4 monitor axi4imp,,
1334,63f6cd1180fda066b0f22bad8034bcac8d58cdc2,ndrew Waterman <andrew@sifive.com>, 2019-09-27 04:04:19 -0700, , make sure edge actually occurs async reset,,
1335,73da40f7d0413d2d6ff2bdf1438446fd7828af04,lbert Chen <albert.chen@sifive.com>, 2019-09-25 12:09:46 -0700, , ahbmonitor rename ahbbundle ahbslavebundle,,
1336,3f479b59c7bc7c01520e00b1e93fd4d3ae547ac5,bert Chen <albert.chen@sifive.com>, 2019-09-25 11:37:20 -0700, , ahbimpslave remove override monitor def,,
1337,99b01ed14c3f190a090ef3486869a62fae2b98ac,bert Chen <albert.chen@sifive.com>, 2019-09-25 11:24:46 -0700, , merge branch master github.com chipsalliance rocket chip add axi4 monitor,,
1338,d47888f32d4514051bef47660369fa37a3e0b61d,bert Chen <albert.chen@sifive.com>, 2019-09-25 10:59:03 -0700, , tlbundle revert decoupledio change,,
1339,314129338e55325fe3001b3fbf866acb556b638a,bert Chen <albert.chen@sifive.com>, 2019-09-25 10:47:35 -0700, , tlmonitor remove deprecated chisel usage,,
1340,9c4a9624221219f302fae66d608b90ecee437794,bert Chen <albert.chen@sifive.com>, 2019-09-25 10:32:29 -0700, , tlmonitor get rid tlbundlesnoop use chisel3,,
1341,42d9f66f9e97a0649896b81cb833f68426fa52af,bert Chen <albert.chen@sifive.com>, 2019-09-25 10:11:56 -0700, , add ahb apb monitor,,
1342,f2160c4bdcfccfde170aa037cf34b2f206bdc228,enry Cook <henry@sifive.com>, 2019-09-24 19:24:49 -0700, , plic add attach key,,
1343,40d58317bb29f680a1029cf339f4fe55d99c8080,enry Cook <henry@sifive.com>, 2019-09-24 19:24:09 -0700, , subsystem refactor def attach via,,
1344,d66ad8586a33296e9bd021e647980b64faca70f9,ndrew Waterman <andrew@sifive.com>, 2019-09-24 18:55:50 -0700, , vcs perform reset first delta cycle 20th ease eventual handling async reset,,
1345,02c1af277edc1b973c30f9e7ea1de6a7d8948c93,ndrew Waterman <andrew@sifive.com>, 2019-09-24 18:52:27 -0700, , improve emulator.cc eventually tolerate async reset comment source code explains detail initial block asyncresetreg either racy handled correctly verilator reset signal top level pin working around making sure asyncresetregs see rising edge reset signal triggering always block instead relying initial block,,
1346,4509279f584d92fe65b6cf5eb79ca56ec9cd6bff,ohn Ingalls <john.ingalls@sifive.com>, 2019-09-24 10:18:32 -0700, , event require hit within mask width,,
1347,66bc7358c5a12b4b1235caed4dd455889ee5d780,ndrew Waterman <andrew@sifive.com>, 2019-09-23 17:05:06 -0700, , start waveform dumping first clock edge help debug reset,,
1348,1093402afb6bf22d8070bd74bf3255e5fc7e3ed1,bert Chen <albert.chen@sifive.com>, 2019-09-23 14:30:54 -0700, , add axi4 monitor axi4imp,,
1349,9531e7ae820994a713323c2d22b8b819ea0c1bd0,ndrew Waterman <andrew@sifive.com>, 2019-09-20 14:44:21 -0700, , remove code duplication emulator reset loop,,
1350,d42b521df4596bd6425b675794a06da08991eea0,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-09-20 09:22:05 -0700,2120, merge pull request 2120 albertchen sifive fix check submodules script update regex,,
1351,0385590aa4ae665b92c126c37b6379967d657133,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2019-09-19 17:12:18 -0700,2118, merge pull request 2118 johningalls sifive print trace wrdst wren,,
1352,74cb8d075e4a2f8a6ca1ee3a23762dafaededed9,bert Chen <albert.chen@sifive.com>, 2019-09-19 16:35:13 -0700, , add pas fail print,,
1353,45c44e0c00b6d79bf8e26cad90c025e58ce649ea,bert Chen <albert.chen@sifive.com>, 2019-09-19 16:15:26 -0700, , update regex work submodule status format,,
1354,448417ac7142bb24023778a8d597c5aa52df538d,ohn Ingalls <john.ingalls@sifive.com>, 2019-09-19 13:15:04 -0700, , print trace wrdst wren,,
1355,b05fb5e68f96efa3243e7c28381dcbbfebca74a7,esley W. Terpstra <wesley@sifive.com>, 2019-09-18 10:18:44 -0700, , tlsram report corrupt requested ecc block 2116,,
1356,32d6a02bf08b72a1bbbba708a7e17cb01e982a6b,enry Cook <henry@sifive.com>, 2019-09-18 08:41:37 -0700,2107, merge pull request 2107 chipsalliance asyncqueue remove logic needed commented assertion,,
1357,4e41ead200c9eaf0594a2a054c236c0a691eddd4,ndrew Waterman <andrew@sifive.com>, 2019-09-17 18:37:00 -0700, , update vector opcodes 2115,,
1358,05666d9f9c704fe31f3e4da92bf17256ed4210f3,ndrew Waterman <andrew@sifive.com>, 2019-09-11 17:01:16 -0700, , provide better error message associativity low 2108,,
1359,047d143e5acde6423b0c8e2a4600f8931284dddf,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-09-11 16:30:24 -0600, , debug add authentication passthru option 2096,,
1360,3c3556db960247b93a01621d6ce888f487037f99,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-09-11 14:06:55 -0600, , wrap dmi register field regfieldgroup 2105,,
1361,6b901907569c791d635d0c514c13683471b177f7,egan Wachs <megan@sifive.com>, 2019-09-11 12:09:19 -0700, , asyncqueue remove logic needed commented assertion,,
1362,8bae4aea1e13818b28dbe226b6fcc4e77c51c416,ndrew Waterman <andrew@sifive.com>, 2019-09-10 15:42:15 -0700, , add option make plic take address space 2106 setting maxharts e.g 512 instead maximum 15872 address space consumption fall mib mib compacting plic address space manner doe affect software compatibility none offset change,,
1363,b2a4aed8e0fc5552ced2306597f3847eb4865916,rik Danie <43764516+erikdanie@users.noreply.github.com>, 2019-09-09 09:59:34 -0700,2104, merge pull request 2104 chipsalliance param compatname pipe compatname,,
1364,7494f06d046965783c41413a95ffa5b0203dc338,rik Danie <erik.danie@sifive.com>, 2019-09-08 12:08:45 -0700, , lint fix,,
1365,1c87d6863d5fe92f49bd3ab4eb3fc7140098b1d8,rik Danie <erik.danie@sifive.com>, 2019-09-08 11:46:40 -0700, , reworking per rxia,,
1366,fc0f3f40e6929d5e5db2e89821169c26ce770b37,ndrew Waterman <andrew@sifive.com>, 2019-09-07 01:23:12 -0700,2103, merge pull request 2103 chipsalliance fix rv32d scratchpad fix configs rv32d scratchpad,,
1367,a4d0cd943f0ea7a0bd3a2f3c3a4e6bcae51efe6b,ndrew Waterman <andrew@sifive.com>, 2019-09-06 19:46:01 -0700, , fix configs rv32d scratchpad refactoring made assumption coredatabits xlen true rv32d since assumption paired assertion attempting generate configs resulted successful elaboration broken design,,
1368,b3ce77687495b477dae36365138de7f7803c26b2,ndrew Waterman <andrew@sifive.com>, 2019-09-06 20:18:14 -0700, , avoid evaluating paddrbits allows used lazy evaluation complete,,
1369,8c5350fe3ae529bb9fc62a4b33715e31d59827c5,rik Danie <erik.danie@sifive.com>, 2019-09-06 17:36:27 -0700, , pipe compatname,,
1370,77b4e6b84c91aa0617c7e54c7c57c8783bcd30b3,ndrew Waterman <andrew@sifive.com>, 2019-08-29 22:17:54 -0700,2100, merge pull request 2100 chipsalliance vector scaffolding scaffolding support vector extension,,
1371,14e61ebc263c70e5442987f2d821cf16d8d5624d,ndrew Waterman <andrew@sifive.com>, 2019-08-28 15:20:27 -0700, , support allocate put partial,,
1372,6b34464012bae22a8d418bdcbaa4c3a4543a2dd6,ndrew Waterman <andrew@sifive.com>, 2019-08-28 19:14:23 -0700, , add missing signal roccblackbox,,
1373,104f588295fee0d002e7acef14e26c16007409c1,ndrew Waterman <andrew@sifive.com>, 2019-08-28 20:26:18 -0700, , fix isoneof support empty list,,
1374,2cefdffe129e73e7962af2dcbe967d6c86d7300b,ndrew Waterman <andrew@sifive.com>, 2019-08-28 16:45:17 -0700, , bump hardfloat wit manifest,,
1375,357956d70c3e0d9056c620336d891bb6fc1a7302,ndrew Waterman <andrew@sifive.com>, 2019-07-28 17:02:50 -0700, , new vsetvl definition,,
1376,86bd8e1da6d05c61eda6adaaa7b7b53a3586d028,ndrew Waterman <andrew@sifive.com>, 2019-08-27 17:53:48 -0700, , add scaffolding support extension,,
1377,30dac0255261c81804160b418a9ebb724f205bad,ndrew Waterman <andrew@sifive.com>, 2019-08-27 17:49:55 -0700, , fix critical path assume s2_nack implies nacked rejected,,
1378,cbeaadfd300a0b301775689ccae1ab6755d11a13,ndrew Waterman <andrew@sifive.com>, 2019-08-27 15:08:00 -0700, , move coreparams belongs also remove tileparam remove pitfall master might think tag bit actually,,
1379,a5a362185410787f291572004c2762de7fc627de,ndrew Waterman <andrew@sifive.com>, 2019-08-27 13:29:08 -0700, , add m_wok command merely check write permission,,
1380,bd591ad2b8986b91d34b6bf52e10d208dfea5a2a,ndrew Waterman <andrew@sifive.com>, 2019-08-27 13:27:38 -0700, , add uinttooh1 variant require explicit width,,
1381,28e5c181118a21ccfea4163f321ba32e548f6436,ndrew Waterman <andrew@sifive.com>, 2019-08-02 21:57:07 -0700, , allow instantiation hasfpuparams trait even without fpu,,
1382,186c14eb38d00eb212f42122b7d50015e3ed442a,ndrew Waterman <andrew@sifive.com>, 2019-07-15 01:05:18 -0700, , add helper method unpack ieee float,,
1383,7c5e7624c941e959f7130fb418a1ae617eb04589,ndrew Waterman <andrew@sifive.com>, 2019-07-14 16:31:20 -0700, , slight perf improvement quine mccluskey,,
1384,57ae66ffadfdbaa93932f5b16cec99fe42437ec4,ndrew Waterman <andrew@sifive.com>, 2019-04-24 16:02:11 -0700, , no_alloc write around hit insufficient permission case,,
1385,34cf8f97055d69411b6f8a3da4107890ba2aa25f,ndrew Waterman <andrew@sifive.com>, 2019-03-27 02:42:44 -0700, , distinguish phys no_xcpt permit system ptws,,
1386,fccf0c135c67b2fbd031028aed2e6edb0b75b22c,ndrew Waterman <andrew@sifive.com>, 2019-08-29 13:58:28 -0700, , assume d.corrupt stay high 2101,,
1387,d90cd3396e3c5628970f1e58bf573eb09f776fd5,esley W. Terpstra <wesley@sifive.com>, 2019-08-29 13:39:04 -0700,2102, merge pull request 2102 chipsalliance fix sram error fix ahbsram error,,
1388,42cae3db20c998526f053c59c1703638bc47d9f5,esley W. Terpstra <wesley@sifive.com>, 2019-08-29 11:28:17 -0700, , add ahbfull correct axi sub protocol type,,
1389,6e23d0c51af0e8f1f40fb2a9446d12a72b636afc,esley W. Terpstra <wesley@sifive.com>, 2019-08-29 11:13:13 -0700, , sram respond error nothing inflight,,
1390,047e74b68cd88c6825e4794d79a67f2ebdf8a6e0,esley W. Terpstra <wesley@sifive.com>, 2019-08-29 11:13:04 -0700, , ahb error code uints,,
1391,40180980f26c3d1e9c12373e395fb8cfcf68e658,esley W. Terpstra <wesley@sifive.com>, 2019-08-28 19:33:28 -0700, , ahb add knob control full lite 2099,,
1392,c1ffa95d4781daa8823401615eeeb536cf10be1c,esley W. Terpstra <wesley@sifive.com>, 2019-08-28 16:16:00 -0700,2098, merge pull request 2098 chipsalliance burst beat improve blockbytes vs. beatbytes requirement,,
1393,3a98d8a64c0c04e952c1a3c0e2dfc265e614155d,esley W. Terpstra <wesley@sifive.com>, 2019-08-28 13:45:05 -0700, , buswrapper add comment save unwary thought could ignore requirement wrong leave comment save people time future,,
1394,7c7b592e9f7e9d1ff3f06a40d219733fef99900b,esley W. Terpstra <wesley@sifive.com>, 2019-08-28 13:43:23 -0700, , revert buswrapper wider bus 2093 reverts commit,,
1395,cab54dce046a0358948958526165d4ede9500764,egan Wachs <megan@sifive.com>, 2019-08-28 13:22:46 -0700,2094, merge pull request 2094 chipsalliance core complex tweak omcorecomplex tweak,,
1396,350afb8ce7c2e200f178c72c0fcbfb019a195f9c,egan Wachs <megan@sifive.com>, 2019-08-27 16:53:09 -0700, , omcorecomplex change resettype option get rid unspecified,,
1397,df8ac12ddb073b4678490d5f046cdaa3c64bc758,ang Wang <wyatuestc@users.noreply.github.com>, 2019-08-28 02:56:25 +0800, , update libfesvr libaray 2055 library libfesvr http github.com riscv riscv isa sim compiled static library please update makefile,,
1398,e8e2c29580d9d166a2070ac8b9d9682d7b6bf34f,enry Cook <henry@sifive.com>, 2019-08-27 11:40:57 -0700,2053, merge pull request 2053 jerryz123 nbdcache nbdcache bugfixes,,
1399,d732984f20e54d5266a2fca52904fd3638c73da7,im Lawson <ucbjrl@berkeley.edu>, 2019-08-27 11:38:42 -0700, , add sonatype snapshot resolvers 2091,,
1400,373e5fe2abd74e61c4289180116bbdc6a6735013,ohn Wright <johnwright@eecs.berkeley.edu>, 2019-08-27 11:37:58 -0700, , fix travis badge readme.md 2092,,
1401,e7637f7856bf4a25c84c0be97cb3d13ff6959f7e,esley W. Terpstra <wesley@sifive.com>, 2019-08-27 11:35:46 -0700, , buswrapper wider bus 2093,,
1402,45a9bbc736778c5362fee156bf4f52387da914e1,egan Wachs <megan@sifive.com>, 2019-08-27 10:19:24 -0700, , subsystem logical tree node make capitalization subsystem consisten,,
1403,4b3980de65ba69d2863c2a565692a1cee8302fcc,egan Wachs <megan@sifive.com>, 2019-08-27 04:28:28 -0700, , core complex make lazy subclass override,,
1404,26efd525855b8221676d6595b1f3bcf37c09d53e,egan Wachs <megan@sifive.com>, 2019-08-26 19:07:12 -0700, , object model allow different reset type specified,,
1405,1604cda6bca43dc790661fd42be9898556876bcf,egan Wachs <megan@sifive.com>, 2019-08-23 09:50:08 -0700,2089, merge pull request 2089 john sifive added _types rtlmodule object model,,
1406,90d5928c002780f168aa20bb7baab8c3c90acaa3,ohn Morris <john.morris@sifive.com>, 2019-08-22 18:23:35 -0700, , added newline end scala file,,
1407,7043b73ea0e543f741f0e6a4d78786b867f5e379,ohn Morris <john.morris@sifive.com>, 2019-08-22 18:15:17 -0700, , added _types omrtlmodule case class,,
1408,53b33071c1acc005de37e8a8b9c831a4e4e85d73,ichard Xia <rxia@sifive.com>, 2019-08-22 09:23:08 -0700,2086, merge pull request 2086 john sifive added better description tentative module name object modeâ,,
1409,f9bfeec839d653f3ccf1e285b711945708403ecc,ohn Morris <john.morris@sifive.com>, 2019-08-21 23:36:54 -0700, , update requested,,
1410,2f46e722deafc9206893517256d58dcf6aea36d7,ohn Morris <john.morris@sifive.com>, 2019-08-19 13:41:06 -0700, , added better description tentative module name object model srams,,
1411,b19afe8ca45a671b79f6f5e29399d8d932399cac,ichard Xia <rxia@sifive.com>, 2019-08-19 12:08:52 -0700,2085, merge pull request 2085 chipsalliance fix cache memory fix omsram serialization rockettile memory,,
1412,9aa001355e2892ee46305bf07f1cc61d956957a8,ichard Xia <rxia@sifive.com>, 2019-08-19 08:46:08 -0700, , fix omsram serialization rockettile memory,,
1413,ce8be8da3cec7648f9fe0a58fa92ef41ac1c1b54,ndrew Waterman <andrew@sifive.com>, 2019-08-17 12:56:06 -0700,2076, merge pull request 2076 chipsalliance deny debug deny access debug region mode,,
1414,d20d09b5758215a89b0367f26c029dd754df2370,ndrew Waterman <andrew@sifive.com>, 2019-08-14 12:30:04 -0700, , deny access debug region mode per discussion terpstra direct non diplomatic fashion best near term solution,,
1415,f9fcb816b06b71eb0011894616dcdc4e771c1439,ndrew Waterman <andrew@sifive.com>, 2019-08-14 12:29:02 -0700, , make debug address accessible still hard coded,,
1416,e1ab11ff8f192a1e8d4fd2d10e6ce3e589f1d442,ichard Xia <rxia@sifive.com>, 2019-08-15 21:32:04 -0700,2081, merge pull request 2081 chipsalliance upgrade described sram chisel3 upgrade describedsram chisel3,,
1417,66eada0a8230c77cbd7e555f75b54b9dbb99d1da,ichard Xia <rxia@sifive.com>, 2019-08-15 18:59:24 -0700, , upgrade describedsram chisel3,,
1418,9f9c50529b03c150324df5506d5d786a4d3d902a,ndrew Waterman <andrew@sifive.com>, 2019-08-15 15:25:38 -0700, , fix per line cflush 2080 per line cflush followed regular load get nacked stage could kill load without reporting pipeline killed,,
1419,778736ca25ceda58e82146a04b4fefdd09a82b5a,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-08-15 12:16:41 -0700,2073, merge pull request 2073 chipsalliance move config move config package.scala,,
1420,5508cc7476ec41d1491574597948b3180095ff9a,ndrew Waterman <andrew@sifive.com>, 2019-08-15 02:04:38 -0700,2077, merge pull request 2077 chipsalliance rve add support rve,,
1421,4f9b623d94c28de94c6263be7b85d745be0dc720,ndrew Waterman <andrew@sifive.com>, 2019-08-14 16:37:20 -0700, , add rve option,,
1422,27bbecf359489261d208c6fb6daabf3b212f0267,ndrew Waterman <andrew@sifive.com>, 2019-08-14 12:56:40 -0700, , fix benign bug decode table cache flush instruction need pas rs1 cache quine mccluskey decided anyway bug manifest,,
1423,d74baf885172924345c3cec758fe72f4a7fdbdfa,enry Cook <henry@sifive.com>, 2019-08-13 15:00:46 -0700,2075, merge pull request 2075 chipsalliance ahb support retry helper ahb allow supportsretry overridden helper,,
1424,eae41715d820e928aaef8265d4dad15f21d256e8,enry Cook <henry@sifive.com>, 2019-08-13 12:48:14 -0700, , ahb allow supportsretry overridden helper,,
1425,4fc1a84aa4f6cca9ac4fae6d4295443ccdd44e02,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-08-12 17:56:58 -0600, , debug register hartresetreq output 2072,,
1426,b0ed2be996f3222225f23fb9390ab75df6c57607,enry Cook <henry@sifive.com>, 2019-08-12 16:14:04 -0700,2071, merge pull request 2071 chipsalliance dev null transfer device allow error devs support,,
1427,ae8b83f2a5792eb61b513ba136e25fb71a6f6f3c,bert Chen <albert.chen@sifive.com>, 2019-08-12 16:12:27 -0700, , move config package.scala,,
1428,64b92991a6a1e5ea19aa02a9b48a5f952ed97bc8,esley W. Terpstra <wesley@sifive.com>, 2019-08-12 15:07:56 -0700, , tltoahb optionally support split retry response 2068 pass vip,,
1429,3481b8204d9f7866ce4757f8945e21c18df46b32,enry Cook <henry@sifive.com>, 2019-08-12 13:59:11 -0700, , device allow error devs support,,
1430,0c39e74da4560f3fafb07078f62ce12ac228d65e,ndrew Waterman <andrew@sifive.com>, 2019-08-09 16:10:11 -0700, , separate itim devicetree memory control part 2064,,
1431,2687522f1338293d351849c1a7aad3338cc87772,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-08-09 11:10:41 -0700, , omsrams 2066 omsrams updating,,
1432,65cf4921985093156196b47990a2d616bb40533a,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-08-08 22:08:00 -0700,2062, merge pull request 2062 chipsalliance split config add api config chipsalliance wit package git submodule,,
1433,60d4e66812d211c569859e9c5ca45b8903d89737,esley W. Terpstra <wesley@sifive.com>, 2019-08-08 17:12:07 -0700, , groundtest restore line needed tracegen test 2069,,
1434,fc1547a1d83de53acac2439db041ccc77278fc18,bert Chen <albert.chen@sifive.com>, 2019-08-07 19:31:27 -0700, , bump api config chipsalliance add config renaming package,,
1435,f132b0899874a2f723b6dcab7b01dc8b80d431c1,bert Chen <albert.chen@sifive.com>, 2019-08-06 21:12:07 -0700, , use http url api config chipsalliance submodule,,
1436,b5f70b6a4e61f96d93ad706e3b75eb5c12ca6ac3,bert Chen <albert.chen@sifive.com>, 2019-08-06 09:10:40 -0700, , add wit dep wake scalamodule dep,,
1437,b96f9b6dae938d794b5a281aebebfeb63e793967,bert Chen <albert.chen@sifive.com>, 2019-08-05 18:59:56 -0700, , update build rule separated config package,,
1438,d6ac9f2ded89864b030ee57018c994d0ea0f9ec9,bert Chen <albert.chen@sifive.com>, 2019-08-05 18:52:13 -0700, , add api config chipsalliance submodule,,
1439,9ef20866b4b13bb19be76adac2a920f0ba0dfa22,ichard Xia <rxia@sifive.com>, 2019-08-07 20:01:12 -0700,2065, merge pull request 2065 chipsalliance fix ahb hgrant2 tltoahb fix handling hgrant full ahb ebt,,
1440,a61c4e0f6446b7c5d29b05898f472e7da18a6e2e,esley W. Terpstra <wesley@sifive.com>, 2019-08-06 11:18:48 -0700, , tltoahb support early burst termination,,
1441,868340ab7b2b5d2ded810cbfb9ce0d0bfd03ebe2,esley W. Terpstra <wesley@sifive.com>, 2019-08-05 12:10:07 -0700, , tltoahb provisional fix vip hgrant verification issue,,
1442,31c6980e75958f4b90da66c0cba2766f8ee3cfaa,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-08-07 10:34:03 -0700,2057, merge pull request 2057 chipsalliance submodule check add wit dependency git submodule check travis,,
1443,b0baba293b533b5b931c553bac53bb9e930920bb,esley W. Terpstra <wesley@sifive.com>, 2019-08-07 09:08:07 -0700, , broadcast case acquire.ntob respond grant.tot 1998,,
1444,228c5c7177631a2d7b91f24a809c2bc4111a7e42,bert Chen <albert.chen@sifive.com>, 2019-08-06 09:46:42 -0700, , add travis_wait,,
1445,d1df1d7c5d4b6cb88cf7fbc4ddc204d8a6c29015,bert Chen <albert.chen@sifive.com>, 2019-08-05 14:07:01 -0700, , compile corect scalamodule,,
1446,186955e06f1851149900de330ef297e169454241,bert Chen <albert.chen@sifive.com>, 2019-08-05 14:02:33 -0700, , fix package name wake scala script,,
1447,d46711aa43e7a9baa8b4f42b7559cee018496b50,bert Chen <albert.chen@sifive.com>, 2019-08-05 13:49:59 -0700, , add libre2 dev apt package,,
1448,954df7d8578c8822910a89cfd31b095136a6c9a1,bert Chen <albert.chen@sifive.com>, 2019-08-05 13:35:35 -0700, , use ubuntu 16.04 travis,,
1449,220f09e16a4ab35b5c8ef860500a10a3e83c3e3c,bert Chen <albert.chen@sifive.com>, 2019-08-02 18:14:41 -0700, , add wake scala compilation test,,
1450,f044782fd836fe0c19be4fa6e7411ca9217da1cd,bert Chen <albert.chen@sifive.com>, 2019-08-02 11:33:53 -0700, , add comment move script,,
1451,dea8581b0dc6d64bf63278741176388d8cd9b27e,bert Chen <albert.chen@sifive.com>, 2019-08-02 11:26:03 -0700, , use git submodule status,,
1452,d7b70284534b40d5765ba2e4c4213a2b6aab4388,bert Chen <albert.chen@sifive.com>, 2019-08-01 22:13:39 -0700, , use single quote,,
1453,2b300f3b81412bd9f5c408e196deaa67bff2b11d,bert Chen <albert.chen@sifive.com>, 2019-08-01 21:58:56 -0700, , get rid package,,
1454,df0edc40006f50205f2b693104b136b738c6179d,bert Chen <albert.chen@sifive.com>, 2019-08-01 16:54:55 -0700, , make check submodules stage run first,,
1455,56e4683195a9b7d31be5eebd57c97b3c6f5a92bb,bert Chen <albert.chen@sifive.com>, 2019-08-01 16:16:30 -0700, , add submodule check travis,,
1456,a0d334187bd36251767fed62322ffaa8fa922d55,erry Zhao <jerryz123@berkeley.edu>, 2019-07-28 23:14:34 -0700, , nbdcache mshrs wait eviction finish completely refill,,
1457,646ab417bf59b2bbb71fb8eaaf3cf977d9795257,erry Zhao <jerryz123@berkeley.edu>, 2019-07-28 23:13:33 -0700, , nbdcache invalidate reservation trunk dirty transition,,
1458,6199ae8c7ce12f7108e67bf3ff54bb0cb965d6e8,enry Cook <henry@sifive.com>, 2019-07-25 18:48:11 -0700,2040, merge pull request 2040 firesim tracegen nbdcache fix tracegen issue allow use,,
1459,525f1b9b694a42a334001f03cff3b3a8e4a4507f,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-07-25 10:45:00 -0700,2049, merge pull request 2049 chipsalliance add filename option add filename option,,
1460,43e2c8e776e1bde2e78914a08fe8963ca42ff1f0,bert Chen <albert.chen@sifive.com>, 2019-07-23 13:47:34 -0700, , update build.wake,,
1461,e0808507d13b39fbc054ad6c29810aa1a842d386,bert Chen <albert.chen@sifive.com>, 2019-07-23 13:26:29 -0700, , add filename option,,
1462,2eafc09ca30f932253c8d5828a0f34597fae0b92,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-07-23 08:30:33 -0600, , debug expand regfields dmi interface improved coverage 2048,,
1463,154596ecfa2df1cf0c9914799016780dd819f57d,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-07-22 10:15:20 -0600, , debug add resethaltreq hartreset function 2038,,
1464,369ed7aabdf6aea63251f4c653c3d6cd7f1fd932,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-07-20 07:02:50 -0600, , parameterize watchpoint retirewidth 2044,,
1465,74db267cf07ad623a0a0129b973a636e9b2f87a7,oward Mao <zhehao.mao@gmail.com>, 2019-07-16 11:26:07 -0700, , fix lrsc bug,,
1466,707353337b1e0a2817c32f78eda0e0771b8371cc,oward Mao <zhehao.mao@gmail.com>, 2019-07-15 16:33:06 -0700, , fix tracegen issue allow use,,
1467,4b3ae19a836781eb5775908cc905db62ba46c330,enry Cook <henry@sifive.com>, 2019-07-14 18:23:53 -0700,2039, merge pull request 2039 chipsalliance fragmenter helper tilelink correct fragmenter helper,,
1468,bf3c5f7086f5726e841445f1bc18b6660c395a4c,enry Cook <henry@sifive.com>, 2019-07-14 15:58:26 -0700, , tilelink correct fragmenter helper,,
1469,38360a49986ddfeeabedbbe6d6945898692df0f1,enry Cook <henry@sifive.com>, 2019-07-13 11:46:33 -0700,2031, merge pull request 2031 chipsalliance debug interface params debug interface attachment,,
1470,eafdc22753e2be286e54780ba563cab284103e5f,enry Cook <henry@sifive.com>, 2019-07-12 13:26:09 -0700, , debug set,,
1471,32f4ed29f026975b32a30ef0d66908e70ac2c605,enry Cook <henry@sifive.com>, 2019-07-12 12:42:21 -0700, , subsystem tweak protection,,
1472,7b4ca63cf4133283eb40268c84ad5a07bb6ae64e,enry Cook <henry@sifive.com>, 2019-07-11 15:12:16 -0700, , debug use,,
1473,fe6ceea41f6a11b3b4be15cd7c57c2b7fbf95515,enry Cook <henry@sifive.com>, 2019-07-11 15:11:46 -0700, , subsystem add attach helper method,,
1474,b1d38d187f4432165e1dde1c2195dcebce78ff96,enry Cook <henry@sifive.com>, 2019-07-08 12:23:56 -0700, , debug attach sbus via masterasiftile,,
1475,ac871c7297d201ad720740b0a8afbf9b110f7d5e,enry Cook <henry@sifive.com>, 2019-07-02 16:09:38 -0700, , debug add enum params field interface add enum describing exported protocol type add param case class consolidating various interface option add config field supply instance said params design,,
1476,002720be569ea06efc4b943df5b4c47b1c24583c,erry Zhao <50339052+jerryrzhao@users.noreply.github.com>, 2019-07-13 09:01:29 -0700, , keep valid signal low reset high 2035,,
1477,b33dcce9fe7f706e865ec5c253e8a6fa15cb2545,enry Cook <henry@sifive.com>, 2019-07-13 08:56:23 -0700,2030, merge pull request 2030 chipsalliance unify user tilelink useruniformer,,
1478,a3dfe9c2d6c48971b3758e9f9eaac6f928ac3008,ndrew Waterman <andrew@sifive.com>, 2019-07-13 00:22:31 -0700,2029, fix regression introduced 2029 2036 csr address wrong pipeline stage used detecting whether dret instruction valid causing spurious exception,,
1479,d9035b8131241bd285cecf87863ef0d3613e291b,enry Cook <henry@sifive.com>, 2019-07-12 12:22:53 -0700, , tilelink scala desugaring multi statement block mixed surprising,,
1480,7a63b1f7bf8eebca8f8978b5ca57dd90ca4af6ea,enry Cook <henry@sifive.com>, 2019-07-12 12:16:37 -0700, , tilelink clean useruniformer optionality,,
1481,8bcff9eb86fb10833b4de42d778a65f9f85fceef,ndrew Waterman <andrew@sifive.com>, 2019-07-12 10:33:18 -0700,2029, merge pull request 2029 chipsalliance dret illegal outside debug mode dret illegal outside debug mode,,
1482,ec08f56018c6d1f26082d36cf34973744250d90d,enry Cook <henry@sifive.com>, 2019-07-11 12:57:10 -0700, , tilelink add useruniformer fill default userbits value client dont provide user bit specified type,,
1483,8c28a4cb3da3f5da788d4b2b2a2a981c588de18b,enry Cook <henry@sifive.com>, 2019-07-11 12:55:44 -0700, , tilelink improve fragmenter require message,,
1484,be16f34073dd439f29b48d711003f6d47afce183,enry Cook <henry@sifive.com>, 2019-07-10 13:54:53 -0700, , tilelink fragmenter gracefully deal minsize maxsize,,
1485,b1354021975f66860dbbbafe924dc627469466bd,enry Cook <henry@sifive.com>, 2019-07-10 13:54:20 -0700, , ahb add minmaxtransfer helper,,
1486,0e926e22fd6aa8928108b32dd8ee14c542c4b0d6,rnie Edgar <ernie.edgar@sifive.com>, 2019-07-11 12:49:34 -0700, , dret illegal outside debug mode,,
1487,c11f16f22707d249ccb403fae8b0075c4bcae5d7,ndrew Waterman <andrew@sifive.com>, 2019-07-10 00:32:00 -0700,2027, merge pull request 2027 chipsalliance cdiscard add cdiscard.d.l1 instruction,,
1488,7c1c0248433fd3944611988a45edc8c64fabe4e9,ndrew Waterman <andrew@sifive.com>, 2019-07-08 16:19:47 -0700, , add cdiscard.d.l1 instruction spec cflush.d.l1 cdiscard.d.l1 cflush.d.l1  opcode 0xfc000073 optional rs1 field bit available mode rs1 cflush.d.l1 writes back dirty line invalidates line rs1 cflush.d.l1 writes back line dirty invalidates line containing virtual address integer register rs1 effective privilege mode doe write permission address rs1 store access store page fault exception raised address rs1 uncacheable region write permission instruction effect raise exception note pmp scheme write protects part cache line using value rs1 write protected region cause exception whereas using value rs1 write permitted region write back entire cache line cdiscard.d.l1  opcode 0xfc200073 optional rs1 field bit available mode rs1 cdiscard.d.l1 invalidates doe write back line dirty data within cache lost rs1 cdiscard.d.l1 invalidates doe write back line containing virtual address integer register rs1 dirty data within cache line lost effective privilege mode doe write permission address rs1 store access store page fault exception raised address rs1 uncacheable region write permission instruction effect raise exception note pmp scheme write protects part cache line using value rs1 write protected region cause exception whereas using value rs1 write permitted region invalidate discard entire cache line,,
1489,c3ecdf15eb2f49146e4ded6da7975f4a956ff9e6,esley W. Terpstra <wesley@sifive.com>, 2019-07-08 12:12:35 -0700, , toahb fix bug non flow ahb adapter lower hbusreq 2023 non flow mode following sequence event could occur a.valid high request hbusreq high hgrant high cycle much later granted high causing a.ready high ... also lower hbusreq cause a.valid granted output request cause hbusreq high change shortens behaviour non flow pipeline a.valid high request hbusreq high hgrant high causing a.ready high output request keep hbusreq high despite granted high,,
1490,2f3312b043fcffdfc26347c3d96d3cc39e377742,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-07-08 13:12:16 -0600, , drive directly register 2026,,
1491,1c17bdce6863b6a52277c2f218159391b1c4ad80,oward Mao <zhehao.mao@gmail.com>, 2019-07-01 11:48:42 -0700, , bankbinder skip address intersecting address range 2016,,
1492,bcb3d0a9c097a4d66687bcf7aded3f94048c6a2e,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2019-06-28 12:39:31 -0400, , add rocc blackboxexample vsrc roccblackbox.v 1937 add fourth rocc example blackboxexample verilog resource defined vsrc roccblackbox.v provide underlying rocc module implementation included vsrc roccblackbox.v accumulates rs1 rs2 persistent accumulator rocket chip parameter passed via verilog parameter define width intended use case developer want build roccs verilog integrate rocket chip example doe deal diplomatic example including complicated fact verilog handle optional parametric signed schuyler eldridge ibm.com,,
1493,be72628668f44942aa38818a6663bbe7f6d0aed4,smit De <asmit.de@sifive.com>, 2019-06-28 09:09:01 -0700,2014, merge pull request 2014 chipsalliance apb userbits support,,
1494,791a5edfc9940d1ad921896d4d336d8c6ad8be8c,smit De <asmit.de@sifive.com>, 2019-06-27 16:57:52 -0700, , userbits tlfragmenter updated tlfragmenter require identical userbits sequence client,,
1495,580b3a824b5c3cc4796777e1185ea099e7a32236,smit De <asmit.de@sifive.com>, 2019-06-26 16:58:48 -0700,2018, merge pull request 2018 chipsalliance bugfix userbits ahb fixed issue userbits,,
1496,0f7e53d76041834b032abdcf6633372e5edd25e4,egan Wachs <megan@sifive.com>, 2019-06-26 16:32:28 -0700, , psd ensure psd connected dmactive derived reset 2012,,
1497,4365d1381be90a1208e7b6cf7f721e6d86af9571,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-06-26 14:22:57 -0600, , changed ext trigger vec bool uint 2015,,
1498,bb6b557cd302c1f8f5c575feccc3c6d9c581772c,smit De <asmit.de@sifive.com>, 2019-06-26 11:42:59 -0700, , bugfix userbits ahb fixed issue userbits sync rest transaction bundle bit added hauser passed userbits fsm,,
1499,58057d96f37948de5517b662d457d7e591c29cd8,smit De <asmit.de@sifive.com>, 2019-06-25 13:09:51 -0700, , userbits added userbits support tlfragmenter node,,
1500,b90436bf5291e2991b4e2e1fed1260a371f1da13,smit De <asmit.de@sifive.com>, 2019-06-17 23:14:22 -0700, , userbits apb added support userbits apb tltoapb adapter set default userbits value prevent breaking existing code,,
1501,023f116338ffe4e59fc27f9832119c2bd7899748,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-06-25 11:51:19 -0600, , changed lingering bit dminner use dmactive reset 2011,,
1502,50de8a34c19c12de5066cd7ada50ebb5f5b2ea26,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-06-22 02:02:06 -0700, , add support wake wit 2010,,
1503,6509fe21d06855a5c632dc41f7b6f4ec7508ba1b,enry Cook <henry@sifive.com>, 2019-06-22 02:01:49 -0700, , subsystem add maskrom rocketsubsystem 2009 subsystem add maskrom rocketsubsystem subsystem factor bus topology example system,,
1504,7e407cbd1d849629ceaa7dfcd4de9f023dcb998d,enry Cook <henry@sifive.com>, 2019-06-17 18:44:00 -0700,2002, merge pull request 2002 seldridge genericize vsim model genericize testdriver.v term model,,
1505,7a57c52bf191fdd3ad4df6b1dda42e1775ffbfeb,enry Cook <henry@sifive.com>, 2019-06-17 18:43:32 -0700,2004, merge pull request 2004 gsomlo gls medium core subsystem add withnmedcores config fpu disabled,,
1506,3967e3633e7c00fe5327eaf09f9c13e0e563a1f3,enry Cook <henry@sifive.com>, 2019-06-13 19:37:15 -0700,2005, merge pull request 2005 allow adjuster exemption addressadjuster support excluded set address,,
1507,3c26fb7ca4f586283e2c827bd8d53c95d99a70ee,enry Cook <henry@sifive.com>, 2019-06-13 17:02:34 -0700, , addressadjuster forcelocal check containment local address,,
1508,f448d3693a7421a894d81f948558233928596e44,esley W. Terpstra <wesley@sifive.com>, 2019-06-13 15:29:11 -0700, , addressadjuster support excluded set address sometimes need device stay local core complex,,
1509,f5dd5b09c7eadfb542ccfb740894d78c5a4a1b61,erry Zhao <qwertyuiopghb@gmail.com>, 2019-06-12 07:21:27 -0700, , support longer destination path waveform output file testdriver 1988,,
1510,996d77daedfa3d223a26e731b0615aaaceb2ef3c,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-11 14:23:19 -0400, , subsystem add withnmedcores config fpu disabled add intermediate medium config option fpu disabled still provides mmu thus support signed gabriel somlo gsomlo gmail.com,,
1511,7bb8b78a694dee81cce500a6a5ab3a2bc0838cc8,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2019-06-11 13:23:25 -0400, , genericize testdriver.v term model add verilog define holding model name testdriver.v pass model name defined top level makefrag vcs compilation pas fix bug deviating default model testharness would cause vcs rightly find model signed schuyler eldridge ibm.com,,
1512,2a01eb85e2b3fbae9787523a92875baa9d9bdc8a,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2019-06-08 00:53:06 -0700, , conditionalize generation page fault cover 2001 coverage conditionalize generation page fault cover conditionalize generation delegated exception,,
1513,0a4edb61c19b24f01bd77df788ebdd8e2f559002,ndrew Waterman <andrew@sifive.com>, 2019-06-07 09:43:22 -0700,1999, merge pull request 1999 wait release ack accept probe waiting release ack,,
1514,724f73fbb24d88e967e1ee73fc1f043589464b9a,ndrew Waterman <andrew@sifive.com>, 2019-06-06 23:00:23 -0700, , use set index reduce odds probe ack stall,,
1515,df0e7a9cec5c63bd5d55d14bad6cee83d49a3cea,ndrew Waterman <andrew@sifive.com>, 2019-06-06 16:59:06 -0700, , accept probe waiting release ack prevents propagation stale data channel fifo,,
1516,50750dc6985246b701265d365813fc3fb747e360,ichard Xia <rxia@sifive.com>, 2019-06-06 19:17:06 -0700,2000, merge pull request 2000 remove unused describe interrupt call remove unused call,,
1517,1d34397d763a5a8ddc9010f4b8da18cab86a8420,ichard Xia <rxia@sifive.com>, 2019-06-06 17:45:46 -0700, , remove unused call,,
1518,e44e22beccdd5e1e43fd8a35f7c9c5687c821326,ndrew Waterman <andrew@sifive.com>, 2019-06-04 18:29:15 -0700, , instantiate tlbroadcast 1995 axi4 converter think tlbroadcast want lot concurrency lot concurrency much lower limited ntrackers shrink space amount,,
1519,afa1ec55f6c091da429b0e96b87c1e99f4beb620,ack Koenig <koenig@sifive.com>, 2019-06-04 17:39:41 -0700,1994, merge pull request 1994 revert 1944 revert modifying sramannotations purpose 1944,,
1520,a1553256d4e091af5da39e0733e8a17deb8fda7b,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2019-06-04 17:09:34 -0700, , trait def cachedatabytes 1916,,
1521,3e452f402197f20ec417c91f190190defd5cd44e,enry Cook <henry@sifive.com>, 2019-06-04 16:33:36 -0700,1992, merge pull request 1992 johningalls sifive lint width mismatch,,
1522,3257c512c630b1d97cab9ac781853471ffaa8e29,ack Koenig <koenig@sifive.com>, 2019-06-04 15:24:31 -0700, , revert modifying sramannotations purpose 1944 reverts commit,,
1523,89e444a8ee8c5691b527cdab860717184fb6f9de,ndrew Waterman <andrew@sifive.com>, 2019-06-03 20:46:49 -0700, , sciepipelined manually suppress 1993,,
1524,c3879989c13c498c363c0baeb923edef75e53afc,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-06-03 20:04:14 -0700, , rewrote omecc fix type issue 1987 fixing ecc alternative fix ecc type without hardcoding type,,
1525,d3eeb6b7aaa2de95398247cb9ba89929e96480b7,ichard Xia <rxia@sifive.com>, 2019-06-03 14:19:21 -0700, , remove root logical tree node 1990 notion global root logical tree node cause issue putting another layer logical tree node previous root node attache global root longer becomes possible insert different node root previous node order ensure always possible add another layer remove concept static global root require next layer attach child node,,
1526,ea288fee7a770051351661c27075a9514f0a4431,ohn Ingalls <john.ingalls@sifive.com>, 2019-06-03 12:33:59 -0700, , fix lint wmia width mismatch assignment,,
1527,f07a86fe05fb4271231fa8ec5d3809c962156dd3,ndrew Waterman <andrew@sifive.com>, 2019-06-03 01:21:01 -0700, , make rocket tool build faster skipping submodules 1989 particular riscv qemu,,
1528,e4d4627f9c92e10c7810d893851cf1f8ae5c14fd,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2019-06-01 15:46:11 -0700,1986, merge pull request 1986 fix bus memory add type ombusmemory,,
1529,145964af24a5a3738735dd2e55d3e36adb876484,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-31 22:48:28 -0700, , added debugging refactored bind function 1985 added debugging refactored bind function changed dcache name dtim,,
1530,710dbb535b567e69c34081f11b9100fffd2cec97,dit Khanna <udit.khanna@sifive.com>, 2019-05-31 21:30:41 -0700, , add type ombusmemory,,
1531,5f991475294b91d350455ad614b3febae3ca71c4,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-29 21:38:16 -0700, , add ombusmemory 1969 add new ram ltn node refactored moved omsram describedsram return additional type tuple omsram longer root logical tree,,
1532,bf6e42dc7a460af3cc765a08aef947ec16afc97c,enry Cook <henry@sifive.com>, 2019-05-29 17:03:04 -0700, , util add width param plusarg update chisel3 1970,,
1533,dba0ea780e3bbf903bcaa526975718eb8ff02567,ack Koenig <koenig@sifive.com>, 2019-05-29 15:49:22 -0700,1973, merge pull request 1973 bump firrtl summary change stage phase better custom compiler construction includes ability register custom transforms custom command line option lot change check http github.com firrtl pull 1005 info bug fix removewires unclear manifest bug fix groupcomponents support verilog blackbox parameter bit,,
1534,99f1b4b359488c53977d46674526d99bd111c113,enry Cook <henry@sifive.com>, 2019-05-28 18:44:58 -0700,1982, merge pull request 1982 johningalls sifive memorybus widthwidget connect narrower memory port,,
1535,dee350d5c282f92c11b1f3f4ac244b38ef1719c6,ohn Ingalls <john.ingalls@sifive.com>, 2019-05-28 16:48:48 -0700, , memorybus widthwidget connect narrower memory port,,
1536,8a4bef620e673c662cefeded522605cda1df5289,ichard Xia <rxia@sifive.com>, 2019-05-28 12:46:45 -0700,1980, merge pull request 1980 fix logical tree node rocket memory fix logical tree node rocket memory,,
1537,349f4992ba74aeec820b30a756c7aa171fbcec09,ichard Xia <rxia@sifive.com>, 2019-05-27 19:18:43 -0700, , add distinct construct omdcache,,
1538,499e3429a05fadb53d53a556b040141fb28daa17,ichard Xia <rxia@sifive.com>, 2019-05-27 18:51:17 -0700, , get icache omcomponent passed component,,
1539,a00e91f96852be6c466eaf2aa1358eef122f75e5,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-27 21:58:25 -0700, , bus error 1975 bus error,,
1540,b036f02f11ef1d3abd13d1c6d1100a3513bbde82,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-26 22:38:22 -0700, , add regdesc enumeration object model 1977 add regdesc enumeration,,
1541,d9f82e50539fe4180433b0c7e460b248693d269d,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-25 19:43:09 -0700, , refactoring removed device 1976,,
1542,70854327e8cdfd3d2601918f54a057ca60a29941,enry Cook <henry@sifive.com>, 2019-05-24 18:47:14 -0700, , sbus actually use policy param 1915 sbus actually use policy subsystem add busview system_bus_xbar,,
1543,2f676ab381ce830278ee63bfa63aba72cf8b0189,ndrew Waterman <andrew@sifive.com>, 2019-05-24 20:44:34 -0500, , fix andnot constant narrower 1974,,
1544,1a240827abb6a36660fc36bcdca8d71a155de240,ack Koenig <koenig@sifive.com>, 2019-05-24 14:47:51 -0700, , bump firrtl,,
1545,4516e85e179fb626efd298720a485badb604ade5,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-24 09:12:13 -0700, , refactoring 1971 add ninterrupts omplic,,
1546,cc357ac7fd5168ae6d07ff47d0f16e9aff0f8088,egan Wachs <megan@sifive.com>, 2019-05-24 08:37:50 -0700,1972, merge pull request 1972 add hwbp dts base tile add hardware breakpoint count dts,,
1547,6b263c5f2de1f6cf064ecb2202940b982dcc1c9e,ndrew Waterman <andrew@sifive.com>, 2019-05-24 05:00:01 -0500,1967, merge pull request 1967 rve teach dts generator rv32e,,
1548,0edcaf66df5d246e873103b306943de3834c0959,egan Wachs <megan@sifive.com>, 2019-05-23 23:26:11 -0700, , base tile add hardware breakpoint count dts,,
1549,417de09e8386425d8bb11a7ba2cf778bc6fb791a,ndrew Waterman <andrew@sifive.com>, 2019-05-21 17:38:45 -0700, , also set misa based userve,,
1550,404cae063a8206688bc2650eb585b4ab67d64c83,ndrew Waterman <andrew@sifive.com>, 2019-05-21 15:40:32 -0700, , teach dts generator rv32e,,
1551,a00aee2dfac36c174f7312288b8007802aff183d,hjung81 <48940114+jhjung81@users.noreply.github.com>, 2019-05-24 08:21:36 +0900, , check sbbusyerror generating address data rden sba module 1964,,
1552,43bb332f794a75882e4c5d79239dbd24d708158b,enry Cook <henry@sifive.com>, 2019-05-23 16:48:24 +0200,1940, merge pull request 1940 idempotency diplomacy split uncacheable region type idempotent volatile,,
1553,8c29112258aa687b4e27bf01763f1e86a6d8ee12,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-21 22:51:37 -0700,1966, merge pull request 1966 fix rom vivado fix vivado parsing error,,
1554,f6cebc40faf23359dd595e8e4871811cdda51324,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-21 13:44:26 -0700, , fix math,,
1555,1b304505cd9e9c5287ea78b6dc20ccfd3b720255,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-21 13:15:38 -0700, , fix vivado parsing error,,
1556,982e22261fa41826b0455a3365e0eed31611b67d,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-21 19:08:01 -0700,1968, merge pull request 1968 revert 1936 buserrorunit revert adding buserror ltn,,
1557,6fb7a3d1007cff169071613512c7588152a92d97,enry Cook <henry@sifive.com>, 2019-05-07 19:07:20 -0700, , axi4 fix axi4ram helper object,,
1558,1496d5c740f71c0806efae00c982c50d8b673afa,enry Cook <henry@sifive.com>, 2019-05-07 18:10:09 -0700, , diplomacy tweak region comment,,
1559,d9581ec434063c5d9bc782a8eac7023dc96301e7,enry Cook <henry@sifive.com>, 2019-05-07 17:56:13 -0700, , diplomacy split uncached region type idempotent volatile,,
1560,b507b1cf5d2b3bff5bf3f5406d7f1597a5e3c618,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-21 16:30:20 -0700, , revert adding buserror ltn 1936 reverts commit,,
1561,4d3902044ea17be7defcab653207a9f5bf46f429,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-21 10:52:36 -0700, , adding buserror ltn 1936,,
1562,f6b2dd9c229614c8fba346217c0e7900b54ef15d,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-21 07:26:26 -0700, , adding object model rocket clock gate 1965,,
1563,9de38217655c3e33fe372fdffced95e727574c4f,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-20 22:13:42 -0700, , fix sram memory region 1963 fix sram memory region reverting dbug interface name change,,
1564,48b3e33c6cdb90bc9b86a7581c5be54f45c695e1,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-19 20:23:14 -0700, , handle condition logical tree equal size 1962 handle condition logical tree empty,,
1565,8f5f3b0331ba3495e81e2b4b21614ebc24e08ac8,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-19 15:59:09 -0700,1961, merge pull request 1961 fix rom verilator verilator support maskromhex vlsi_rom_gen,,
1566,cfc734feecd13220e9b92dda926e2d736e199f6d,ike Yang <mikeyangsiv@users.noreply.github.com>, 2019-05-19 08:55:40 -0700, , verilator support max 256 byte string,,
1567,abaa3ac6685117055303b329e5db5ab205393467,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-17 22:44:58 -0700, , conditionally add cflush 1959,,
1568,b1e8952860de9c8f458f7db0bf6d99f6bd5ad5ea,egan Wachs <megan@sifive.com>, 2019-05-17 22:34:14 -0700,1953, merge pull request 1953 apb check apb2tl check address legality,,
1569,7a95684a89aae461f2bd246a160fb5492ae10b87,egan Wachs <megan@sifive.com>, 2019-05-17 21:21:49 -0700,1958, merge pull request 1958 omdebug ifc type omdebug consistent interface type,,
1570,b52efe2c13e37fb8d3b6579e18d79b1ec7479301,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-05-17 11:42:40 -0700,1954, merge pull request 1954 sba addr check sba additional check address get put legality,,
1571,dbc3b1050730cd0de5a3e1a4abc3d874fb08d00f,egan Wachs <megan@sifive.com>, 2019-05-17 11:01:45 -0700, , omdebug consistent interface type fact name conflict apb implies future may name conflict debug interface type explicit,,
1572,c8a32fde4dc7694e34e51bf8ed230cd0e3b6ccec,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-17 00:03:11 -0700, , transform fix debug add omports 1957,,
1573,1f561026f85b885a7b13c3a5dffda6a47fa2d6bb,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-16 17:44:05 -0700, , fixed ltn 1956,,
1574,5b6b626b497a94c6b73d6b9f7d403a20b5724ecf,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2019-05-16 13:58:31 -0700,1955, merge pull request 1955 fix delegation cover fix cover machine mode trap,,
1575,1c33ed519e7e0cb579af59c5c9c1b795d00255b6,ndrew Waterman <andrew@sifive.com>, 2019-05-16 13:55:31 -0700,1761, fix simulation pessimism moving warl mask 1952 see 1761 explanation fix issue deleg counteren,,
1576,8560731e45f3fc9e97be7b7804c3f77594b090ad,yan Macdonald <rmac@sifive.com>, 2019-05-15 13:44:00 -0700, , sba additional check address get put legality,,
1577,0b9a6d0d618d7ff6c5844ab4ce91616023b1d02e,egan Wachs <megan@sifive.com>, 2019-05-16 11:56:28 -0700, , apbtotl fix typo,,
1578,06991036aacdac9951611c7bd3395c47c4289530,egan Wachs <megan@sifive.com>, 2019-05-15 23:34:09 -0700, , apb2tl correct data_size calculation,,
1579,40924bc56fa048ce7fbca45cf317473e120a25f4,egan Wachs <megan@sifive.com>, 2019-05-15 22:53:00 -0700, , apbtotl depend address remaining constant return error,,
1580,e897ce6ad5a664b3a0f050114432ef69334cb43a,egan Wachs <megan@sifive.com>, 2019-05-15 22:26:55 -0700, , apbtotl variable renaming simplify legality check,,
1581,dcacc50bfc704b962c03801c8ac37316ff6bb386,dit Khanna <udit.khanna@sifive.com>, 2019-05-15 21:01:36 -0700, , fix cover machine mode trap,,
1582,0efc0aa06add44e2cafc4b3eebedd00ab6c3eacc,eborah Soung <debs@sifive.com>, 2019-05-15 12:55:50 -0700, , modifying sramannotations purpose 1944 use global assigner generate uid describedsram creation,,
1583,40f3946722871c12473b9679434d664eb8e07792,egan Wachs <megan@sifive.com>, 2019-05-14 23:17:53 -0700, , apb2tl check address legality,,
1584,6328bf3db67684cf49094d9bd278dabdf97d1d7f,ichard Xia <rxia@sifive.com>, 2019-05-14 18:48:27 -0700,1950, merge pull request 1950 full ahb full ahb,,
1585,c436c6febef0737c0181dd5d9e0e50a5b1178d78,esley W. Terpstra <wesley@sifive.com>, 2019-05-14 16:46:28 -0700, , ahb add pair missing type,,
1586,36527d8273affc81e8b0404264f84165462842e5,esley W. Terpstra <wesley@sifive.com>, 2019-05-14 14:58:38 -0700, , tltoahb support hbusreq hgrant arbitration,,
1587,8ba2cc97d9cd874185ec09a6c6a755811c250d36,esley W. Terpstra <wesley@sifive.com>, 2019-05-14 14:29:47 -0700, , ahb move master interface new bundle type,,
1588,18881e0f40e5994c91eb6e17316d14d80386775e,esley W. Terpstra <wesley@sifive.com>, 2019-05-14 14:01:52 -0700, , ahb split master slave bundle type ahbbundle ahbslavebundle change reordered added ahbmasterbundle yet unused,,
1589,d2bc51f471d73db53d69f104fff8548e7b38cd42,enry Cook <henry@sifive.com>, 2019-05-13 13:29:53 -0700,1939, merge pull request 1939 kostby userbits_ahb added hauser field toahb,,
1590,d0ce59894aa7826143044bd0ec7599bfac3cb516,ndrew Waterman <andrew@sifive.com>, 2019-05-13 00:17:39 -0700, , rv32 make mhpmcounterxh return upper bit counter 1948 previously returned lower bit though writes correct affect rv32 core nperfcounters affect cycle instret,,
1591,b5e0d2c75a705c0626e38fb440e7aa96a28b1a85,egan Wachs <megan@sifive.com>, 2019-05-12 10:17:59 -0700,1942, merge pull request 1942 debug apb add apb debug interface option,,
1592,b6f05ed42d6e8f7114d557696e7ff8bf982b4c2f,egan Wachs <megan@sifive.com>, 2019-05-10 21:26:59 -0700, , update omdebug.scala,,
1593,b8baef6f26fa36c9b4e0b2a5eec12cd76ae5daf8,ndrew Waterman <andrew@sifive.com>, 2019-05-10 17:55:06 -0700,1943, merge pull request 1943 bump chisel bump chisel3 vec analog fix,,
1594,f890fda09c4fd70349356d99c32d9d996cf4ebd4,ndrew Waterman <andrew@sifive.com>, 2019-05-08 16:49:57 -0700, , bump chisel3 vec analog fix,,
1595,464cac98928d44617310fa89de65229b6f769e5f,egan Wachs <megan@sifive.com>, 2019-05-10 13:05:00 -0700, , merge remote tracking branch origin master debug apb,,
1596,923ceb437000d1473722d45a6e320a4817ea3325,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-09 21:48:04 -0700, , added type field 1945,,
1597,ef8c9d3af97cec50da85dc7326cf942918ef8957,enneth Ostby <kenneth.ostby@sifive.com>, 2019-05-09 14:18:12 -0700, , made hauser field optional made hauser field toahb adapter depend client export userfield,,
1598,3e3c057c19e396032a583d6602e9d7cdc0b5f4d1,ichard Xia <rxia@sifive.com>, 2019-05-08 12:39:36 -0700, , set object model plic interrupt target 1941,,
1599,d67702f3bf883942bd680b217329eed88715e586,esley W. Terpstra <wesley@sifive.com>, 2019-05-08 10:25:05 -0700,1931, merge pull request 1931 tilelink user bit tilelink user bit,,
1600,c6a03d237e7cdea98568fc3a601e4b588be8d855,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-05-08 06:18:26 -0600, , merged branch omdebug default value 1938 corrected value couple fixed config item,,
1601,30daa07b603c22cab580af447f032b49a3c49ae9,enneth Ostby <kenneth.ostby@sifive.com>, 2019-05-06 11:59:13 -0700, , added hauser field toahb,,
1602,b977a4abd2ad47df94f01440235cfad0e8f96b64,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-05-06 11:13:04 -0700, , changing omdebug based new schema 1935 changing omdebug based new schema,,
1603,9aeee8b856e78afd416f4647db5996899a8d8ad9,olin Schmidt <colins@eecs.berkeley.edu>, 2019-05-06 07:24:09 -0700, , move seqmems bigints plumb test mem 1934 enables larger extmem size current testharness,,
1604,53cab3da4ed280a2a8796c90aa4ff019b78ffa3c,ndrew Waterman <andrew@sifive.com>, 2019-05-02 17:11:56 -0700, , add pmp devicetree 1933 dry dts mmu code add pmp dts,,
1605,7fc23048481492464a396d59a261511fae62ec3e,esley W. Terpstra <wesley@sifive.com>, 2019-04-29 17:47:45 -0700, , tilelink unit test user bit added,,
1606,018080a85ce45571942385c2e3b79c05e4ec8108,esley W. Terpstra <wesley@sifive.com>, 2019-04-29 15:36:36 -0700, , user bit flip default endian make api stackable,,
1607,f6831cf989a3a54bc504d31f214807626957f84b,esley W. Terpstra <wesley@sifive.com>, 2019-04-29 15:25:48 -0700, , atomicautomata support userbits,,
1608,32e7630e0c3b1e7bdfe3553b14b984bc2febff06,esley W. Terpstra <wesley@sifive.com>, 2019-04-29 15:11:52 -0700, , tilelink helper method inject user bit,,
1609,424582baa73f143e88bb6b5e9791c57eeb6d5eb1,esley W. Terpstra <wesley@sifive.com>, 2019-04-29 13:40:25 -0700, , tilelink add userbits api,,
1610,87e2ab7ccbbe5fdb716fe9604019025cab49590b,egan Wachs <megan@sifive.com>, 2019-04-28 20:38:22 -0700, , debug apb flag testbench handle apb yet,,
1611,4c5b38edbcd6eb12a342982c1fcd99ece550037d,egan Wachs <megan@sifive.com>, 2019-03-30 22:36:49 -0700, , debug add ability export apb interface apb debug checkpoint apb debug checkpoint apb debug clocking checkpoint debug apb adapt update apb debug register paramterizeable debug apb whitespace cleanupt,,
1612,1905dd236a56c5cd92b05cef2632c507e17ea615,egan Wachs <megan@sifive.com>, 2019-03-30 06:26:43 -0700, , apb2tl fix many bug,,
1613,c15449146fe0aa3870c8376d17a8af117c1c8a51,egan Wachs <megan@sifive.com>, 2019-03-26 21:39:18 -0700, , apbtotl initial version,,
1614,c4cab25076166902b264c20eda142c5c2c8d926b,enry Cook <henry@sifive.com>, 2019-04-24 22:57:47 -0700, , tilelink improve specificity atomicautomata graph check 1928 tilelink check tree violation manager adding atomics support tilelink clarify comment,,
1615,48a224ac9c701008a81da5a119d9730e813edb03,esley W. Terpstra <wesley@sifive.com>, 2019-04-22 16:29:24 -0700, , tilelink remove bce channel completely unnecessary 1472,,
1616,a457f658a7104e2d8e50b003e3a350c72e18df13,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-04-18 10:53:17 -0600, , widen action bit create bpwatch output 1923 widen action bit create bpwatch output,,
1617,8f58b3e184a77c2af09d4cb2401a3c630da3bdb6,ack Koenig <jack.koenig3@gmail.com>, 2019-04-14 15:21:18 -0700,1920, merge pull request 1920 bump firrtl summary change longer report exception custom transforms internal error error register flip type add nodedup command line option turn dedup fix gnarly bug checking component initialization add data structure repl seq mem file format dce remove printf stop constant enables faster register constant propagation,,
1618,265247fa3f9db6739a06959293e9257fc394832f,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-04-12 17:45:24 -0700, , isa extension 1917 adding new function ecc,,
1619,16cb980d6902633e977466f53bb5f52a92d1a52f,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-04-12 13:58:42 -0700, , add new getcode function code clean 1918,,
1620,b162c226bb9954c90ae3ba0a3f5108229808e875,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-04-12 09:40:47 -0700, , adding scie omrocketcore,,
1621,6ca264e35252f1275a55126c20b2ccdaf98462c7,ack Koenig <koenig@sifive.com>, 2019-04-11 18:05:06 -0700, , bump firrtl,,
1622,46f90720aebe88250dc3374683b26dc140b795a4,im Lawson <ucbjrl@berkeley.edu>, 2019-04-10 11:26:51 -0700,1875, merge pull request 1875 grebe make rocket publish single jar,,
1623,60df7600ad183055abc532b463ec1649fd978a64,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-04-09 14:50:55 -0700, , pmp cover point modification 1914 adding cover point access mode lock bit set high remove default condition access permission cover point,,
1624,7db67eb5b18e5fe57a1fe2019137ed836fac140c,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-04-08 23:02:36 -0700, , ntlbentries applicable cache 1913 ntlbentries removed cache trait,,
1625,8710a96ef9d5663863948eb22da80afb88e28281,enry Cook <henry@sifive.com>, 2019-04-08 14:58:41 -0700,1909, merge pull request 1909 dont connect ephemeral diplomacy auto punch ephemeral node wire,,
1626,b8942bcf96762c7a503748f61c4d24a86f743cee,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-04-05 15:10:10 -0700, , 1912 ,,
1627,12f5a49a4a6f27aea430512fd7d441b1f57d4e78,ndrew Waterman <aswaterman@gmail.com>, 2019-04-04 17:13:07 -0700, , support misaligned address 1911,,
1628,b3ae9ab71ea284ca35ca2e247589af117a1ec168,enry Cook <henry@sifive.com>, 2019-04-03 18:08:57 -0700, , revert revert basetile plumb reach identitynode parent reverts commit,,
1629,4dbb05ce1e43a210292e28ae5c00c34562d70899,enry Cook <henry@sifive.com>, 2019-04-03 18:08:43 -0700, , revert revert util ephemeral node reverts commit,,
1630,5af2b2f8a3f9fc21a1f6d25198f4ff00530b6967,ndrew Waterman <aswaterman@gmail.com>, 2019-04-03 16:57:54 -0700, , riscv riscv tool rocket tool 1910,,
1631,bdfcd7187254f92ad06c78dcbaa8126d100c85ea,esley W. Terpstra <wesley@sifive.com>, 2019-04-02 17:41:10 -0700, , diplomacy auto punch ephemeral node wire anywhere plumb uselessly top,,
1632,f95a2da18e70452510e0f95184d02502d4470d8f,ack Koenig <jack.koenig3@gmail.com>, 2019-04-02 15:15:25 -0700,1900, merge pull request 1900 add scalastyle sbt plugin,,
1633,2ffe2a9b59ad49d52f7c5449ed5f3ce565919930,enry Cook <henry@sifive.com>, 2019-04-01 21:22:56 -0700,1908, merge pull request 1908 rebased logical tree3 fix weird merge issue logical tree3,,
1634,0951c2838b56e090133b3d4829e23e46197fb8ed,enry Cook <henry@sifive.com>, 2019-04-01 16:41:53 -0700, , revert util ephemeral node reverts commit,,
1635,ff65297916598dbac56bceed5f2a55c0789559d6,enry Cook <henry@sifive.com>, 2019-04-01 16:41:09 -0700, , revert basetile plumb reach identitynode parent reverts commit,,
1636,0b1983cafa1a7edb7ae4b19da0e692bfc953a861,erek Pappas <depappas@sifive.com>, 2019-03-12 02:51:24 -0700, , add logical tree mechanism,,
1637,9935a84707964006f76aab36ff9462267fd080cc,ichard Xia <rxia@sifive.com>, 2019-04-01 15:33:11 -0700, , revert logical tree3 1890 reverts commit,,
1638,80710752f232ee90a3a66eb9ec220f09a973bdbd,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-03-30 23:54:57 -0700, , logical tree3 1890 replacement previous object model structure new structure distributed doe rely traversal design except core may replaced well relationship parent child stored later traversed getomcomponents function called device rather moved logicaltreenode associated design component,,
1639,cc99e0418cff3e54e363c73770b26d2fd3c1e008,im Lawson <ucbjrl@berkeley.edu>, 2019-03-28 17:15:29 -0700, , add wno unoptthreads verilator thread 1841,,
1640,e02cd702a2bfe4ef22c0e5ff5cc08472c01c72e1,enry Cook <henry@sifive.com>, 2019-03-28 16:01:19 -0700,1906, merge pull request 1906 ephemeral node ephemeral node,,
1641,c7bb25c5d757f8351f0c0eaf4a92bd83d9b04501,enry Cook <henry@sifive.com>, 2019-03-28 11:43:58 -0700, , groundtest tracegentile still need identitynode,,
1642,0db73aaf59be8c46be9b93c6eab2ac9e1830e3ac,enry Cook <henry@sifive.com>, 2019-03-27 22:52:55 -0700, , util ephemeral node,,
1643,0584ae9e60986230ac5fb910814ae3c25a421178,im Lawson <ucbjrl@berkeley.edu>, 2019-03-27 18:47:27 -0700, , replace 1905 principle client reference chisel3.core directly case dontcare want force reference definition chisel3 package avoid dontcare defined user node,,
1644,d0e3f483ed368af2adfa51f926cc1cc73b881afa,ndrew Waterman <aswaterman@gmail.com>, 2019-03-27 18:46:16 -0700,1901, merge pull request 1901 flag avoid explicitly creating entire flag array,,
1645,aa459e010dced0eedaabea75419c0ff0824f69af,esley W. Terpstra <wesley@sifive.com>, 2019-03-27 14:48:54 -0700, , basetile plumb reach identitynode parent,,
1646,c0202921e6e5b67e6ebecbaf04a8e40d61be3006,esley W. Terpstra <wesley@sifive.com>, 2019-03-27 14:41:22 -0700, , ephemeralnodes thing,,
1647,d8c942939d5af46c5501eda7ea1a6ae4d8892fe8,esley W. Terpstra <wesley@sifive.com>, 2019-03-27 14:33:37 -0700, , diplomacy add hook sufficient implement node node forwarding,,
1648,f53e657e4a95a7daf465d416d1d0889c926720d3,esley W. Terpstra <wesley@sifive.com>, 2019-03-27 13:37:20 -0700, , diplomacy remove requirement node created inside lazymodules,,
1649,b7c2db480a3c481ab82067230299a808bce33bd1,ndrew Waterman <andrew@sifive.com>, 2019-03-26 23:13:55 -0700, , bump riscv tool fesvr cope warl hartsel,,
1650,f2fa12ac0c48d953b038e5f385968c02766ea278,ndrew Waterman <andrew@sifive.com>, 2019-03-26 13:16:21 -0700, , resize hartsel register outer side also constant propagates async crossing,,
1651,ce04597f602939b48df46553efc89a3fe0907bc9,ndrew Waterman <andrew@sifive.com>, 2019-03-26 11:16:32 -0700, , special case component eliminate selectedhartreg entirely,,
1652,c3f16628ba24e02478a2d15e8eaf963b5d6ed258,ndrew Waterman <andrew@sifive.com>, 2019-03-26 11:01:47 -0700, , reduce size selectedhartreg minimum width legal since warl register,,
1653,42935a30ed2f95caac1a99ba077607cc639d0cac,ndrew Waterman <andrew@sifive.com>, 2019-03-25 17:02:35 -0700, , avoid explicitly creating entire flag array commit reduces amount verilog get generated 200 semantic impact regmapper explicit base address field changing size array affect generated memory map,,
1654,65a45f6b07931114fee2c78d9fc080a1e8f77a8e,im Lawson <ucbjrl@berkeley.edu>, 2019-03-25 14:28:32 -0700, , add scalastyle sbt plugin quick fix http github.com chisel3 pull 1040 add scalastyle setting,,
1655,5111de7ccd4d87f278458715ecd88ddca548bdca,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-03-25 12:10:47 -0700, , updated specfication hierarchy 1893,,
1656,183320f722e402dd3aa2a32d7fcbefbd16d7bfb3,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-03-22 20:05:10 -0700, , using csr address generate seperate cover point readonly register 1895,,
1657,01030a97d2e6d924725b94c8ca731d302c441f65,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-03-21 10:39:21 -0700, , changing type bigint 1887,,
1658,6647bf2e7397fe0821814dc3dddf2f2c22430f01,ndrew Waterman <aswaterman@gmail.com>, 2019-03-20 10:15:40 -0700,1883, merge pull request 1883 dtim nonpow2 support non power data scratchpad,,
1659,755e171819c5ef0df31a2a12c87fc7a83f975042,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2019-03-19 19:20:38 -0700, , create cover cross excluded 1882,,
1660,2bda5870285a4306f748eca854fffa83e2f5debf,ndrew Waterman <andrew@sifive.com>, 2019-03-19 16:43:10 -0700, , support non power data scratchpad,,
1661,5066a9094dcc80565856b418e7a8c26ea5f2115c,ndrew Waterman <aswaterman@gmail.com>, 2019-03-17 22:31:20 -0700,1853, merge pull request 1853 separate mmio response memory system feature,,
1662,b5f8ae2a928bcd43abfb6d180445b17a18ce9330,ndrew Waterman <andrew@sifive.com>, 2019-03-11 17:19:19 -0700, , replace typ field signed size eliminate mt_x constant,,
1663,db898a3bf971164db93345fcefe0af5d35f3757d,ndrew Waterman <andrew@sifive.com>, 2019-02-27 19:08:49 -0800, , add advisory signal,,
1664,d2553004f0a8d5f70544dad7d28b76e3198c47e8,ndrew Waterman <andrew@sifive.com>, 2019-02-27 19:08:31 -0800, , provision buffering use,,
1665,64e937d88ca7a508462fd16f7488aa460cd6e9cd,ndrew Waterman <andrew@sifive.com>, 2019-02-19 11:42:18 -0800, , fix log formatting printing hart xlen bit,,
1666,582444f63f1dde3ca3da030460fd3dcb2b26b23a,ndrew Waterman <andrew@sifive.com>, 2019-02-19 11:41:43 -0800, , sign extend,,
1667,1dff101e528b2a0fd41012c3593b5139a6dec8e5,ndrew Waterman <andrew@sifive.com>, 2019-02-16 19:44:40 -0800, , support dynamic selection sv39 sv48,,
1668,9742cdcd1f0616d3106048e833e591dd97ed43b3,ndrew Waterman <andrew@sifive.com>, 2019-02-15 14:23:15 -0800, , support allocate access,,
1669,f0e47bfd59b910c204f816176695002a38e9c2c7,ndrew Waterman <andrew@sifive.com>, 2019-02-17 16:29:04 -0800, , revert ptw reduce cost pte cache reverts commit believe bug linux kernel missing sfence.vma http github.com torvalds linux blob master arch riscv kernel head.s l123 cause kernel fail boot,,
1670,83ed18521bc4c18d952e95e11b77302841b3df2a,ndrew Waterman <andrew@sifive.com>, 2019-02-12 14:24:04 -0800, , ptw reduce cost pte cache necessary match entire physical address pte instead match vpn subfields tcam fashion reduces tag size bit sv39 bit physical address,,
1671,f334f1f7c2dc3bd7acb1b39cff05991ec750a74d,ndrew Waterman <andrew@sifive.com>, 2019-02-12 11:24:30 -0800, , ptw optionally support separate mmio response port,,
1672,5d102a5a252cb371ea2e12febfc0e408ee24ee25,ndrew Waterman <andrew@sifive.com>, 2019-02-12 11:22:30 -0800, , add option separate mmio response cache hit response allows mmio load proceed full throughput rather half,,
1673,0529b2f41894155bf40e9ab04d322357c655cafe,ndrew Waterman <aswaterman@gmail.com>, 2019-03-16 22:32:23 -0700,1878, merge pull request 1878 misa set misa.x bit since cease instruction nonstandard,,
1674,1ecf3b7154fc62969afc9bf76e7ac8df7c33e768,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-03-16 11:47:44 -0700, , add customextension omisa 1877 added customextension omisa,,
1675,2e372e3b5ad056c2557f57c9afec9e9670a9f8bc,ndrew Waterman <andrew@sifive.com>, 2019-03-15 18:14:48 -0700, , set misa.x bit since cease instruction nonstandard,,
1676,40416beda7586455f74cf90fdf457ee0640315f6,enry Cook <henry@sifive.com>, 2019-03-15 17:55:47 -0700,1871, merge pull request 1871 atomic sram tlsram add support integrated atomic alu,,
1677,47783144d9ac458cdfc965cd57604303987209b5,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-03-15 14:22:06 -0700, , perfmon name fix 1876 name fix,,
1678,2b24881d24c2f8cd06b7248db2bf9479455f4adc,ndrew Waterman <aswaterman@gmail.com>, 2019-03-13 11:21:28 -0700, , add stage pipeline variant simple custom instruction extension 1874 add stage pipeline variant simple custom instruction extension tighten sciedecoder assertion,,
1679,355de42cc56cb09f94f56b7e4eda6407b830bef4,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-03-13 06:49:20 -0600, , sba 64bit address bug 1873 fix bit address output debug sba fix debug configuration check hart ext trigger case,,
1680,0f0798a374841d9661dd41765c8be47855302548,aul Rigge <rigge@berkeley.edu>, 2019-03-12 20:41:52 -0700, , make rocket publish single jar put macro hardfloat single jar instead published separate jar,,
1681,e641024b6e6306a0dfbf584c518a836ce68b8bf9,enry Cook <henry@sifive.com>, 2019-03-12 20:20:42 -0700,1870, merge pull request 1870 johningalls sifive pguntagbits trait def pguntagbits,,
1682,2703138d4c0fbbf634573538e572a158e10dfa87,esley W. Terpstra <wesley@sifive.com>, 2019-03-12 15:25:13 -0700, , tlsram add support integrated atomic alu,,
1683,373df63de2c50eaf00dd762d52898ad51ddc78e3,ohn Ingalls <john.ingalls@sifive.com>, 2019-03-12 11:37:40 -0700, , trait def pguntagbits,,
1684,57eef8a17b55e17f8b3c36a2e0debdf52d55c0a8,enry Cook <henry@sifive.com>, 2019-03-11 11:02:44 -0700,1867, merge pull request 1867 base tile enhancement refactor basetile obviate,,
1685,79e58d4faad7afd9b21c9bba7dc29bcb7a640576,aul Rigge <rigge@berkeley.edu>, 2019-03-09 10:35:02 -0800, , bump hardfloat clean build 1865 hardfloat used require chisel testing published scala 2.11. rocket scala 2.12 meant build system needed workaround make hardfloat use scala 2.12 used part rocket hardfloat test updated use chisel workaround longer needed commit bump hardfloat submodule clean build.sbt use scala 2.12 makefrag use 2.12.4,,
1686,08a6be29f9a2f94b3e612878e4deac067e113cd8,enry Cook <henry@sifive.com>, 2019-03-08 14:41:43 -0800, , groundtest tracegentile also need private constructor visibilitynode,,
1687,2e5268f4a25eda0d9b75f98b00c9c9f953de413a,ndrew Waterman <aswaterman@gmail.com>, 2019-03-07 23:37:58 -0800,1866, merge pull request 1866 fix cflush line fix per line cache flushing,,
1688,2632d1e64b84e8a18b53dcdab5873b1a3b4c5d92,enry Cook <henry@sifive.com>, 2019-03-06 15:56:57 -0800, , tile refactor param trait key replace encapusulate parameter augmentation within basetile simplify tile input constant provide impls remove,,
1689,da2300a0c393e549184381af07c953a0f682a175,enry Cook <henry@sifive.com>, 2019-03-06 10:05:33 -0800, , tile,,
1690,1dd1cac14b0d25170df26d36e23db718d85eca22,ndrew Waterman <andrew@sifive.com>, 2019-03-06 18:34:01 -0800, , fix cflush.d.l1 rs1 engage release state machine release outstanding partially revert hacky way nacking subsequent request,,
1691,ab97c89d38842860a26c76cbdf469b0ef00b2115,enry Cook <henry@sifive.com>, 2019-03-05 15:04:11 -0800, , tile add visibilitynode basetile,,
1692,b6011902e4701be7612dd2267e7a48a3d6260350,enry Cook <henry@sifive.com>, 2019-03-05 15:00:58 -0800, , tile generic connecttlslave basetile,,
1693,4c2c15e138a761f142a428fac74565e3cc054b4e,ndrew Waterman <aswaterman@gmail.com>, 2019-03-05 14:29:01 -0800,1862, merge pull request 1862 flush line fix per address cache flushing evict line twice,,
1694,fbb9aae8a4f6d9c0cf26727b90e9b5599068827d,ndrew Waterman <andrew@sifive.com>, 2019-03-05 02:59:13 -0800, , fail misaligned pmp check mode even apply actually affect correct mode software technically necessary spec compliance,,
1695,cf9d8e11a222f89b93df903bdd7f0fccbf45c3ae,aul Rigge <rigge@berkeley.edu>, 2019-03-04 20:17:26 -0800, , add flag rocket conditionally use maven deps 1835 conditionally depend chisel default depend subproject directory chisel3 environment variable defined use maven dependency,,
1696,3f962e9a3df7b96c3cf9782fb3691dbfad67fbfa,ndrew Waterman <andrew@sifive.com>, 2019-03-04 15:55:20 -0800, , per address cache flushing evict line twice,,
1697,44138e3417ca4650022e21c9612302325fe5b703,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-03-01 21:48:04 -0800, , adding rangefilter gating expression 1859 adding rangefilter gating expression,,
1698,ac8cb040c84d5e84b28bebacbc1bd4f16daa1d89,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-02-28 20:40:50 -0800, , changing riscv tool hash latest master 1858,,
1699,0ba94f4f6640c8ca6adc6d518789bba15fec017a,ndrew Waterman <aswaterman@gmail.com>, 2019-02-27 14:15:55 -0800,1857, merge pull request 1857 mmio corrupt permit execution past corrupt uncached response,,
1700,e356db51bc6862f6a4d7239c825efffeaa4a51cd,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2019-02-27 11:43:18 -0800,1852, merge pull request 1852 omecc fix object model make omecc omenum type,,
1701,642830db1baaf4881cb276c882dad2b0549d8094,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-26 18:41:43 -0800, , add new regfield apply function 1856 adding option regfielddesc,,
1702,4784c3f405bd353b00d8b2049a8d274304dcc389,ndrew Waterman <andrew@sifive.com>, 2019-02-26 15:01:59 -0800, , permit execution past corrupt uncached response,,
1703,d2e96b7c6a41bb13e4f6770d358f4d9b0ff5789c,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-23 19:16:16 -0800, , fix 1855,,
1704,cf67a65d420655d8f95f4fb398849b904bc170f4,ndrew Waterman <aswaterman@gmail.com>, 2019-02-23 18:46:47 -0800,1854, merge pull request 1854 mimpid parameter make mimpid csr value parameter,,
1705,d1403b0a2e201ac407c0b496825d6b859f99c0b4,ndrew Waterman <andrew@sifive.com>, 2019-02-22 15:32:26 -0800, , allow cflush retire release acks collected bug fix eventually help powering cache,,
1706,8b79991c8f57a8fbd26b1f207ed92d578418dd73,ndrew Waterman <andrew@sifive.com>, 2019-02-22 15:09:30 -0800, , make mimpid csr value parameter,,
1707,bc5eeea38a02c8f3bd3d7faa6e155ec390a9e873,dit Khanna <udit.khanna@sifive.com>, 2019-02-21 17:07:51 -0800, , make omecc omenum type,,
1708,d29c1ac9b6a38ac5fb4ef578a213e32b38f09ed6,ndrew Waterman <aswaterman@gmail.com>, 2019-02-20 17:04:54 -0800,1849, merge pull request 1849 fpu clock gate move fpu load pipeline register ungated clock domain,,
1709,bb5cae70d8ca12bce5248f288633bc7eb2bde73e,ndrew Waterman <andrew@sifive.com>, 2019-02-20 12:05:37 -0800, , move fpu load pipeline register ungated clock domain avoids clock fpu mmio load right load come back,,
1710,a05728c4fab84a13585e14ac684b47c875b17b57,ndrew Waterman <aswaterman@gmail.com>, 2019-02-16 19:43:55 -0800,1846, merge pull request 1846 frontend clock gate improvement increase number situation frontend clock gated,,
1711,af5dbd5de0714ce1e97f55d72d86e7169fcb54e1,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-15 18:00:55 -0800, , add external global interrupt 1845 add external global interrupt,,
1712,c569908857c4bf7aa18cb820aa40c9de13c489f8,ndrew Waterman <andrew@sifive.com>, 2019-02-15 15:50:04 -0800, , increase number situation frontend clock gated fetch queue need fill currently possible certain code sequence make fetch queue flow control exact rather conservative removing software constraint,,
1713,105780efe8af7199d83a7080585b6c166e6cecf8,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-14 19:26:25 -0800, , fix 1844,,
1714,a9be0e73346171f3ed102dd9b11a78d79400b07f,enry Cook <henry@sifive.com>, 2019-02-14 18:21:20 -0800,1843, merge pull request 1843 bump firrtl bump firrtl,,
1715,3f3aa354693ccf2f1e115c0307af97c6e22a8098,ack Koenig <koenig@sifive.com>, 2019-02-14 15:17:07 -0800, , bump firrtl summary change async reset register support minor improvement constant propagation code generation minor performance improvement add mverilog compiler minimal optimization,,
1716,b7ff1b5dd3f0cc4119df84ace10b95152fd9edcf,leb Gagarin <gleb61@gmail.com>, 2019-02-13 19:30:07 -0800,1842, merge pull request 1842 extend clocked trait,,
1717,15b4354392d711b817b023b6162368438d7c7c12,leb Gagarin <gleb@sifive.com>, 2019-02-11 16:34:06 -0800, , extend clocked trait,,
1718,313cd1ff7e35c5b39fa44e738466f0bbbe1dfc08,rik Danie <43764516+erikdanie@users.noreply.github.com>, 2019-02-12 20:10:20 -0800, , vivado bram fix 1838 testing fix correctly generate brams vivado added case maskpid fixed typo,,
1719,c3e03be0f5880d21df1014f5d7c8086cd1664fb4,egan Wachs <megan@sifive.com>, 2019-02-12 20:08:06 -0800, , busblocker add regfielddescs control port 1839,,
1720,f924d1cff3e6e10e01eeeb8d17ea63fdf0237e6a,enry Cook <henry@sifive.com>, 2019-02-12 20:07:34 -0800, , tile add unifymanagers basetile 1837,,
1721,e6aaca28b71a77a0c29f2cd378d630da313e12fd,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-12 16:27:33 -0800, , omisa user fix 1836,,
1722,f58f8c96b2fe963facb2161d0e5f827713055014,enry Cook <henry@sifive.com>, 2019-02-12 10:49:15 -0800, , axi4 add 1833,,
1723,91e8bab27d115139c88def3854aa766403427476,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-12 01:03:03 -0800, , global 1824 adding global storage component logical tree,,
1724,53dc5d2b8bcef41616373a751f6e9f0ae78d5eeb,somlo <gsomlo@gmail.com>, 2019-02-11 21:16:40 -0500, , ports.scala add comment capping test harness mmio 4kb 1831 signed gabriel somlo gsomlo gmail.com,,
1725,3753ede1a6b843f930a6c5819a35834f3ce7fd20,leb Gagarin <gleb61@gmail.com>, 2019-02-09 15:53:32 -0800, , dtm accept dmi response busy 1829 accept dmi response dmi busy error bit set debugtransport code cleanup,,
1726,75f8ab8240315852b8031b294fb73cfddc1a5018,ndrew Waterman <aswaterman@gmail.com>, 2019-02-09 15:49:05 -0800,1830, merge pull request 1830 cflush addr support cflush.d.l1 rs1 address argument,,
1727,468098971455b9a160d69f1b56bbf831c5008667,ndrew Waterman <andrew@sifive.com>, 2019-02-08 23:57:58 -0800, , support cflush.d.l1 rs1 address argument rs1 flush whole cache rs1 flush line containing address rs1,,
1728,4c1292f96b6968c1cf464dc72af62f1443d6bfab,ndrew Waterman <andrew@sifive.com>, 2019-02-08 23:57:34 -0800, , check write permission cflush.d.l1 address,,
1729,8eca7c49f9fe18582b9b64bf83a0f4c1502d6ffc,ndrew Waterman <andrew@sifive.com>, 2019-02-08 23:52:10 -0800, , add per line flush support,,
1730,e59b2844bcfc2657c66e05ebee31c85c49253838,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-02-08 10:31:17 -0800,1820, merge pull request 1820 fix generator generator support rocket tile case,,
1731,15655632858c1102c6e8a634dec710ff92ec2736,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-02-08 09:34:58 -0700, , added flag expose optional disabledebug input 1823,,
1732,6f4f14b86cb2b39f0b32f4291a7408384e3f399d,ndrew Waterman <aswaterman@gmail.com>, 2019-02-08 00:56:04 -0800,1821, merge pull request 1821 tlb qor get tlb parity check critical path,,
1733,441d7f6862aaa6d4e51ccb809440ac86c575b4e6,dwardcwang <edwardcwang@users.noreply.github.com>, 2019-02-07 18:15:16 -0800,1817, avoid import chisel3.core 1827 close 1817,,
1734,c0333f8de6ef5a8d91ea5c717907627a29d860f5,ack Koenig <jack.koenig3@gmail.com>, 2019-02-07 14:10:26 -0800, , add utility groupbyintoseq use instead groupby determinism 1825,,
1735,e831ca315142efd4b5cc820af9f261b116392441,erek Pappas <35471038+derekpappas@users.noreply.github.com>, 2019-02-06 16:12:59 -0800, , name fix tim 1822,,
1736,8ce3887c78411c5b7980811ffdb3d9d5f87c61fa,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2019-02-06 13:38:35 -0700, , debug added halt group 1744,,
1737,2727c8e73b946d6d148daed96588a66a41c6d622,ndrew Waterman <andrew@sifive.com>, 2019-02-05 19:07:57 -0800, , get tlb parity check critical path,,
1738,5a84844360b094002b3876d5f5684661d0a5565d,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-02-05 13:08:18 -0800, , divminlatency 1819,,
1739,a2d25a17769231901df2a8beb9e70052eeec486a,egan Wachs <megan@sifive.com>, 2019-02-05 13:00:10 -0800, , add config parameter 1818 psdtestmode add config knob psd bundle broadcast update field type,,
1740,e22df2ff912b572e605c4a501ec307e7a4c462df,lbert Chen <albert.chen@sifive.com>, 2019-02-05 03:31:58 -0800, , generator support rocket chip case,,
1741,f52950325b813242c4c7dc1c9c8bbaa826ccb552,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-02-03 16:00:56 -0800,1812, merge pull request 1812 adding cover point pmp permission access,,
1742,f923a082b22cee1f14d950d70657bc9d60115fc4,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-02-03 16:00:40 -0800,1815, merge pull request 1815 removing csr.r measure accessing csr,,
1743,0dc7ede275ffef8a16323512982d17dd962b491f,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-02-01 16:30:51 -0800, , removing csr.r measure accessing csr,,
1744,178a93b587e742bd4bab38051016f522fc61d93a,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-02-01 16:21:58 -0800, , indenting loop,,
1745,182178d9436f6327983b30a003abdea214325680,immy Situ <web@jimmystone.cn>, 2019-02-02 06:36:49 +0800, , bump verilator v4.008 1762 bump verilator 4.008 update verilator opt user friendly update thread number unittest design travis test,,
1746,f5ce1543f9aef5e701411139d1c257849a963cb1,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-31 21:56:46 -0800, , unicode fix 1813,,
1747,cf048eb4812aab5829f76a6dff4d2f9f9d88dff4,ndrew Waterman <aswaterman@gmail.com>, 2019-01-31 19:27:13 -0800,1786, merge pull request 1786 qor minor qor improvement,,
1748,2b64cbcc1486781fb3d36c74578d02d6bc5cdbe0,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-01-31 15:12:04 -0800, , correcting string passing,,
1749,53b88546e32673b00b8dfa3e291effb0f75bdeab,somlo <gsomlo@gmail.com>, 2019-01-31 17:44:29 -0500, , asyncreset iverilog requires named initial block randomize 1807 simulating iverilog get error message assignment _rand module initial block variable declaration unnamed block requires systemverilog provide name initial block syntac already supported simulator allow also running simulation iverilog signed gabriel somlo gsomlo gmail.com,,
1750,346ba318d14d0556d7ff0b03e61324fd248be328,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-01-31 14:26:57 -0800, , adding missing library,,
1751,b704835189ed3a42ca0ff8dd284c145aa2ad2e7e,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-01-31 13:59:32 -0800, , change made suggested review,,
1752,de26108e13acc24f0b411225f6e18cd619a57d8d,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-01-31 13:13:27 -0800, , adding cover point check pmp access set,,
1753,5b761a12cd14cd50e4b933de458389b2fb9896c1,ndrew Waterman <andrew@sifive.com>, 2019-01-29 12:27:01 -0800, , fix faulty assertion derp,,
1754,007229f74b60defcfcb2a8bc6a2061cabc769bcd,ndrew Waterman <andrew@sifive.com>, 2019-01-26 16:11:31 -0800, , fix ecc mmio interaction,,
1755,228498ded61a85d8888ca1748facfa5f4dd26893,ndrew Waterman <andrew@sifive.com>, 2019-01-22 14:18:13 -0800, , make work synthesis use,,
1756,58db99deb2f166720d28c84b5572e06f7df92cdb,ndrew Waterman <andrew@sifive.com>, 2019-01-21 17:27:58 -0800, , replicate ecc encoder remove arbiter ecc critical path,,
1757,d5faae05a121ca26032e915570c27fdd662a85c3,ndrew Waterman <andrew@sifive.com>, 2019-01-17 22:48:11 -0800, , reduce critical path hazard check,,
1758,3ba15f82c447d6468dab102f89a1329dfb6aed74,ndrew Waterman <andrew@sifive.com>, 2019-01-17 01:28:45 -0800, , reduce delay ecc s2_nack resp.valid,,
1759,8ef996aff00cb999bf611170606d8d475343e131,ndrew Waterman <andrew@sifive.com>, 2019-01-16 18:32:12 -0800, , improve ecc qor removing post ecc word mux instead merged way mux,,
1760,e1b4f5ad37c5fce9e2c023cb9ee7f82b0f68d161,ack Koenig <jack.koenig3@gmail.com>, 2019-01-30 18:44:51 -0800, , replace tobool asbool 1809,,
1761,84252d24451f204c1daa6c17183b37ab5354ab14,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-30 12:03:30 -0800, , scala plic fix1 1800,,
1762,aba57734413f8a631bbad87d9e86e71e6cfc5a14,ndrew Waterman <aswaterman@gmail.com>, 2019-01-29 20:32:53 -0800,1806, merge pull request 1806 pmp reset encapsulate pmp reset,,
1763,c3bdbd8adaf6511b5c40a3b64a8449478618c113,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-29 11:31:33 -0800, , add docname 1802,,
1764,9a0f4df75a17201c4d3b497659089cad6ea6eab6,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-01-29 10:00:07 -0800,1808, merge pull request 1808 bumping riscv tool,,
1765,3e7beb866d45fad6351ce6b8eb710dc7952cc31f,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2019-01-28 17:44:20 -0800, , bumping riscv tool,,
1766,d859a1c0486fb4136078993706a805f3762c77b6,ndrew Waterman <andrew@sifive.com>, 2019-01-23 11:39:53 -0800, , encapsulate pmp reset,,
1767,e86a4df663641d037902aab1a1189dd155cbd6f3,ndrew Waterman <aswaterman@gmail.com>, 2019-01-25 11:15:54 -0800, , support delegation misaligned illegal instruction trap 1799 facilitates moving emulation code mode trusted codebase,,
1768,b4f732fc9ffd7c7c4b559986fd3d135871fdff4e,enry Cook <henry@sifive.com>, 2019-01-24 19:19:23 -0800, , subsystem add fragmenter tile slave port bus blocker control 1801,,
1769,1d947b6653bdf875c8661f75eb73391366078b5a,leb Gagarin <gleb61@gmail.com>, 2019-01-22 14:22:26 -0800, , added hascoremonitor trait hastiles trait 1797 moved class util package,,
1770,8eec2204cf7357ec30b6412d835dfc47f8f0b442,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-21 16:41:36 -0800, , debug interface 1794 adding cjtag,,
1771,c15bfe49d556bd91b05a9c6d5d0efdadea5cf6b0,lbert Chen <40366337+albertchen-sifive@users.noreply.github.com>, 2019-01-21 10:08:44 -0800, , remove require eccparams 1792,,
1772,b9b95f493ab406e62871e6fd038a3959ea49172f,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-18 23:33:12 -0800, , adding missing type 1791,,
1773,fb5ac3848006efbb8416ae6908618703f3ce34d7,liaksei Chapyzhenka <alex.drom@gmail.com>, 2019-01-18 11:08:07 -0800, , added per channel bufferparams case class axi4 1787,,
1774,4b378418721b0a892aa82e04566929ff2eb71fb8,leb Gagarin <gleb61@gmail.com>, 2019-01-17 10:19:13 -0800, , relax assertion debug.scala allow dmactive used exit busy state 1782,,
1775,68380eb9c3e31bab760db60bfba0813c6a535c51,ndrew Waterman <aswaterman@gmail.com>, 2019-01-17 10:02:08 -0800,1784, merge pull request 1784 seip clock gate respect seip wfi clock gate,,
1776,508dd91184edd3161989e4fbcda4546bc2e44d58,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2019-01-17 09:33:44 -0800,1783, merge pull request 1783 fuzzing plusarg rename ahb_fuzzing plusarg,,
1777,d79cd122527aeeadc994d19ddfd5d7955b55ebec,ndrew Waterman <andrew@sifive.com>, 2019-01-17 02:34:27 -0800, , avoid excess tag write flush,,
1778,976a8aa163cfb90eff45eef9c5ac015caf9eea20,ndrew Waterman <andrew@sifive.com>, 2019-01-16 18:32:12 -0800, , respect seip wfi clock gate,,
1779,c1c3f7356c418a293685315c20236d6481d69e77,andeep Rajendran <sandeep.rajendran@sifive.com>, 2019-01-16 17:21:22 -0800, , rename ahb_fuzzing plusarg,,
1780,e0c622cc50ebf839a4183e3636a4822ab8ad1d71,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2019-01-16 15:23:54 -0800,1781, merge pull request 1781 fuzzing plusarg add plusarg option disable fuzzing,,
1781,e9aa5c5123000ac4b14a5562127d5dccd1f81f0c,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-16 11:17:20 -0800, , adding register 1773 adding register,,
1782,0b57334e1853501f5f1a26135abfe66ccdd16922,andeep Rajendran <sandeep.rajendran@sifive.com>, 2019-01-16 10:18:53 -0800, , add plusarg option disable fuzzing,,
1783,772a8a475d81bb22d2e6294be2d7a59e9e39192c,esley W. Terpstra <wesley@sifive.com>, 2019-01-15 20:05:50 -0800, , axi4fragmenter splitting burst impact inflight transaction 1780,,
1784,6bbcf622a363d6aa1296d60683f4cf73081db2a0,ndrew Waterman <aswaterman@gmail.com>, 2019-01-15 16:59:47 -0800,1776, merge pull request 1776 qor minor qor improvement,,
1785,79c3d9880a3fed93d1713192fcb2d839c878e739,ndrew Waterman <andrew@sifive.com>, 2019-01-15 14:46:33 -0800, , fix typo fragmented superpage handling code,,
1786,c76bb44e32eaebcc8d7ecac9f02be766cbdc5eba,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2019-01-15 11:11:47 -0800, , move 1772 changing getomcomponents called flow,,
1787,a9a90afd6b8a9139327c7cba49d7cc493584b1a0,ndrew Waterman <andrew@sifive.com>, 2019-01-11 22:27:41 -0800, , minor qor improvement s2_xcpt need drive many thing,,
1788,ad61beed8a4c7593bc91f0c8ea51e927616b50f8,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2019-01-11 17:47:27 -0800,1775, merge pull request 1775 trace node name trace suggestname trace node,,
1789,af7d05ce9be9e434d6daef7dd5c5d5d53cc02dd1,yan Macdonald <rmac@sifive.com>, 2019-01-11 13:25:12 -0800, , trace suggestname trace node,,
1790,89637f6945dcd3a7f625b3d87ca585f8f6f051a8,ack Koenig <jack.koenig3@gmail.com>, 2019-01-08 12:48:44 -0800,1770, merge pull request 1770 bump chisel bump chisel3,,
1791,b4c7188413febd38fe9d8dd29117682dfe69af7d,ack Koenig <koenig@sifive.com>, 2019-01-07 17:30:24 -0800, , bump chisel3 summary change basic bundleliteral support add lit option method extracting literal improved numbering _t_ undeprecate log2up log2down boringutils synthesizable cross module reference seq data illegal bundle override ignoreseq mixedvec module inlining flattening support verilog memory loading access module port via support big ints stack trace trimming tobool asbool improved uint emission,,
1792,e3a9ee30f278c8a5cf4160cc72051dd19c30f819,ndrew Waterman <aswaterman@gmail.com>, 2019-01-03 17:19:30 -0800,1761, merge pull request 1761 fix 1752 move tvec bit zapping,,
1793,050f926f99f4196b7fc3173cc854c4e4bb47abcc,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2019-01-02 14:50:02 -0800,1766, merge pull request 1766 bump riscv tool change bumping riscv tool spike change,,
1794,e72d383930796c3782cf10a88bff9eb0c539f07e,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2019-01-02 11:00:09 -0800, , bumping riscv tool spike change,,
1795,b29af78096090637ad72c485cd16cf57cefae53c,ndrew Waterman <aswaterman@gmail.com>, 2018-12-23 18:30:52 -0800,1763, merge pull request 1763 pmp reserve pmp combination,,
1796,7f6b4c65ba73e5b4a5e40b4c82773fcbd95e402f,ndrew Waterman <andrew@sifive.com>, 2018-12-21 13:23:05 -0800, , reserve pmp combination post v1.10 amendment spec http github.com riscv riscv isa manual commit,,
1797,e21266dc6a0f8bd8fb922221a9b8353682e58ffc,ndrew Waterman <andrew@sifive.com>, 2018-12-20 02:04:53 -0800,1752, move tvec bit zapping address simulation pessimism problem synthesis result either way simulation value held register prior first write might appropriate bit zapped random initialization resolve 1752,,
1798,18792a889d6174feee58e80696e8589831026502,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-18 14:29:13 -0800, , fix 1745 diamond problem fix,,
1799,af7545c356cffdc457f08352e55ea0356c75c669,enry Cook <henry@sifive.com>, 2018-12-17 11:00:06 -0800, , tilelink sram ecc notification sram access 1755,,
1800,4f0ca76fa52b0191ccb0a90194cbcf0b3d60dac0,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-15 01:36:03 -0800, , fixing diamond problem 1748,,
1801,4d8c68038a7af7499830f6090e253ba09718ca99,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-12-14 16:28:29 -0800,1740, merge pull request 1740 trace bundle bridge bundle bridge trace interface,,
1802,ba59b3abf68252d147e53c0892bec4033447ba21,yan Macdonald <rmac@sifive.com>, 2018-12-14 13:45:25 -0800, , bundlebridge fix api bug,,
1803,ad7ce4797e5284b56d47da52586fd6bd95519445,yan Macdonald <rmac@sifive.com>, 2018-12-14 12:45:46 -0800, , trace add directionality trace bundle,,
1804,c60d724bbf5545514b1a0695483794052b53b1dc,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-14 12:33:34 -0800, , adding dcache 1754 adding dcache tim,,
1805,e178d488fc86d37b297a8eb86060c3ab62a87508,ack Koenig <jack.koenig3@gmail.com>, 2018-12-13 18:45:10 -0800, , bump firrtl json4s sbt 1739,,
1806,63c00973c190125384bf370b188fe768af43c5cc,yan Macdonald <rmac@sifive.com>, 2018-12-13 13:46:21 -0800, , merge remote tracking branch origin master trace bundle bridge,,
1807,6eac64c73a3795e0557f0717d3205ade22e8dc8f,leb Gagarin <gleb61@gmail.com>, 2018-12-12 20:18:51 -0800, , revert core monitor bundle 1746 1750 reverts commit,,
1808,dd89f987cb34486f6388108be58b3e8a88bcbe78,ndrew Waterman <aswaterman@gmail.com>, 2018-12-11 16:32:54 -0800,1741, merge pull request 1741 breakpoint chain implement debug trigger sharing chain limiting proposal,,
1809,09e7bd410b1d8950cd8798c65fef265f9df0176a,yan Macdonald <rmac@sifive.com>, 2018-12-11 16:02:27 -0800, , merge remote tracking branch origin master trace bundle bridge,,
1810,c69607cfd5eef076c8fdf26bbbd6343de9b3b1ce,leb Gagarin <gleb61@gmail.com>, 2018-12-11 15:24:19 -0800, , core monitor bundle 1746 removed bundlemonitor moved class package level,,
1811,621ee55f3f7f9acc871492f6645e475172637965,yan Macdonald <rmac@sifive.com>, 2018-12-11 11:16:40 -0800, , trace use broadcast node,,
1812,42750089b3b601be054eae74a8945b4e8173806a,yan Macdonald <rmac@sifive.com>, 2018-12-11 10:51:41 -0800, , merge remote tracking branch origin master trace bundle bridge,,
1813,ec67c4db037543ab05f4e5b7065d7f1be68d4e12,ndrew Waterman <aswaterman@gmail.com>, 2018-12-10 17:01:12 -0800,1743, merge pull request 1743 killknownratio provide modicum tl.a buffering nocrossing case,,
1814,fa5770a28db94c802b7de93141ef5386c17f7d45,ndrew Waterman <andrew@sifive.com>, 2018-12-08 15:29:13 -0800, , take advantage breakpoint chain limit,,
1815,7ee7e39d6a41fb64ce071dcc030ac47ac1372c28,ndrew Waterman <andrew@sifive.com>, 2018-12-10 14:57:53 -0800, , handle case dcache,,
1816,4494e9fb4bb3a8d3d1e7d6856a7f980d79045cad,ndrew Waterman <andrew@sifive.com>, 2018-12-10 14:47:01 -0800, , provide modicum tl.a buffering nocrossing case prevents livelock multi master system,,
1817,df8c8b214bdc9b610ee77cd3a3fcc6e9ec4ca1dc,ndrew Waterman <andrew@sifive.com>, 2018-12-10 14:43:12 -0800, , remove misnamed method knownratio,,
1818,75c1fabf6afc365a380466d596966d11308bb77d,ndrew Waterman <andrew@sifive.com>, 2018-12-10 14:42:53 -0800, , pas dcache use instead knownratio,,
1819,ee8a13b25a616212f8260911e9c28e819fca7543,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-09 22:40:49 -0800, , fix dcache problem 1742,,
1820,a609f01046a09de28f3f1a66bae2872c0015f314,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-09 15:55:34 -0800, , adding dcache icache rocket 1733 adding dcache icache rocket fpu btb refactoring rockettile adding helper method case class icaches optional refactored dcache icache code,,
1821,8f9c42ed80d76bc1920bddc0b847b9f9dfeeb6db,ndrew Waterman <andrew@sifive.com>, 2018-12-08 15:19:53 -0800, , implement debug trigger sharing chain limiting proposal allow chain set trigger belong mode next trigger doe allow dmode set previous trigger belong mode chain set allow chain longer,,
1822,70161085b7b2ee8ea8397973d13a2be2d014f919,yan Macdonald <rmac@sifive.com>, 2018-12-07 17:19:22 -0800, , bundle bridge trace interface,,
1823,dbfb1636abd1f58e948e4c61d86f95dbde62bac1,ndrew Waterman <aswaterman@gmail.com>, 2018-12-07 09:30:57 -0800,1729, merge pull request 1729 dcache qor remove ecc critical path,,
1824,b50561d91e57425c145229cd6950f64ee8e8d693,ichael Maloney <michael.maloney@sifive.com>, 2018-12-05 21:22:34 -0800, , fix url readme.md fpga section 1734,,
1825,165a6f48666593499b23ef11a4d27fec583b92f9,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-05 11:46:12 -0800, , added isa spec 1735,,
1826,6532893798c0df081aa549678bd4ae52e7d866ea,rnie Edgar <43148441+ernie-sifive@users.noreply.github.com>, 2018-12-04 11:34:48 -0700,1715, merge pull request 1715 debug hart array added hart array feature,,
1827,02df475ac16d5114c079b56fc2fd74f393be70e3,rnie Edgar <ernie.edgar@sifive.com>, 2018-11-20 08:03:56 -0800, , added hart array feature,,
1828,29286d9d8283ae12e239b3f7220983669dc08cf2,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-03 19:43:08 -0800, , refactoring 1732,,
1829,bbbe91c2fce6f1548c9ca3bb614dc5f604fa237f,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-12-03 12:45:40 -0800, , new ram 1731,,
1830,0c2664cebe50af8c962e1a44df47cce7c34def93,esley W. Terpstra <wesley@sifive.com>, 2018-12-03 09:46:42 -1000,1730, merge pull request 1730 misc fix fix issue multi chip design,,
1831,6ba11a3159157b3664c742dcc390f3106c2fdb53,esley W. Terpstra <wesley@sifive.com>, 2018-11-30 19:07:33 -0800, , addressadjuster fix untested broken code,,
1832,4e741ebf80ae68da5df80f1fc949561965392494,ndrew Waterman <andrew@sifive.com>, 2018-12-01 20:15:22 -0800, , pipeline ecc tag update path actually save hardware ...,,
1833,6d939b05a8e2405d1bb66384e2bd5c24e42f6fb4,ndrew Waterman <andrew@sifive.com>, 2018-12-01 17:34:21 -0800, , inline arbiter always critical path inlining provides opportunity optimize control path flow note anything useful without invoking firrtl inlineinstances transform,,
1834,c00874c3702165033a3310274ce7c0ee321b2465,ndrew Waterman <andrew@sifive.com>, 2018-12-01 17:33:49 -0800, , remove ecc critical path introduced,,
1835,7990d8ba1e14b386890a10b69e7288d026bc18fa,enry Cook <henry@sifive.com>, 2018-11-30 18:49:17 -0800,1728, merge pull request 1728 tile output interrupt tile notification node,,
1836,c90a809f980adc89b2c91c0e57a4760a149624fe,enry Cook <henry@sifive.com>, 2018-11-30 13:21:52 -0800, , tlram fix notify index bit width,,
1837,57255de6bc29e25a78ba12e3aed5af6680ad8a24,enry Cook <henry@sifive.com>, 2018-11-30 10:07:30 -0800, , tilelink ram notify ecc error,,
1838,714155f2e9961d86ead6bff942659da164a47870,enry Cook <henry@sifive.com>, 2018-11-30 10:06:58 -0800, , ecc add params case class,,
1839,7292969bf95aeb1bb748b51a09b08220a6ee4aa6,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-11-30 08:37:41 -0800, , nomi5 1726 adding getomcomponents port fixing formatting created new cosmetic,,
1840,1ec033af35507d589daaf2ecd6fe01ff4fcd49e7,enry Cook <henry@sifive.com>, 2018-11-29 12:38:32 -0800, , tile tile notification node,,
1841,1f1b35b23b0aa7b9cb5aaeae2a1f7c5cc4a50b5e,enry Cook <henry@sifive.com>, 2018-11-29 12:32:15 -0800, , tile tilecontroladdr tile param named beuaddr,,
1842,ef4c42bea266cb43f8a836cb4ccb09d8ab249786,enry Cook <henry@sifive.com>, 2018-11-29 12:26:56 -0800, , tile trace port exists unconditionally,,
1843,52bc980ed9ce64e59215d52537fbc4e29a3ea5f7,enry Cook <henry@sifive.com>, 2018-11-29 12:20:52 -0800, , subsystem return option intoutwardnode,,
1844,12f45cb08c54c22261126730f4364e96b02f1900,enry Cook <henry@sifive.com>, 2018-11-29 12:15:02 -0800, , interrupt add xbar factory,,
1845,2303e93e57b018c460a4a59219e2799239f127eb,esley W. Terpstra <wesley@sifive.com>, 2018-11-28 19:42:08 -0800, , tile place top chip graph,,
1846,16a94678aabbb7b5c13895820974e17bef448465,esley W. Terpstra <wesley@sifive.com>, 2018-11-28 19:41:14 -0800, , addressadjuster report slave conflicting width,,
1847,b50b1959b5b19aa4405fcddbc7c42cb3b2f80470,esley W. Terpstra <wesley@sifive.com>, 2018-11-28 18:48:16 -0800, , axi4totl always select error device largest transfer,,
1848,e03605a934ee1b276ef9b743fa3f5d1c009788ed,ack Koenig <jack.koenig3@gmail.com>, 2018-11-28 16:25:37 -0800, , bump firrtl 1719 major change target named deprecated  cat herded emitted verilog bug fix,,
1849,ab893da7c223eaaba0f986dccd2b733426fef55d,andeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>, 2018-11-27 20:39:08 -0800,1723, merge pull request 1723 event_covers fix event cover eliminate dead cover,,
1850,c9c3712039f3117212646b4117f362cb17a2d6b0,andeep Rajendran <sandeep.rajendran@sifive.com>, 2018-11-27 15:48:49 -0800, , fix event cover eliminate dead cover,,
1851,f026df71c92c7d4ea7e6b89db363ffc3d85cfdd6,enry Cook <henry@sifive.com>, 2018-11-27 11:09:24 -0800, , tile beu addr rocekt tile param,,
1852,ed9adcbcb59c76c69d53d2e31b9e548e4c912f4e,enry Cook <henry@sifive.com>, 2018-11-27 11:04:53 -0800, , tile move beu rocket tile,,
1853,3915e15833d18124d5edb1332252d68f968a7c0e,ndrew Waterman <aswaterman@gmail.com>, 2018-11-26 17:00:58 -0800,1712, merge pull request 1712 priv stuff priv arch enhancement,,
1854,c3b2815de2863878d3c506ad49cc70ce61ac962f,ndrew Waterman <andrew@sifive.com>, 2018-11-26 14:26:16 -0800, , remove legacy csr name,,
1855,c25598810201aed97655b6616b005a663331e210,ndrew Waterman <andrew@sifive.com>, 2018-11-26 13:20:07 -0800, , add pause hint,,
1856,29954c6ffe3f12e498a94703b212b6fd0a43ad07,ndrew Waterman <andrew@sifive.com>, 2018-11-19 17:29:20 -0800, , optimization drain store buffer merge opportunity pending,,
1857,bbde864bfaede62325d5fca6028c1d8039810c87,ndrew Waterman <andrew@sifive.com>, 2018-11-20 12:35:45 -0800, , optionally expose tile level cease signal,,
1858,2bfe9582de47c390476abc0a6cfefaf5e4bb7766,ndrew Waterman <andrew@sifive.com>, 2018-11-19 17:30:22 -0800, , add advisory signal help pipeline scheduling,,
1859,e9dc7d0fc95a84e6153e93b33223b5b22c6e7d5a,esley W. Terpstra <wesley@sifive.com>, 2018-11-21 19:00:28 -1000, , rationalio set direction work inside chisel3 aggregate 1718,,
1860,c582ed8b3f7f55cc8e419c096ea60edc80aea383,ack Koenig <jack.koenig3@gmail.com>, 2018-11-21 15:33:26 -0800, , fix non determinism tlmonitor generation 1713 groupby considered harmful,,
1861,daefbd0228a1b4c0c0f954d51b4b6cf0621ae336,ndrew Waterman <andrew@sifive.com>, 2018-11-19 17:26:42 -0800, , add optional cflush.d.l1 instruction flush meant power supported system without mode,,
1862,a5dc8d378e7dcdcfcdc914e5fd77b2b844cef464,ndrew Waterman <andrew@sifive.com>, 2018-11-19 17:25:54 -0800, , remove vestigial method,,
1863,fc496819c7ea43cb2889d52833f1796b31c1cd8b,ndrew Waterman <andrew@sifive.com>, 2018-11-19 17:25:25 -0800, , pas diplomatic rockettile rocketcore,,
1864,e88774140cdc3bce4ecfa61a0dddb4a6c8cc9869,ndrew Waterman <andrew@sifive.com>, 2018-11-19 16:27:58 -0800, , add cease instruction retiring instruction instruction retire reset including debugging,,
1865,edb0e6c4dd4a02490cd6e155e1a1b3a29e8dc535,ndrew Waterman <andrew@sifive.com>, 2018-11-12 17:37:42 -0800, , canonicalize name mtval stval satp leave old definition short grace period,,
1866,988df864bf668f25ad3bfee0fc6d015a6e55f291,ndrew Waterman <aswaterman@gmail.com>, 2018-11-21 13:55:36 -0800,1652, merge pull request 1652 debug clock gating clock gate debug module using dmactive signal,,
1867,8a79e6f477b7c842df78d7746d364334269ea8e3,ndrew Waterman <andrew@sifive.com>, 2018-10-01 18:34:37 -0700, , clock gate debug module using dmactive signal,,
1868,089ad89e85db2233e364dc0caa2df8873499f688,esley W. Terpstra <wesley@sifive.com>, 2018-11-20 09:16:03 -1000,1671, merge pull request 1671 power queue power queue,,
1869,1899b6cf6908dbecd389d5d668d3906110e039fb,esley W. Terpstra <wesley@sifive.com>, 2018-11-09 13:36:17 -0800, , support pipe mode well,,
1870,fb89b337a76ba70ab7e56edbc8eac72e18d0348a,esley W. Terpstra <wesley@sifive.com>, 2018-11-19 23:51:55 -0800, , multiportqueue support also degenerate case lane,,
1871,381be05dec86120744b02812a1a5884512a0ca89,esley W. Terpstra <wesley@sifive.com>, 2018-10-25 13:41:33 -0700, , scattergather make possible insert pipeline stage,,
1872,1e7d53cfbef051b79268c92d71447396e21a8fe8,esley W. Terpstra <wesley@sifive.com>, 2018-10-25 13:19:57 -0700, , adjust api reveal total data space available necessary feed forward multi stage pipeline feed lpq,,
1873,7ab6c8e671c12b096b562394e35a6ae09cee714e,esley W. Terpstra <wesley@sifive.com>, 2018-10-23 00:29:08 -0700, , multiportqueue decouple enq deq storage lane,,
1874,405da4b3653bd660cf2dd18fa39a2a7d9e6625b8,esley W. Terpstra <wesley@sifive.com>, 2018-10-23 00:14:57 -0700, , multiportqueue allow dense sparse size differ,,
1875,edd4090aca83fe72bd4783f91532fc49ecb44525,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 22:30:28 -0700, , multi lane port queue support flow,,
1876,58ff2bfb22514938e2a6039207e1fb86126a5aa6,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 22:28:20 -0700, , support flow,,
1877,181dacbc7586e7353e3ce7ac976d8edb29b2c19d,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 19:58:11 -0700, , multiportqueue weaken intra port ready valid coupling,,
1878,164f4fad43e9f1f83915987979f57f4d0440006e,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 19:41:14 -0700, , multiportqueue refactor code provide reusable half adapter,,
1879,7fa5e8822387aa3f89a21a264dd92286c249391e,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 19:25:40 -0700, , scattergather allow direct control summands,,
1880,4d6620e8f62ebee44d929449a0e8ad9f50149502,esley W. Terpstra <wesley@sifive.com>, 2018-10-22 17:52:08 -0700, , multilanequeue fix comment,,
1881,1ab462e9331e76809912c3dffd6a5592793befc6,esley W. Terpstra <wesley@sifive.com>, 2018-10-18 14:43:52 -0700, , multilanequeue queue enqueue variable sized transaction,,
1882,5744792f821c7ff15f54a40627663c74a13b6dd6,esley W. Terpstra <wesley@sifive.com>, 2018-10-18 11:42:52 -0700, , multiportqueue document deviation ready valid,,
1883,2a46fbde33364905ef2f8839ee93b1ac863892da,esley W. Terpstra <wesley@sifive.com>, 2018-10-18 11:41:00 -0700, , multiportqueue improve qor bit,,
1884,3be4620bdb631a288e5dd4de948c368594b38b9d,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 17:19:05 -0700, , multiportqueue leverage scatter gather,,
1885,708ee6c8ff6ebdfc9ad1124d1cc3a3348f282cac,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 15:31:52 -0700, , add ecc support,,
1886,ef2d8b646704845c510a665668f18b84d897401a,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 15:15:19 -0700, , use sram flop suffice,,
1887,c3cd16a2b027a186f8b28466b3a28d7edd2ad57c,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 14:50:57 -0700, , hellacache document well known bug,,
1888,ad6224fb4fe03404a746f160031d8c6c386b74f8,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 14:50:39 -0700, , hook abstraction unit test configs,,
1889,70e0f257f0d3d2878ecdbd4b2e0363c1bca596b0,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 14:33:59 -0700, , support non power sram,,
1890,b37953a768e89cbf540b060b4c8d5d80904f3c4f,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 13:19:45 -0700, , support non power sizing,,
1891,1fa19c23d63291e632506be4b1d58a529a975bd5,esley W. Terpstra <wesley@sifive.com>, 2018-10-17 12:23:57 -0700, , add flop based variant,,
1892,d31cbb84168f4b0c5a9f6b871e75ee85a1cf2419,esley W. Terpstra <wesley@sifive.com>, 2018-10-16 18:50:16 -0700, , first cut implementation,,
1893,4bbfce4978b2275afdad248f38177d064a9b8673,esley W. Terpstra <wesley@sifive.com>, 2018-10-15 15:09:46 -0700, , obsolete,,
1894,14f38d469ecfb06f6b486deb9cf632ff9c4b4e9a,esley W. Terpstra <wesley@sifive.com>, 2018-10-13 02:00:15 -0700, , scattergather helper method sparse dense conversion,,
1895,5d768aa01a21a72ad25600c66c680cabdad84a1b,esley W. Terpstra <wesley@sifive.com>, 2018-10-12 23:54:49 -0700, , prefixsum handy api various prefixsum algorithm,,
1896,9205bd8cecae3e96477aa8032d4e89dbd173bbe7,ichard Xia <richardxia@richardxia.com>, 2018-11-19 22:54:15 -0800,1711, merge pull request 1711 type add hardcoded object model type,,
1897,b6c8c705e4a45786a435ea53c8dbcbf6797ba3ba,ichard Xia <rxia@sifive.com>, 2018-11-19 12:55:23 -0800, , add hardcoded type class,,
1898,bb3e2b7c216acf0221dd84a35fc234e8b8599aab,ichard Xia <rxia@sifive.com>, 2018-11-19 11:50:57 -0800, , add custom serializer omenum,,
1899,b3fbb12ea7169441fd154c99dd21870ec64bcf32,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-11-18 17:31:55 -0800, , scala debug 1710 capture debug module property,,
1900,e627d93fa64c6ea1640915661316b04a91f86029,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-11-15 13:51:54 -0800, , nomi4 1703 adding object model class changed getomcomponents added helper function getomcomponents added omplic omclint,,
1901,7c415eaa26df5081a302cbb1386545340652c472,am Huffman <40582525+samh-sifive@users.noreply.github.com>, 2018-11-15 08:26:41 -0800,1601, merge pull request 1601 remove riscv tool remove riscv tool,,
1902,ee21bb2902e10b77ac4d48b45ecdd7cb7cbfb6d3,am Huffman <sam.huffman@sifive.com>, 2018-11-02 14:41:57 -0700, , change riscv tool install rule checkout order requ rather dependency ensure cached install present used,,
1903,d7cbd1c677b534b1e1259263d576a56cd6db07bb,esley W. Terpstra <wesley@sifive.com>, 2018-08-24 15:49:33 -0700, , remove riscv tool submodule store desired hash riscv tools.hash update makefile rule checkout build using hash,,
1904,ce4fcf333b7ff095331cec6eecaf12ce3963ac18,esley W. Terpstra <wesley@sifive.com>, 2018-11-13 19:04:01 -1000, , generator support using _root_ project 1704 allows take configs multiple package,,
1905,eb1063467fbd1507e55f0eaee226565b6672d768,enry Cook <henry@sifive.com>, 2018-11-10 23:23:08 -0800, , tilelink remove nodenumberer splitter 1701,,
1906,840d2a2226319c50fc6d0d7bd1186c00dd8df511,enry Cook <henry@sifive.com>, 2018-11-09 15:25:26 -0800, , device maskrom helper object attach instead trait 1698 device maskrom helper object attach instead trait maskrom remove unused param key,,
1907,9ac2d897c92b9dd212cb3407bb72adba9f315003,ndrew Waterman <aswaterman@gmail.com>, 2018-11-09 12:28:20 -0800, , respect ptw access exception signal 1700,,
1908,05ccbffaa926cc157665b02c7e0d56f4c4186e14,esley W. Terpstra <wesley@sifive.com>, 2018-11-08 14:11:48 -1000,1697, merge pull request 1697 multi chip coherence multi chip coherence,,
1909,24838ee772decae5d385af73513ba9bff7f6188b,esley W. Terpstra <wesley@sifive.com>, 2018-11-08 12:50:18 -0800, , addressadjuster use bundlebridge chip_id,,
1910,0cd6c99bf352cb5a1c412c4a38bdbfff191750ad,esley W. Terpstra <wesley@sifive.com>, 2018-11-08 11:48:03 -0800, , bundlebroadcast fan multiple,,
1911,1a7b84cc7cef62505d069342c1c391b83df54127,esley W. Terpstra <wesley@sifive.com>, 2018-11-06 20:30:01 -0800, , parameter prevent stack overflow,,
1912,0f116b65d58e653f4fe891845f0c174f3b25066b,esley W. Terpstra <wesley@sifive.com>, 2018-11-06 20:29:48 -0800, , addressadjust fix constraint bug,,
1913,8260cd8b784f76721571e486c104508767f44d22,esley W. Terpstra <wesley@sifive.com>, 2018-11-06 14:28:09 -0800, , subsystem make possible redirect bus addressing,,
1914,27634c912e3cbfca70bd55e23f7affb6ac9d1d7c,enry Cook <henry@sifive.com>, 2018-11-06 17:17:17 -0800, , subsystem keep pbus frontside wide atomics widened 1692,,
1915,5c34935ac81bb08a66c11becff13dbe287c5fcca,esley W. Terpstra <wesley@sifive.com>, 2018-11-06 09:04:09 -1000,1683, axi4fragmenter support tiny axi4 address space 1695 entire axi4 address space small example 4kb test device possible single axi burst larger available address bit bus handle case gracefully fix 1683,,
1916,bb271f747449be0dd961e792d8279fcfbc4fc84c,esley W. Terpstra <wesley@sifive.com>, 2018-11-06 08:55:45 -1000, , rename component 1696 adding getomcomponents,,
1917,ef63230bdff7413acbb3e61e78941ce14b297bc0,esley W. Terpstra <wesley@sifive.com>, 2018-11-05 18:24:49 -1000, , tlbroadcast fix bug multiple tracker could match response 1690 could triggered whenever source get reused outstanding grantack come back,,
1918,0a3e7c9a12e93be03ffd92ef9775da0a120d0f4e,enry Cook <henry@sifive.com>, 2018-11-05 13:03:49 -0800,1669, merge pull request 1669 grebe nozynq update readme reference fpga zynq,,
1919,df2a964bd3e17a41cd96572251123f08e5a98333,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-11-05 12:49:51 -0800, , object model 1684 added object model case class added function simpledevice added object model json elaboration artifact added companion object omisa factory,,
1920,5627b138aefe3fbb34f05d14fb2b2898011b2e9b,ndrew Waterman <aswaterman@gmail.com>, 2018-11-02 15:09:48 -0700, , add another condition rocket clock enable 1686,,
1921,4c02fcf2d94c6d047f571436832e323eb583a1e9,oran Car <boran@poly-ai.com>, 2018-11-01 23:09:09 +0000, , note compiling custom program 1653 save time link blog newcomer keep banging head wall compile custom example program,,
1922,1ff6f2bebb9f4b2c52f70fce42ad61f4c482fbb1,enry Cook <henry@sifive.com>, 2018-11-01 12:24:49 -0700, , subsystem offer view bus wrapper 1685,,
1923,8aa4a19a174afa09b27fe2e2f364a640ae212c44,enry Cook <henry@sifive.com>, 2018-10-31 15:05:23 -0700,1682, merge pull request 1682 periphery bus atomics subsystem allow peripherybuses support wider atomics,,
1924,f1879b75d46233e108122fb43eee6b55c4fd6788,enry Cook <henry@sifive.com>, 2018-10-31 12:29:19 -0700, , subsystem optional devnulls every bus wrapper,,
1925,2620ba89b1c28f9d2dcded753739f460f3f56e4e,enry Cook <henry@sifive.com>, 2018-10-31 10:55:56 -0700, , subsystem allow periphery bus support wider atomics,,
1926,4f9f3f4f9958c9a667f48ad9791ab3ab3c4e0ee7,ndrew Waterman <aswaterman@gmail.com>, 2018-10-30 14:49:57 -0700,1680, merge pull request 1680 clock gate disable make clock_en_reg disappear clockgate false,,
1927,8f012cc6a295e087ac8e004db6d2990e513cc885,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-10-30 10:02:06 -0700, , allow subsytem multiple core plic external plic 1681,,
1928,6e23d7103150a57acd937ab5559b12101dc9434d,ndrew Waterman <andrew@sifive.com>, 2018-10-29 18:19:32 -0700, , make support non power value,,
1929,f0e40a21d8d11573043bba7ad1d4bd918d587dd6,ndrew Waterman <andrew@sifive.com>, 2018-10-29 15:22:37 -0700, , make clock_en_reg disappear clockgate false,,
1930,5439edc4c43a37fc2bd353bfbb3d88f72deb5575,enry Cook <henry@sifive.com>, 2018-10-29 13:22:00 -0700,1679, merge pull request 1679 subsystem bus connectivity handle subsystem bus child class basesubsystem,,
1931,183e937a6205a8d6192e3be37005a180f9f4526b,enry Cook <henry@sifive.com>, 2018-10-29 09:54:17 -0700,1675, merge pull request 1675 subsystem bus connectivity handle subsystem bus child class basesubsystem,,
1932,89ff3dc548bac617db547877bd2329ea05e80d38,enry Cook <henry@sifive.com>, 2018-10-26 00:54:39 -0700, , subsystem move inter bus coupling child class basesubsystem,,
1933,f65bf8215bd71612ecd58eccba64cd5fc09d6047,enry Cook <henry@sifive.com>, 2018-10-26 00:42:18 -0700, , subsystem consolidate field prune import,,
1934,4a865f16b26f27f1df7e5070d3f02dd7c25532dc,enry Cook <henry@sifive.com>, 2018-10-26 00:27:00 -0700, , subsystem streamline inter bus coupler,,
1935,5d24a3e4f84f22491a802ddc3b2620ad4906782a,enry Cook <henry@sifive.com>, 2018-10-26 00:25:30 -0700, , groundtest prune trait,,
1936,db3ee74e9016efd42dd3a26755d1f9d39a1d0eee,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-10-26 19:29:58 -0700, , fix ... .copy ... use 1677,,
1937,3afb34aefa60d5b30924b0786bec85713734875b,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-10-26 19:29:38 -0700, , optimize away fragmenter minsize maxsize 1676,,
1938,35ea8e1a0206266d39c7534543440d3eb8a2c985,enry Cook <henry@sifive.com>, 2018-10-26 18:33:57 -0700,1674, merge pull request 1674 subsystem bus connectivity move subsystem level,,
1939,a1b5a44d4cc5822d5412dba4ae58fc17de735bda,enry Cook <henry@sifive.com>, 2018-10-25 21:23:33 -0700, , subsystem coherence manager coupler name,,
1940,6af27a6041d06f8d3f3550d38a7a881de6fd45dd,enry Cook <henry@sifive.com>, 2018-10-25 18:49:01 -0700, , config put default error device cbus,,
1941,87205bb14c3af38ec5dc2afb76384401ec989ea3,enry Cook <henry@sifive.com>, 2018-10-25 17:32:26 -0700, , tilelink avoid potential comb loop bypass,,
1942,851efc2f5bf74c1cfd9aebdc9608ec181891336b,enry Cook <henry@sifive.com>, 2018-10-23 11:39:06 -0700, , tilelink add wrapper based factory method common adapter,,
1943,d236de17784e15abd0e7a537e58ab1fd79025a72,enry Cook <henry@sifive.com>, 2018-10-23 00:32:41 -0700, , subsystem cbus,,
1944,081caaab67b685edd7eed99ea0aaf7e370d4d8ab,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-10-24 13:47:17 -0700, , add widthwidget adapter totile 1672,,
1945,fb997f786c628be5781b71c1664a256a265e5cd3,aul Rigge <rigge@berkeley.edu>, 2018-10-23 23:42:18 +0000, , add reference firesim fpga section readme,,
1946,efaefb2405c4650b960c9a61abdef3a53a8a3d4a,egan Wachs <megan@sifive.com>, 2018-10-23 14:42:29 -0700, , debug refactor dmi jtag interface paramterized 1647 debug refactor dmi jtag interface paramterized debug pull dtm instantiation code helper method,,
1947,9510d1c3a97e6936ceccbce5d6e988f27fe3f684,enry Cook <henry@sifive.com>, 2018-10-22 22:33:50 -0700,1673, merge pull request 1673 pbus adjustment subsystem bus tweak,,
1948,d17899a27151c43730165397f34b5824415b93a8,enry Cook <henry@sifive.com>, 2018-10-22 19:09:30 -0700, , subsystem peripherybus built fifofixer,,
1949,bdbe04ffbddf91f384a69645c05f1fb4b91c9ea9,enry Cook <henry@sifive.com>, 2018-10-17 18:53:38 -0700, , subsystem remove obviated vals,,
1950,b41ce1a23a28ea678e96c5129a5f8353674d7a09,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2018-10-19 11:11:01 -0700,1670, merge pull request 1670 bump riscv tool pmp bump riscv tool spike change,,
1951,cb67fb69512e52a9934e9c5087e943b69fe96ae7,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2018-10-18 15:56:53 -0700, , bump riscv tool spike change,,
1952,bec31cea9a51730698f27280a24b2bdc8359d321,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-10-18 15:41:12 -0700,1666, merge pull request 1666 albertchen sifive expose signal expose signal,,
1953,a2d905ef1311c4aca814f0939ed5200e52228818,aul Rigge <rigge@berkeley.edu>, 2018-10-18 19:20:48 +0000, , update readme reference fpga zynq fpga zynq deprecated move reference sifive freedom,,
1954,b21c7879b3ea22f69cb8457109561f37c225f8ea,esley W. Terpstra <wesley@sifive.com>, 2018-10-14 19:56:12 -0700, , travis increase timeout unit test minute 1667,,
1955,2090038380a5a4fae2038940d7e4026a9def8e1f,esley W. Terpstra <wesley@sifive.com>, 2018-10-14 09:30:08 -0700,1664, merge pull request 1664 banked xbar banked tilelink,,
1956,30b9de1765b041db07252fbfa1d6827db884edd7,esley W. Terpstra <wesley@sifive.com>, 2018-10-13 11:46:03 -0700, , xbar flip regiontype check,,
1957,6db7c3413502f60ff0792572722b165bd43f2729,esley W. Terpstra <wesley@sifive.com>, 2018-10-12 15:54:08 -0700, , tlxbar fanout arbitrate cross bank connection,,
1958,19f673c1c2ef1cc71d1117c254363946d7ba1482,esley W. Terpstra <wesley@sifive.com>, 2018-10-11 18:07:35 -0700, , rocket fix tinyconfig,,
1959,9d9da91e25c90db61aa22db546119cec97000dd2,bert Chen <albert.chen@sifive.com>, 2018-10-11 17:28:43 -0700, , fix whitespace,,
1960,36a59c4b57625ef9a9aa11c5426a95e7483425cb,bert Chen <albert.chen@sifive.com>, 2018-10-11 16:48:57 -0700, , make signal public,,
1961,7e831c7cd9773546cae7a25102c191b850256e61,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 17:40:16 -0700, , bankbinder truncate transfer size banking granularity otherwise could transfer cross bank,,
1962,060b264d667c8df54d965d0bd877d383686bb606,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 15:07:44 -0700, , subsystem refactor membus use new banking glue code,,
1963,d5abec10cfcd36fa9f52365af6d878e679f867b4,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 14:23:18 -0700, , probepicker improve qor degenerate case,,
1964,31acc6678316a889528925547b3c7521d4ba0631,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 14:00:07 -0700, , probepicker support banked cache one tag bit,,
1965,9b9716406c130aeb5d87c1504cda4b21c820b897,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 12:54:45 -0700, , bankbinder chopp physical region banking,,
1966,e2b62cdaf287ca21fb51163a6e6382080ff15ede,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 12:11:48 -0700, , tilelink add visibility parameter indicates master access,,
1967,616160d8cd44a1d77c1c7587552ce0c988f85493,esley W. Terpstra <wesley@sifive.com>, 2018-10-10 11:31:40 -0700,1662, merge pull request 1662 offchip coherence chip coherence,,
1968,d9dece9e337b573f566cc2aa24c7c59bcd815639,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-10-09 22:30:22 -0700,1663, merge pull request 1663 fix plic fix hastiles case plic doe exist,,
1969,030e908e3e1caafc0cb49143e8683bb0c87ff688,enry Cook <henry@sifive.com>, 2018-10-09 22:17:35 -0700, , busbypass allow acquires error,,
1970,6ad02510318856b5e8097f06386c288f842b4294,lex Solomatnikov <sols@sifive.com>, 2018-10-09 17:26:15 -0700, , fix hastiles case plic doe exist,,
1971,7adee96ae265f0f11d3b2104e8dbfae22bee64df,esley W. Terpstra <wesley@sifive.com>, 2018-10-09 16:44:04 -0700, , mastermux support bypass master device,,
1972,a91e311c64c61eb1a809dc2f23f2aec429639eeb,esley W. Terpstra <wesley@sifive.com>, 2018-10-09 13:43:15 -0700, , busbypass factor flight tracker common helper,,
1973,c8a94607a055d1c7a98361bdaa67e687e3eb08b6,esley W. Terpstra <wesley@sifive.com>, 2018-10-09 13:20:39 -0700, , debug improve graphml output bus mastering option enabled,,
1974,b8bf7eadcc104920f8959278e275a8d988deef9a,esley W. Terpstra <wesley@sifive.com>, 2018-10-08 19:24:26 -0700, , devnull support discontiguous address range,,
1975,b101c6d0afdfcb6f37d4868a64781225376cb8ab,esley W. Terpstra <wesley@sifive.com>, 2018-10-08 16:48:24 -0700, , tilelink claim memory acheable unless actually cached,,
1976,8bc87c747e094d5cb3cb1d27134026622731456e,esley W. Terpstra <wesley@sifive.com>, 2018-10-08 16:08:22 -0700, , addressadjuster add mechanism switching local remote,,
1977,987453ceba5e63618217a87415386d9e5d9646fa,esley W. Terpstra <wesley@sifive.com>, 2018-10-04 16:06:45 -0700, , add useful utility shadowing device,,
1978,e2c52a5fdfa831fd6575a61d5d54f7980119d8d3,esley W. Terpstra <wesley@sifive.com>, 2018-10-08 16:07:28 -0700, , tilelink make requirefifo accept,,
1979,80d1bdc16f6296176499a36b913ccdce07f30a1a,esley W. Terpstra <wesley@sifive.com>, 2018-10-08 15:51:56 -0700, , addressset add support set difference,,
1980,96f7be566a8372368c23f98e76a149c23d7400fe,enry Cook <henry@sifive.com>, 2018-10-07 10:03:06 -0700, , subsystem still put error sbus 1661,,
1981,2c1ad08b7fb9beb80634839bdcf0e914dadf11dc,enry Cook <henry@sifive.com>, 2018-10-06 15:59:19 -0700,1656, merge pull request 1656 better hint better hinthandler,,
1982,4d90a46e59398f75680bc5159e9c0f0a0a093b87,enry Cook <henry@sifive.com>, 2018-10-04 11:50:50 -0700,1650, revert revert merge pull request 1650 error device reverts commit,,
1983,bb7c40c64702ad0dd362dd5effe1c5ea3ee0146b,egan Wachs <megan@sifive.com>, 2018-10-05 11:36:08 -0700,1658, merge pull request 1658 resuming desc debug fix resuming desc,,
1984,7fa64a919d81dfd195e3775feb5032926bcaf635,ndrew Waterman <aswaterman@gmail.com>, 2018-10-04 18:20:02 -0700,1659, merge pull request 1659 mimpid establish mimpid scheme set initial value,,
1985,a0a5771c42636c2bab31aca0071c3cbf30d462eb,ndrew Waterman <andrew@sifive.com>, 2018-10-04 14:57:38 -0700, , establish mimpid scheme set initial value every time bless release rocket chip set mimpid current date bcd string e.g. 0x20181004 today,,
1986,8d89923c04ed3b01fd9c951f456923bb89cae9d7,ndrew Waterman <aswaterman@gmail.com>, 2018-10-04 14:50:18 -0700, , allow mvendorid csr overridden 1657,,
1987,e3804facc0fbd43cf370d57c1b577fce344a7380,esley W. Terpstra <wesley@sifive.com>, 2018-10-04 13:47:23 -0700, , toahb cut a_valid d_valid improved qor,,
1988,f438a37cf95e2203d296ab7b41821e14c354d59e,egan Wachs <megan@sifive.com>, 2018-10-04 13:16:30 -0700, , debug fix resuming desc correct one reg field description resuming address,,
1989,e007c813c7bf617aa303d966855812171f731d67,esley W. Terpstra <wesley@sifive.com>, 2018-10-03 17:58:11 -0700, , tltoahb add direct support hint ahb doe support putpartial often connects device side effect get hinthandler provide hint support ahb slave therefore support hint directly,,
1990,ca22c209cbef7c0896ab1185c0813329171a4fdf,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 22:46:24 -0700, , hinthandler add support get translation well,,
1991,79b392377dc854bae5d361a4ee7c2b4df4c5261d,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 13:23:59 -0700, , hinthandler rewrite simpler hardware,,
1992,d898b3662eee0a02ee57b7cdf80c4af1ee61ca29,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 12:52:27 -0700, , tilelink enhance trivial arbiter reduce nothing,,
1993,d3bc1341aa767057434dae286644da12aacddc41,ndrew Waterman <aswaterman@gmail.com>, 2018-10-03 19:49:13 -0700,1648, merge pull request 1648 clock gating rocket clock gating,,
1994,afd93df40e3a9b4196a1c75487ec9e0db6c747f3,ndrew Waterman <andrew@sifive.com>, 2018-10-03 17:25:51 -0700, , fix clint msip register addressing finish work started,,
1995,696955394adc823cd537f7ed032e986387f2dded,ndrew Waterman <andrew@sifive.com>, 2018-10-02 18:51:53 -0700, , fix clock gating bug,,
1996,056967203989cc36b135115cbbd002ddf3bf8757,ndrew Waterman <andrew@sifive.com>, 2018-10-02 01:24:28 -0700, , add scie,,
1997,dbe65d79e724a0b0d234cd767dae4480a6c2fa44,ndrew Waterman <andrew@sifive.com>, 2018-10-01 20:13:55 -0700, , clock gate pipeline miss,,
1998,c30c89b798ca4f842ecfe5b1d6708cf1cec81fff,ndrew Waterman <andrew@sifive.com>, 2018-09-30 20:41:52 -0700, , use vec instead seq better naming,,
1999,3b8674dde75e8ef76137faccab2679bb8c1f5a62,ndrew Waterman <andrew@sifive.com>, 2018-09-30 00:28:12 -0700, , clock cycle counter clock gated ... wfi,,
2000,123cb0ae15624cfe6ee8f7fc822f020f8f8e611f,ndrew Waterman <andrew@sifive.com>, 2018-09-29 19:59:53 -0700, , clock gate fetch unit,,
2001,180e19223ff73601ee0b0f387f7a689709c87208,ndrew Waterman <andrew@sifive.com>, 2018-09-27 17:11:39 -0700, , clock gate fpu instruction pipeline,,
2002,5186119e5b794cf25cdd4989d0e4440cab42278b,ndrew Waterman <andrew@sifive.com>, 2018-09-27 17:10:54 -0700, , clock gate rocket core wfi miss,,
2003,00ba2ff8ad79647d81baba807dc07c0b0f85863e,ndrew Waterman <andrew@sifive.com>, 2018-09-27 17:06:03 -0700, , make boot rom mask interrupt wfiing,,
2004,9a30c4ba067c442cedcdac38b4399a21efa6ef2e,ndrew Waterman <andrew@sifive.com>, 2018-10-03 12:51:14 -0700,1650, revert merge pull request 1650 error device reverts commit reversing change made,,
2005,ff722d83b061589a0db9d7b2fd2a6b0df52d2fde,ndrew Waterman <andrew@sifive.com>, 2018-10-03 12:50:57 -0700,1654, revert merge pull request 1654 better hint reverts commit reversing change made,,
2006,c9f5f417b912e03993825e2ee0b6a7faea7f1688,enry Cook <henry@sifive.com>, 2018-10-03 11:07:15 -0700,1654, merge pull request 1654 better hint better hinthandler,,
2007,72d55465ac89b3725765708228d7327a71dc83b7,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 22:46:24 -0700, , hinthandler add support get translation well,,
2008,cde972dbc3be379c5fd93a4c40eafa225028a5c8,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 13:23:59 -0700, , hinthandler rewrite simpler hardware,,
2009,19439d6f9652ddda039ed6751dc5dd45aecf70f1,esley W. Terpstra <wesley@sifive.com>, 2018-10-02 12:52:27 -0700, , tilelink enhance trivial arbiter reduce nothing,,
2010,1d95fcc882b1761ad2d0a2572dc8938aca805ef1,urali Vijayaraghavan <vmurali@sifive.com>, 2018-10-02 11:26:23 -0700, , changed ipiwidth make clic_address clint_address msip byte addressable 1651,,
2011,8d4aa8287d7952d430475b3e49c6a0c0591e2ff5,ndrew Waterman <aswaterman@gmail.com>, 2018-09-30 21:30:43 -0700,1650, merge pull request 1650 error device refactor devnulldevices provide within tlbuswrappers,,
2012,001572ca74acb1a923e88a72866fa7197ada41b7,enry Cook <henry@sifive.com>, 2018-09-30 01:19:55 -0700, , tilelink detailed fragmenter requirement,,
2013,1121226259a63cfd0b6746f86d7aab1b1b0a1114,enry Cook <henry@sifive.com>, 2018-09-30 01:17:53 -0700, , diplomacyl lazyscope tostring,,
2014,4d6d00022a7e4aeb72c743d63ad08f7f554b5304,enry Cook <henry@sifive.com>, 2018-09-30 01:17:23 -0700, , tilelink refactor error device,,
2015,b688dc7164580b8c5b4965488d1a25ecc2561528,ndrew Waterman <aswaterman@gmail.com>, 2018-09-30 01:07:35 -0700,1649, merge pull request 1649 scie add simple custom instruction extension,,
2016,fcfedefc09db3397edec730c64bc5043d35f7e09,ndrew Waterman <andrew@sifive.com>, 2018-09-29 16:02:36 -0700, , add simple custom instruction extension enables adding custom instruction operate register i.e. additional architectural state version support combinational unit fit pipeline place integer alu extended support stage pipeline multi cycle operation,,
2017,8b27d1832d8447b9dd32113252ac6edd87732b8c,enry Cook <henry@sifive.com>, 2018-09-25 21:59:04 -0700, , tlzero responds atomics,,
2018,ef62d937433b2dbdac2e43e910cf598dddef4575,enry Cook <henry@sifive.com>, 2018-09-27 08:55:57 -0700, , registerrouter require pow2 size 1646,,
2019,d587ae4f4c3501adbf31e00eee253dd5efe55cbf,rendan Sweeney <mehnadnerd@gmail.com>, 2018-09-26 16:04:26 -0700, , adding exclude fire decoupledhelper 1645 adding argument fire decoupledhelper exclude anything previous way fire false.b broken previous change requiring excluded included forced hack adding dummy value since excluding false.b hack avoids issue entirely providing straightforward safe way excluding nothing,,
2020,50bb13d7887e5f9ca192431234b057ae9d8edb6c,avid Biancolin <biancolin@eecs.berkeley.edu>, 2018-09-25 17:51:41 -0700,1643, merge pull request 1643 update run recipe improve generated run recipe,,
2021,896f9f78c6087093f4f4d7f01c4435e82bd43126,avid Biancolin <david.biancolin@gmail.com>, 2018-09-25 14:30:11 -0700, , improve generated run recipe reduce failure print failure cause,,
2022,9112e6cd282106291ee72749878a0c9c2c74222a,ndrew Waterman <aswaterman@gmail.com>, 2018-09-25 12:40:05 -0700,1642, merge pull request 1642 custom csr custom csr enhancement,,
2023,eb7c319c53103cb47a139be03e5a6f844ba3322c,ndrew Waterman <andrew@sifive.com>, 2018-09-24 23:01:35 -0700, , add chicken bit csr use clock gate reset value conservative clock gate,,
2024,cd5e11674186260aba0285cd0a210e4abd4f0ac4,ndrew Waterman <andrew@sifive.com>, 2018-09-24 19:23:48 -0700, , refactor customcsrs extensibility beyond rocket,,
2025,7038875bc4dd1c750a4db7db8502909527f90c78,ndrew Waterman <andrew@sifive.com>, 2018-09-24 19:09:14 -0700, , fix whitespace,,
2026,83540637ba8d173d3f5645f6d9799e39b6cb51c8,ndrew Waterman <andrew@sifive.com>, 2018-09-24 16:59:50 -0700, , set marchid mean rocket,,
2027,58c2b417127e0ff29f020195d027f326e008a6aa,ndrew Waterman <andrew@sifive.com>, 2018-09-24 16:59:10 -0700, , factor rocket specific aspect customcsrs,,
2028,aedb7ca882a1fc3a43b101c88a7560f745a75e87,lbertchen-sifive <40366337+albertchen-sifive@users.noreply.github.com>, 2018-09-24 12:55:50 -0700, , firrtl doe remove blackboxes port default 1630,,
2029,fe116541a697fc2e293c08084bda214c9cbf3b84,ndrew Waterman <andrew@sifive.com>, 2018-09-23 17:20:31 -0700, , change coarse grained napot pmps match spec flaw spec current proposed fix http github.com riscv riscv isa manual commit,,
2030,17f3d9bdbadca7e184ee7ce01b9688c07c4ddfa0,ndrew Waterman <aswaterman@gmail.com>, 2018-09-22 19:50:03 -0700,1638, merge pull request 1638 dcache clock gate improvement,,
2031,2983a867ce76e7248139b1cd13bec419bb8f2c60,ndrew Waterman <andrew@sifive.com>, 2018-09-20 14:54:50 -0700, , optionally clock gate ptw,,
2032,75ee5f01df63437244079718a23d1ddde716ad13,ndrew Waterman <andrew@sifive.com>, 2018-09-18 22:27:58 -0700, , fix another starvation case,,
2033,88f5fe93e347987e406742f7438be1568bdb67ab,ndrew Waterman <andrew@sifive.com>, 2018-09-20 13:24:00 -0700, , separate ptw arbitration request valid signal get rid critical path,,
2034,8f1e1be817c6ef7d2066f60aaecd97b5782a3a42,ndrew Waterman <andrew@sifive.com>, 2018-09-20 12:39:34 -0700, , refactor clock gating make totally local,,
2035,a67271804b59114501fea6bd53aca7e781ea18c7,ndrew Waterman <andrew@sifive.com>, 2018-09-19 01:46:04 -0700, , make hellacache implementation overridable,,
2036,7ebb55cf2c1c9dae503db544470062a829c1d0aa,ndrew Waterman <andrew@sifive.com>, 2018-09-12 12:00:46 -0700, , support overriding indexing function dcache,,
2037,06eb72008e336a7314395d19ffe232d8fb18ffe6,ndrew Waterman <andrew@sifive.com>, 2018-09-12 12:03:20 -0700, , add uint helper,,
2038,981c62819526bdd3db6635b60b97452b5f108c33,ndrew Waterman <andrew@sifive.com>, 2018-09-13 17:40:13 -0700, , automatically clock gate idle,,
2039,4c23c6e9c4a6495814e2ecc306cb9004bc6ea8f9,ndrew Waterman <andrew@sifive.com>, 2018-09-13 17:38:47 -0700, , add clockgate black box sample implementation,,
2040,c9546121530cf2557d2b0dba3595438ca7c6d564,ndrew Waterman <aswaterman@gmail.com>, 2018-09-19 16:58:01 -0700, , ignore scounteren csr mode present 1634,,
2041,9395db14989e3790576e9f8b2729f7151a071cb6,egan Wachs <megan@sifive.com>, 2018-09-19 09:42:21 -0700,1633, merge pull request 1633 mpsse_flush riscv openocd fix mpsse_flush issue,,
2042,874dfcb565d0476a291860ecc4a464bdca6ce961,egan Wachs <megan@sifive.com>, 2018-09-12 09:58:09 -0700, , riscv openocd fix mpsse_flush issue,,
2043,9d8a3674bfca31a5b239da4d5d7a2ff65fca0a61,enry Cook <henry@sifive.com>, 2018-09-13 14:48:35 -0700,1628, merge pull request 1628 periphery bus atomics periphery bus atomics multiple master,,
2044,4a56fcb17b3d8c76574e7e7cc8920f9f9af55218,ndrew Waterman <aswaterman@gmail.com>, 2018-09-12 09:29:40 -0700, , support i.e ignore zero width regfields 1629 semantic value supporting ignoring reduces corner case handling burden regmapper user,,
2045,8e40356c18f14c9f154104b66a082fd4654f4491,rendan Sweeney <mehnadnerd@gmail.com>, 2018-09-11 22:34:50 -0700, , decoupledhelper require excluded bool actually contained 1622 meant address http github.com rocket chip issue 1616 written jack also help catch error made using decoupledhelper,,
2046,71ce87bfec8458e7c0e4d4c83e56f560596a7eb7,enry Cook <henry@sifive.com>, 2018-09-11 18:46:30 -0700, , tilelink encapsulate zero device,,
2047,47a8f239d1fa0ed90dbd3565f883e21a8d347f54,enry Cook <henry@sifive.com>, 2018-09-11 11:47:59 -0700, , subsystem peripherybus insert atomics coupled master,,
2048,836c736a2967bfc7f4d8378f30ea302afa413043,ndrew Waterman <aswaterman@gmail.com>, 2018-09-11 09:07:02 -0700, , add missing rvc rvq instruction opcodes list 1626,,
2049,a3419df73d4121cf9f2230efe09dc17db02b3ee8,lbertchen-sifive <40366337+albertchen-sifive@users.noreply.github.com>, 2018-09-10 15:05:04 -0700, , update firrtl 1617,,
2050,cf29601a9896de44deae4332bd817dc1e155c7ff,ndrew Waterman <aswaterman@gmail.com>, 2018-09-10 13:48:22 -0700,1624, merge pull request 1624 lrsc fix hold bus aggressively instruction,,
2051,c89de4ed0f29601469ce04be3192909fdf8fab2f,ndrew Waterman <andrew@sifive.com>, 2018-09-08 22:07:20 -0700, , using page size pmp granularity apply constraint pmas,,
2052,587badd5261ac6a2824f9d70fafc26f60020fb33,ndrew Waterman <andrew@sifive.com>, 2018-09-07 18:25:14 -0700, , hold bus aggressively instruction,,
2053,504972bf699e48972b2b74a3bf18b76b5ba17e20,ihao Yu <19884013+sashimi-yzh@users.noreply.github.com>, 2018-09-11 01:41:46 +0800, , tile basetile generate according fpu.flen 1625,,
2054,6434c7e4d11c712b43adab747377b4ec1fb9d1ff,oshua Smith <38439792+jsmithsf@users.noreply.github.com>, 2018-09-07 21:58:46 -0700, , package uint rotateleft 1623 add rotateleft function uints add rotateright function sequence,,
2055,c8527c614436708c9d9092216144e120f286cd26,enry Cook <henry@sifive.com>, 2018-09-07 18:11:37 -0700, , tilelink verbose requires,,
2056,27ea5b674c53299c274a1f7a9af9d56bbae05337,enry Cook <henry@sifive.com>, 2018-09-07 18:11:00 -0700, , tlfilter masked cache wont grantt,,
2057,7552cda6f279e33da1307eff0e6dde95e7677f98,egan Wachs <megan@sifive.com>, 2018-09-07 07:58:47 -0700,1619, merge pull request 1619 bump debug tool riscv tool bump revert openocd watchpoint behavior,,
2058,f9b0dd69f3d2ef0798bfea2dd83d56e9693f3150,egan Wachs <megan@sifive.com>, 2018-09-06 21:01:27 -0700, , riscv tool bump revert openocd watchpoint behavior,,
2059,3e554ca58dc5e5485c6c9ae13a19d9ff150aeda4,egan Wachs <megan@sifive.com>, 2018-09-05 15:55:32 -0700,1615, merge pull request 1615 bump debug tool bumpd riscv tool pick new version openocd debug test spike,,
2060,911d8a65f8acb07456b891885ed538246a18bef7,egan Wachs <megan@sifive.com>, 2018-09-05 11:23:17 -0700, , bumpd riscv tool pick new version openocd debug test spike,,
2061,c278d8b2765f493e31ca80a3a0f423c84b0612be,ndrew Waterman <aswaterman@gmail.com>, 2018-09-04 17:52:14 -0700, , fix support pmp granularity byte 1613 fix support pmp granularity byte respect fpu nack signal load fix waw hazard load memory mapped region,,
2062,65058d296ed062d8520537fbe6c64efe43a4da8f,ndrew Waterman <aswaterman@gmail.com>, 2018-08-31 18:51:31 -0700,1609, merge pull request 1609 ssip sip.ssip writable delegated,,
2063,7b352b6e132ab0ecb1bbc8f0ff304291071e852c,ndrew Waterman <andrew@sifive.com>, 2018-08-31 16:37:23 -0700, , use maximal mtvec alignment regardless interrupt count slightly hardware allow alignment function number interrupt confounds software isa permit either choice,,
2064,b6a496630b27d93b100c942daa8ab38b1c1b08da,ndrew Waterman <andrew@sifive.com>, 2018-08-30 13:16:48 -0700, , tie unused arbiter signal better care reduces control cost inside arbiter,,
2065,918aacc3717cf188149228c4c9248fca44687d85,ndrew Waterman <andrew@sifive.com>, 2018-08-30 13:07:28 -0700, , sip.ssip writable delegated matter usual linux use case match spike fixed isa spec little ambiguous correct behavior least way sip sie csrs behave,,
2066,07799f8fd536ccecbfba16760f1d9b1742184c11,egan Wachs <megan@sifive.com>, 2018-08-30 06:56:52 -0700,1606, merge pull request 1606 custom debug snoop diplomatic diplomatic version debug custom interface,,
2067,44bb374a2a494d29f456be8f47c210acf9440f8a,egan Wachs <megan@sifive.com>, 2018-08-21 13:11:05 -0700, , debug allow implementers connect additional signal read via custom abstract register command debug fix bug custom interface debug custom supported read access time write debug make sink node periphery trait custom connection hook debug diplomacize custom paramters connection debug make custom connection diplomatic debug custom invert polarity since shoudl view source debug use better edge bundle accessor pattern debug diplomacy prefers node called node,,
2068,8724f5f4eaabc5aa1aee3bb3685d53b2e6bf1389,ndrew Waterman <aswaterman@gmail.com>, 2018-08-28 22:22:41 -0700,1605, merge pull request 1605 fix custom csr allow non rocket core reuse page table walker,,
2069,11e3566733e4f400723a728c2402f7635577a499,ndrew Waterman <andrew@sifive.com>, 2018-08-28 13:46:48 -0700, , pipeline buserrorunit path,,
2070,3e2b223086dc152966e30df2b3c190294314e292,ndrew Waterman <andrew@sifive.com>, 2018-08-28 13:37:18 -0700, , add grant signal,,
2071,37af7d7f6d441b6fae6fdd49b3e5a9585067dd67,ndrew Waterman <andrew@sifive.com>, 2018-08-27 22:50:01 -0700, , tlb ptw finish implementing superpage fragmentation pmpgranularity page size doe right thing,,
2072,9550a812767dcf68cd481c58da086e48a9da4cac,ndrew Waterman <andrew@sifive.com>, 2018-08-27 11:38:59 -0700, , allow non rocket core reuse page table walker branch prediction mode csr addition broke core use ptw attempted dynamically cast coreparams resolve using ptw mean pas custom csrs around,,
2073,25b5a25b75d759eae2d7dad95c8729cd07628e7b,esley W. Terpstra <wesley@sifive.com>, 2018-08-25 22:48:04 -0700,1603, merge pull request 1603 fix regression fix recent regression master,,
2074,a858178beaaea0f42399d4bfb8d3940df2f0261a,esley W. Terpstra <wesley@sifive.com>, 2018-08-25 18:44:41 -0700, , tilelink add alwaysgrantst diplomatic parameter,,
2075,a66b9ab331933cfeb3f688e262736ac12842e776,ndrew Waterman <aswaterman@gmail.com>, 2018-08-25 13:01:58 -0700, , bump riscv tool temporary workaround 1604,,
2076,e894d0ebfe1589000980db4b353d0367a80f11e6,esley W. Terpstra <wesley@sifive.com>, 2018-08-25 03:31:19 -0700, , asyncqueue singleton still need safety one half queue reset pointer still need stabilize,,
2077,e659622e988ad45bf98a7979a228d113b61cd583,esley W. Terpstra <wesley@sifive.com>, 2018-08-24 22:17:14 -0700, , revert bump riscv tool corrected riscv test 1602,,
2078,ff7465d2c4da39df8dac60260e287f87ee3febcf,ndrew Waterman <aswaterman@gmail.com>, 2018-08-24 16:49:09 -0700, , fix buserrorunit regression 1600 broke investigate regression testing catch,,
2079,cefe11d37155b35a4e191ccb41ce8b539d93525b,ack Koenig <jack.koenig3@gmail.com>, 2018-08-24 14:56:42 -0700, , bump firrtl 1599,,
2080,050db2cdb1589de7464e70d7e45fed04fb415424,ndrew Waterman <aswaterman@gmail.com>, 2018-08-23 21:59:26 -0700, , add optional custom branch prediction mode csr 1596 csr 0x7c0 bit behaves normal branch predicted taken bht updated written regardless value flu btb,,
2081,07ca490f4c41efbe117917f2b8297374282c4736,esley W. Terpstra <wesley@sifive.com>, 2018-08-23 18:19:15 -0700,1592, merge pull request 1592 narrow async narrow async crossing,,
2082,b271174c7fe0b4865cc1c59f15a98e4e18ffd93f,enry Cook <henry@sifive.com>, 2018-08-23 17:23:27 -0700,1583, merge pull request 1583 periphery helper miscellaneous update bus adapter,,
2083,d91f4c827838f1ae78ae6b5ec6b39effb837a649,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2018-08-23 17:08:55 -0700,1591, merge pull request 1591 bump riscv tool corrected riscv test,,
2084,762b85543a61a20c93562cabac546b4bb6f844b2,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-08-23 19:10:50 -0400, , add issue template based chisel firrtl 1502 signed schuyler eldridge ibm.com,,
2085,9ed92389eb79578551e91c3146687ef5a7c2569e,esley W. Terpstra <wesley@sifive.com>, 2018-08-22 20:53:57 -0700, , tlisolation support narrow data,,
2086,886ae3a0261584231ea650822e875e72fa7c5a13,esley W. Terpstra <wesley@sifive.com>, 2018-08-22 17:21:25 -0700, , asynccrossing add narrow crossing unit test,,
2087,df94b82aa611ce129686979f1c5166c7358031b2,esley W. Terpstra <wesley@sifive.com>, 2018-08-22 17:21:15 -0700, , asyncqueue convert chisel3,,
2088,60ad6d8ee2895d910b1a05612045744e285236b1,rivatsa Yogendra <srivatsa@gamma06.internal.sifive.com>, 2018-08-22 17:11:47 -0700, , bump riscv tool corrected test,,
2089,5d301fe56dce7d4661712fa00c207b4359283433,esley W. Terpstra <wesley@sifive.com>, 2018-08-22 16:26:30 -0700, , diplomacy propagate async crossing params highest api layer,,
2090,6bc4e42f5e82df4d0ba53a172764e5cc063092e1,esley W. Terpstra <wesley@sifive.com>, 2018-08-22 15:15:00 -0700, , asyncqueue refactor use modern style params bundle composition,,
2091,d1ca62b8c774fcfaf6e6dfa37ba306e1a79a5027,enry Cook <henry@sifive.com>, 2018-08-22 13:33:50 -0700, , device flatten rename key,,
2092,f888b145d2ef5cb60f3cc9117ebcae83dfc89f93,enry Cook <henry@sifive.com>, 2018-08-21 13:37:20 -0700, , system periphery bus atomic support optional default,,
2093,ff055a49aa9441f4dde61c9ed038a5334a7ceaee,enry Cook <henry@sifive.com>, 2018-08-17 00:07:28 -0700, , debug helper attach method,,
2094,80feadba72f4e7e42e0df663c112dba30e8a3f81,enry Cook <henry@sifive.com>, 2018-08-15 23:00:28 -0700, , subsystem connect pbus cbus,,
2095,0fc71ef3ac2aa4811769350f067882e0d37139c6,enry Cook <henry@sifive.com>, 2018-08-15 10:33:52 -0700, , tilelink enrich named filter named filter descriptive name comment,,
2096,a34826fad28fa32a4276d1a4f5caba63426f0656,ndrew Waterman <aswaterman@gmail.com>, 2018-08-21 22:32:09 -0700,1550, merge pull request 1550 ssp timing several qor minor generator functionality improvement rocket related utility,,
2097,1d46b6a65d34f90736c147ca06dad4ed82ed5451,ndrew Waterman <andrew@sifive.com>, 2018-08-20 18:28:00 -0700, , ameliorate buserrorunit critical path,,
2098,2acb9010ed7a70a9daf306c4fe6e7f8eec22c334,ndrew Waterman <andrew@sifive.com>, 2018-08-18 22:00:29 -0700, , provide counter write enable output csrfile,,
2099,c4225b1d24f67a23478c78812d3ecd4376a93a99,ndrew Waterman <andrew@sifive.com>, 2018-08-16 15:11:01 -0700, , fix tag ecc critical path move ecc encoders input side arbiter rather output side allows encoding proceed parallel computing arbiter control signal critical path,,
2100,96791f11de1ed249a0566d0d278e5ccc29b0ea2a,ndrew Waterman <andrew@sifive.com>, 2018-08-15 19:39:24 -0700, , improve ptw qor,,
2101,b2e7f342b7d6acf78cca0bb3b1255d9d8be4a94d,ndrew Waterman <andrew@sifive.com>, 2018-08-15 19:39:02 -0700, , qor get io.req.bits.cmd critical path,,
2102,dab7fb907063bfb307a96e1941810fe422db8e00,ndrew Waterman <andrew@sifive.com>, 2018-08-14 20:02:32 -0700, , simplify pmp handling granularity page size,,
2103,9dd8666f6fc749f9f9cac4e95504489003e63abd,ndrew Waterman <andrew@sifive.com>, 2018-08-08 23:22:23 -0700, , sectorize tlb improve qor leverage popularity contiguous virtual mapping reduce number cam port tlb reach,,
2104,4155901b053ca58e67a2b5ba6a2a44ac9b2da967,ndrew Waterman <andrew@sifive.com>, 2018-08-13 15:07:18 -0700, , regularize miss refill request logic,,
2105,fc6892dc0be71477dda44252f493a97958fb45b0,ndrew Waterman <andrew@sifive.com>, 2018-08-13 11:21:19 -0700, , fix pseudolru elaboration degenerate case,,
2106,14cde0ce423f17be90fa7d3386ac31a5245086d3,ndrew Waterman <andrew@sifive.com>, 2018-08-09 19:26:14 -0700, , reduce frequency errant tlb miss,,
2107,e3d5627f2ad9114764a3f1ddfeb2ef2fef3a522a,ndrew Waterman <andrew@sifive.com>, 2018-08-08 17:38:21 -0700, , mitigate three critical path,,
2108,48eae07dcb420c8cc764f3fb3a042d90021927aa,ndrew Waterman <andrew@sifive.com>, 2018-07-24 17:00:16 -0700, , add parameter tune size delay early circuit,,
2109,8c51c17a833b49c78f8a697810ca4a0e31bfbeaa,ndrew Waterman <andrew@sifive.com>, 2018-07-24 16:58:20 -0700, , muldiv report minlatency function parameter,,
2110,2a7b5c8a70a4046ae2fdaed32cb14250b96d4b55,ndrew Waterman <andrew@sifive.com>, 2018-07-24 16:37:51 -0700, , ameliorate s2_kill critical path,,
2111,133ab9be5498ebbb418cd1982dc43842af8b2a27,ndrew Waterman <andrew@sifive.com>, 2018-07-24 16:37:08 -0700, , ameilorate another critical path,,
2112,82af09e0902eee3ea8a0900ddd4071031f8a959e,ndrew Waterman <andrew@sifive.com>, 2018-07-12 00:14:57 -0700, , fix csrfile write port qor issue control change allows write data computation proceed write enable actually known,,
2113,19b569e69a6c9f2b3796ad70892821718055f9c8,ndrew Waterman <andrew@sifive.com>, 2018-07-11 16:47:33 -0700, , mitigate several critical path,,
2114,4e893321caef2271321433c32efea9d38beec4c9,ndrew Waterman <andrew@sifive.com>, 2018-06-26 16:12:43 -0700, , support pipelinewaymux option nways even though really way mux nways still mux sram tl.d uncached load response sometimes profitable pipeline,,
2115,933b32b7815b69c9a04182523dbb5457b4ce5dc6,ndrew Waterman <andrew@sifive.com>, 2018-06-26 14:24:36 -0700, , support rowbits data bit data scratchpad,,
2116,64b7633b820d9718091ee1cdf7da39282d7c13ad,ndrew Waterman <andrew@sifive.com>, 2018-06-20 18:13:43 -0700, , data scratchpad avoid tl.d.data sram connection datapath refilling doe belong dtim also simplify opcode decoding pruning bit,,
2117,32e1320f15395fbe70509025299ed2dc865e2c41,ndrew Waterman <andrew@sifive.com>, 2018-06-20 17:56:34 -0700, , generalize amoalu wrt xlen improve amomin max qor,,
2118,6dba20af8a6af7b17298eedcf640d3f1b6fd3468,ndrew Waterman <andrew@sifive.com>, 2018-06-20 13:10:41 -0700, , remove one level muxing amo ecc path,,
2119,98a36d16a3a50fb7e73ca7a7c5680776c464667b,ndrew Waterman <andrew@sifive.com>, 2018-06-19 01:55:49 -0700, , ameliorate critical path leverage fact nacks unlikely cut path dmem.s2_nack dmem.req.valid dmem.resp.valid tl.d.bits.data,,
2120,2315f4bfd8f2b2ebe645f87dfb63b766e7cb9423,ndrew Waterman <aswaterman@gmail.com>, 2018-08-21 17:44:45 -0700, , bump firrtl randomize_delay macro 1590,,
2121,aeddbe750c926628c4805b934e3ba09fe056b814,egan Wachs <megan@sifive.com>, 2018-08-21 12:53:52 -0700,1588, merge pull request 1588 debug move dmi debug move dmi specific code seperate file,,
2122,b003b5945199cc783022c0dc1f888af33ffb05be,egan Wachs <megan@sifive.com>, 2018-08-21 10:20:22 -0700, , debug move dmi specific code seperate file reduce size debug.scala,,
2123,3e10eabd87ab4066dce4322c4346e50425ef0847,ndrew Waterman <aswaterman@gmail.com>, 2018-08-16 19:26:01 -0700, , enforce shamt type shift rv32 1585,,
2124,eed351a760464abb81237a557087342382ada4e4,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-08-16 13:34:35 -0700,1584, merge pull request 1584 refine async reset reg init modeling model asyncresetreg init reset behavior level sensitive,,
2125,2de2ed42c08865fa84be64384e54ce31a47a3a10,yan Macdonald <rmac@sifive.com>, 2018-08-16 12:09:54 -0700, , model asyncresetreg init reset behavior level sensitive,,
2126,505745e36ab85578f932b9c4c66ce411517ab5ce,ndrew Waterman <aswaterman@gmail.com>, 2018-08-15 23:47:40 -0700, , add missing string interpolation marker error message 1582 one character,,
2127,c75e56b50392438be1fdfa3ce89ad893aae1b692,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-08-15 16:59:00 -0700, , make systembus configurable 1581,,
2128,b20eb70a84ce6929ca3aa2a10b3352f98be7c155,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-08-14 14:14:31 -0700,1568, merge pull request 1568 fix async reset reg race fix asyncresetreg,,
2129,ae7f1acc3c18d1667742f3cbc5be6a88e62d7f66,eborah Soung <debs@sifive.com>, 2018-08-14 13:48:49 -0700, , bumping firrtl 1578,,
2130,592fe534fb8d7243a7ba636a4577c7b018ee131b,ndrew Waterman <aswaterman@gmail.com>, 2018-08-14 11:41:24 -0700, , ignore sfence rs1 argument disabled 1552 using sfence rs1 relies reusing tlb hit path possible hit disabled logic wrong thing simple fix flush whole tlb using sfence disabled important performance case sfence nearly used enabled obvious reason,,
2131,8e7ad59189b53d8a9c098207ac7e508a0be552a5,yan Macdonald <rmac@sifive.com>, 2018-08-14 10:37:44 -0700, , clock simjtag tck initialization reset design properly,,
2132,248c9c963cb4720639b09e87c1c3006f5e4acbb4,esley W. Terpstra <wesley@sifive.com>, 2018-08-10 18:57:36 -0700, , dts support skipping label index 1576 make possible output several dts snippet cat together,,
2133,1b0d1306cdfae297c1e2bd031f2dcfd6a45bae1e,ndrew Waterman <aswaterman@gmail.com>, 2018-08-10 17:45:15 -0700, , interlock fcsr read csrs fpu busy 1574 erroneously masking id_csr_en id_ctrl.fp control signal mutually exclusive fix also optimize stall logic avoid stalling unrelated csr access,,
2134,099bb111de3d80f21d20f7e070d846ddf761c32c,leb Gagarin <gleb61@gmail.com>, 2018-08-10 15:07:46 -0700,1573, merge pull request 1573 core_monitor core monitor,,
2135,120072fb73db8c8a459acd907f061247290eeeb8,ielun Tan <jieltan@umich.edu>, 2018-08-10 11:32:09 -0700,1570, merge pull request 1570 removed buildcore deprecated usage straight call,,
2136,ef3d40a498767a3a7f395d781ebec96eeed30cd2,enry Cook <henry@sifive.com>, 2018-08-10 11:25:02 -0700,1571, merge pull request 1571 coupler name continued tweak bus coupler port get name,,
2137,b7ceebc10a50963cd8e42397bdf7a2ea85e082d9,leb Gagarin <gleb@sifive.com>, 2018-08-10 11:02:31 -0700, , add core monitor rocketcore,,
2138,fa605cfe20538843cb5f0149764cedb676ac549a,leb Gagarin <gleb@sifive.com>, 2018-08-10 11:01:41 -0700, , add class,,
2139,9814ec85cec91469f3ee4d8a7a44ee274c750b3c,enry Cook <henry@sifive.com>, 2018-08-09 21:31:06 -0700, , crossing add extra name node scope,,
2140,1602983199568c681f966346901432f1ebe0f41c,enry Cook <henry@sifive.com>, 2018-08-09 21:20:04 -0700, , subsystem front bus crossing name,,
2141,b60231c00e6cc7ac50b12b6f763815a7d9b51ee0,enry Cook <henry@sifive.com>, 2018-08-09 21:19:33 -0700, , diplomacy lazyscopes valname,,
2142,4f45d77ea4c0729c39fd866fb15cd0445b00d2a5,ielun Tan <jieltan@sifive.com>, 2018-08-09 18:33:31 -0700, , deleted buildcore line per andrew request,,
2143,8c4b464333c8b46a664b0be2474562780229e74b,yan Macdonald <rmac@sifive.com>, 2018-08-07 17:26:44 -0700, , verilator requires asyncresetreg intiailize reset_val,,
2144,14cb87a5d9ca571e1e6ef38c86f64dbd6bce45c4,ielun Tan <jieltan@sifive.com>, 2018-08-09 18:04:03 -0700, , removed buildcore deprecated usage straight call core new rocket instead,,
2145,38d297482079d8405e155706e4205cb519fb7309,equencer <liujiuyang1994@gmail.com>, 2018-08-10 08:23:24 +0800, , change organization sbt 1480 organization sbt meaning groupid maven naming rule stated http guide mini guide naming,,
2146,e936b8bd432d67ae6bea12a89637e4ea8ee5350e,esley W. Terpstra <wesley@sifive.com>, 2018-08-08 22:02:09 -0700, , sram support reg naming dts output 1569,,
2147,94d1b7a36186118ae36a1b04391dc2112a922a35,rivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>, 2018-08-08 10:38:58 -0700,1558, merge pull request 1558 adding_methods adding seq opcode param translation tlmessages,,
2148,32bd5fd9c82e7ab5fb9151bdf4adf6e0dcee320f,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-08-06 16:09:25 -0700, , passing correct seq aquireperm,,
2149,3dbd597f3bcdecd45817ec89063b77b8b4237381,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-08-06 14:28:45 -0700, , passing correct message sequence opcodes,,
2150,922fe9ce542f9e2869aeb2c50374f1de4bed595b,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-08-03 14:20:41 -0700, , moving seq tlmessages,,
2151,b96fff9936163b4b30e09eecf5dcd9ab2c41385b,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-07-31 15:49:02 -0700, , changing map instead printing,,
2152,01c42538337c286d6bc5ff70cd13c28a99885ea7,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-07-30 14:56:43 -0700, , realignment space,,
2153,7b0fdda07645807835d5ea4ce2cfa7847dc06869,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-07-30 14:33:45 -0700, , inserting space allignment,,
2154,edd495a239638eb935afba84632df8fe2736555d,rivatsa Yogendra <srivatsa@gamma07.internal.sifive.com>, 2018-07-30 13:49:14 -0700, , adding method print decode opcode param,,
2155,974ca82b2ec9018b2ac8393da4ab6425e8f3cbc2,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-08-06 11:16:53 -0700,1560, merge pull request 1560 add explicit input clk div add clock divider explicit input clock,,
2156,fcf4c2592be8c0c0b0dc9afa95a90061ce0944c9,enry Cook <henry@sifive.com>, 2018-08-03 08:09:52 -0700, , tile disable monitor slave crossing 1565,,
2157,ead8ea9c236e37b24cce90cba4858a5e990c3695,enry Cook <henry@sifive.com>, 2018-08-02 08:38:01 -0700,1562, merge pull request 1562 periphery helper tile boundary buffer ended wrong scope,,
2158,8715be7e53b1f6e3b1e6f311cbfa5df93e643bb8,enry Cook <henry@sifive.com>, 2018-08-02 01:25:27 -0700, , subsystem master slave bus name,,
2159,0fd0628da7dbf0dc120f8f46fd3fd0be6abad80d,enry Cook <henry@sifive.com>, 2018-08-02 00:16:43 -0700, , subsystem periphery bus crossing scope,,
2160,e67adb557b667057f4ff2431a2a8a264a2771623,enry Cook <henry@sifive.com>, 2018-08-02 00:16:56 -0700, , subsystem front bus crossing scope,,
2161,10082272b24d2444fffe93f1fe2c8df3de03ea39,yan Macdonald <rmac@sifive.com>, 2018-08-01 13:23:26 -0700, , add package import,,
2162,4039b6e9fe17ec3a425b3e89d28824fc598734e1,yan Macdonald <rmac@sifive.com>, 2018-08-01 11:46:21 -0700, , use object instead new class explicit input clock divider,,
2163,852069e177ebf78898e657c989ea441cf4daedf3,enry Cook <henry@sifive.com>, 2018-08-01 11:19:40 -0700, , tile boundary buffer ended wrong scope,,
2164,8059124800630e96ed66045d55c70721dbd35a84,yan Macdonald <rmac@sifive.com>, 2018-07-31 17:28:38 -0700, , add clock divider explicit input clock,,
2165,a6852191e6c2cb1ffd20190344310ddf69361f74,enry Cook <henry@sifive.com>, 2018-07-31 13:50:06 -0700, , subsystem make sbus arbitration configurable 1559,,
2166,2392e7388289916923e1ef8070810656683cb384,enry Cook <henry@sifive.com>, 2018-07-27 13:57:39 -0700,1546, merge pull request 1546 periphery helper revamped register router,,
2167,eb24705fc906d691262e0bb0da7a34a83add1284,enry Cook <henry@sifive.com>, 2018-07-26 14:53:31 -0700, , tilelink print misaligned address requirement failure,,
2168,d88fd91f806467b1e6159ec95c9a1a7d56680e48,enry Cook <henry@sifive.com>, 2018-07-26 14:52:53 -0700, , diplomacy verbose node location requirement failure,,
2169,56a92fb46af68bc8f48010a830af6ea4ce8800f3,enry Cook <henry@sifive.com>, 2018-07-25 15:52:50 -0700, , rename registerrouter,,
2170,0ac53b2eccd64038586fe9c19fe632e3fd93e16a,esley W. Terpstra <wesley@sifive.com>, 2018-07-26 01:11:27 -0700, , tltoapb cut path 1551,,
2171,74af02a85bc28103b5f2cbe73842b955d1ff3d39,enry Cook <henry@sifive.com>, 2018-07-23 20:11:49 -0700, , tilelink refactor multiple trait,,
2172,914b5fa085d36cd01380ea1807786a76b9aa02cd,enry Cook <henry@sifive.com>, 2018-07-23 20:11:13 -0700, , tilelink add specific coupler method buswrapper,,
2173,b6b9afbcc94618d5553411738019d603ef82f1b4,enry Cook <henry@sifive.com>, 2018-07-18 18:43:40 -0700, , tilelink add new api target collapsing peripheral single trait,,
2174,06bafa9095886aa60ced356f026fb5afe8fb0b39,enry Cook <henry@sifive.com>, 2018-07-23 12:15:36 -0700,1548, merge pull request 1548 crossing cleanup refactor tlbuswrapper crossinghelper,,
2175,75ff689e163370361dab4b7cbfa77f2f08e55da1,enry Cook <henry@sifive.com>, 2018-07-22 01:20:21 -0700, , crossinghelper refactor implicit helper class,,
2176,dfe806c0f3f5b41f98b334dbf8e118d641eb1454,enry Cook <henry@sifive.com>, 2018-07-19 19:40:31 -0700, , diplomacy nocrossing,,
2177,e9def93b9750e27473060738c96ae6b4fb222e78,enry Cook <henry@sifive.com>, 2018-07-19 18:32:23 -0700, , crossingwrapper hascrossing,,
2178,59591275fb284fa4741a8aec1166aeb8f88b1805,enry Cook <henry@sifive.com>, 2018-07-19 18:25:41 -0700, , crossinghelper drop protocol type method name,,
2179,6c11dd33a7c1b1ea44406108d753200b5fd88020,ndrew Waterman <aswaterman@gmail.com>, 2018-07-20 18:55:47 -0700, , access make fence stall 1549,,
2180,b5bcdd64548f3c7f82b0a51eadda2a7f4e1eb736,enry Cook <henry@sifive.com>, 2018-07-19 18:18:35 -0700, , crossinghelper move crossing arg method call,,
2181,3c5aa51f494aa0252c8fe32afd7d2e6236569340,enry Cook <henry@sifive.com>, 2018-07-19 16:35:00 -0700, , crossinghelper remove protocol specific wrapper,,
2182,40d949be7126c6301478e1c790dc7d29311d66f2,enry Cook <henry@sifive.com>, 2018-07-19 16:29:46 -0700, , crossingwrapper update deprecation,,
2183,4bc2defd58884f3f0fe934f6de0880bdd62ac2df,enry Cook <henry@sifive.com>, 2018-07-19 14:15:43 -0700, , deprecate hascrossing move put abstract crossinghelper base class diplomacy make concrete replace crossingwrapper,,
2184,2052c07e1db4aaf433a14685feb83ec5c5376b31,enry Cook <henry@sifive.com>, 2018-07-19 13:04:50 -0700, , tlbuswrapper remove protected adapter method,,
2185,cf8ee6b7afae17bec57017c99d5a1a206bbdd658,enry Cook <henry@sifive.com>, 2018-07-19 12:43:10 -0700, , tlbuswrapper,,
2186,1aac5e30b8e0f9ee852d58042db76bb7b08c4247,enry Cook <henry@sifive.com>, 2018-07-19 11:47:34 -0700, , tlbuswrapper remove unused delay node config knob,,
2187,a0be246717cf0c17fea06e74521d808f82984dc9,enry Cook <henry@sifive.com>, 2018-07-19 11:46:04 -0700, , tlbuswrapper unprotect method,,
2188,c2a67b98191a27f3acd73e96b9af692af45e552d,enry Cook <henry@sifive.com>, 2018-07-18 23:14:09 -0700,1545, merge pull request 1545 crossing cleanup bundlebridge crossingwrapper api cleanup,,
2189,87b40e1d6b74c273cd25fd4953959b8c6e7efe64,enry Cook <henry@sifive.com>, 2018-07-18 16:57:33 -0700, , subsystem rely valnames crossing signal name,,
2190,0cb2bb099c9a63c9289a1e694fdd19e4b3ce5a76,enry Cook <henry@sifive.com>, 2018-07-18 16:53:11 -0700, , diplomacy bundlebridge coerce direction,,
2191,a85e905d97c52d0ea62ccd51c11f9ae3e52ab9b3,esley W. Terpstra <wesley@sifive.com>, 2018-07-18 16:19:27 -0700,1544, merge pull request 1544 bundle bridge sugar diplomacy desugar bundlebridge confusing,,
2192,dd0fef1c8054775a7d18a9ffa1ab2dc4d1b643aa,esley W. Terpstra <wesley@sifive.com>, 2018-07-18 14:30:02 -0700, , crossingwrapper add helper constructor name required,,
2193,e0b72c4249c2fe6cb3552301dd51b90c80da301a,esley W. Terpstra <wesley@sifive.com>, 2018-07-18 12:40:07 -0700, , diplomacy desugar bundlebridge confusing sometimes typing better,,
2194,eb72c00b355d025c79d5bd88955a95c9ba4af546,esley W. Terpstra <wesley@sifive.com>, 2018-07-17 18:24:51 -0700, , diplomacy fix flexible binding resolution 1541,,
2195,90d98c53b8286e22d092baa952dd57609722f6cf,enry Cook <henry@sifive.com>, 2018-07-16 14:12:41 -0700,1537, merge pull request 1537 crossing name node clock crossing make api flexible crossinghelper,,
2196,ba2109da0088865461556ca068357640a0b617de,ack Koenig <jack.koenig3@gmail.com>, 2018-07-16 14:00:10 -0700, , bump chisel3 firrtl 1536 chisel3 change direct translation chiselir firrtl driver support emitting protobuf better error message calling return block firrtl change escaped single quote supported extmodule rawparams partial fix removewires reg depends wire parser performance improvement protobuf serialization deserialization fix annotation renaming empty aggregate improved code generation smem wmode mask port inferwidths performance improvement user error longer reported internal error add annotation combinational dependency top level port instancegraph deterministic,,
2197,711bbc2e3cbabc4b614a2da88216824a134d9e6e,ack Koenig <jack.koenig3@gmail.com>, 2018-07-16 11:15:00 -0700, , bump chisel3 firrtl 1536 chisel3 change direct translation chiselir firrtl driver support emitting protobuf better error message calling return block firrtl change escaped single quote supported extmodule rawparams partial fix removewires reg depends wire parser performance improvement protobuf serialization deserialization fix annotation renaming empty aggregate improved code generation smem wmode mask port inferwidths performance improvement user error longer reported internal error add annotation combinational dependency top level port instancegraph deterministic,,
2198,6e298ea00a67248387261253079398c58a32bf67,enry Cook <henry@sifive.com>, 2018-07-14 13:12:54 -0700, , crossing name string instead valname,,
2199,3dd3cfd41cc4354dba5d810aa933320f2b79afe2,enry Cook <henry@sifive.com>, 2018-07-14 12:41:15 -0700, , interrupt add intsyncnamenode intnamenode,,
2200,3b116eddf9a0c8b7b63a8b6417bd0ac3376fcf12,enry Cook <henry@sifive.com>, 2018-07-14 12:31:27 -0700, , axi4 add axi4namenode,,
2201,9838329a05c4050de5f74315bb404214c8bdb91c,enry Cook <henry@sifive.com>, 2018-07-14 12:18:01 -0700, , tilelink add tlasyncnamenode,,
2202,2d5d7ab2937e3cbf5b8b4de2e4316589b705c787,enry Cook <henry@sifive.com>, 2018-07-13 00:41:04 -0700, , crossing lazy val increased backwards compatibility,,
2203,3994cf48d67884e3cdfb7aee86670ee7b42d6e50,enry Cook <henry@sifive.com>, 2018-07-12 22:44:49 -0700, , tilelink tlnamenode valname,,
2204,6a768d0066dcb302ee3a6784975abe4b4182be0c,enry Cook <henry@sifive.com>, 2018-07-12 21:56:40 -0700, , tilelink add tlnamenode helper,,
2205,8300d0bbcf50d062427007e6af99e639b1cc5847,enry Cook <henry@sifive.com>, 2018-07-12 19:35:08 -0700, , crossing helper take crossing type constructor arg,,
2206,57e93a6577cbfd418abbece7f3356be5008e4f19,enry Cook <henry@sifive.com>, 2018-07-12 19:34:40 -0700, , tile give local ints nice signal name,,
2207,7e0bfb6d96c59045ee9a6aede599792f714df7ec,enry Cook <henry@sifive.com>, 2018-06-29 19:23:41 -0700, , crossing insert identify node valnames,,
2208,f3147a86b929d45e609653168f7d82aeab4aa388,enry Cook <henry@sifive.com>, 2018-06-29 17:56:06 -0700, , crossing trait crossinghelper class,,
2209,285dfc1551aa41fb442e54edc2e70b808b83f61f,enry Cook <henry@sifive.com>, 2018-06-29 17:52:36 -0700, , axi4 add,,
2210,aca2f0c3b9fb81f42e4d15c9f27f9479d4dd86fe,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-07-10 17:51:47 -0700, , adding missing dcache tag array sramanno 1535,,
2211,384096a6a73f0e94d6f7bd4bc9cc422e0a213e88,esley W. Terpstra <wesley@sifive.com>, 2018-07-10 17:01:34 -0700,1533, merge pull request 1533 richer dts richer dts,,
2212,90150b88bd2c537365195340a27a866183d04174,esley W. Terpstra <wesley@sifive.com>, 2018-07-10 14:38:59 -0700, , diplomacy respect range key recursive search bus address otherwise end spi cpu address address map,,
2213,2038bda2e25dec4074d59e940b1f75ad5059c0fd,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 18:30:29 -0700, , tile use new device parent mechanism make reg formatting respect address cell,,
2214,20ba0a645dfd2b770341c86da98651a5bec7ceb2,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 18:07:47 -0700, , diplomacy replace simpledevice prefix parent,,
2215,6f33a1be5428d3f0cd4ccc01c3e5e3a1e4f691aa,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 18:00:51 -0700, , diplomacy create resourceaddress integer bus like spi address range simple integer index helper method make code bus readable,,
2216,412c840cccf29cbd5b75c2e9fcaec8e1ace69927,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:56:27 -0700, , diplomcay support parent child device relationship greatly simplify description dependant bus like spi,,
2217,d75cff0eb482fea9207457347db8f766e1d259ca,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:15:03 -0700, , use new devicesnippet api,,
2218,8f86b84a686aec5ca02e98be15c48531987278ef,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:13:26 -0700, , diplomacy make easier inject dts snippet without binding sometimes address information bind create device stub binding ensure appear dts,,
2219,45acf9f40839213d9a235344263c2bc9d44e992f,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:12:31 -0700, , use new double resourceint api,,
2220,4a28d3b74a3ff4aeea3366ddf88bde3575dfcf09,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:10:18 -0700, , diplomacy round resourceint double dealing frequency double better dts need still represent using int helper make painful,,
2221,df1a63bdcbdb249b8a72f417a4893695fb08b7e5,esley W. Terpstra <wesley@sifive.com>, 2018-07-09 17:07:33 -0700, , diplomacy allow empty dts node every device creates label thus checking label ensures never elide device dts node even empty useful create say empty chosen work around old kernel bug,,
2222,8cec10850a217d49a34d24fc3ae799daed6bcf26,esley W. Terpstra <wesley@sifive.com>, 2018-07-06 19:09:15 -0700, , diplomacy dts alias reference 1531 reference written key label alias written key label reference compile phandle integer value alias compile string path name,,
2223,74a562263ebcd989ae885b82a4600302f563491a,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 22:52:16 -0700,1529, merge pull request 1529 bind dts alias bind dts alias,,
2224,0d4f816eba5cba5c9d79855f7c7a098e782ae107,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 18:28:06 -0700, , diplomacy add deviceclocks simpledevice make possible bind clock dts device,,
2225,e79ab95da620edf5ff918af10a1fd4520b2746d8,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 18:16:39 -0700, , diplomacy add bootstrap dts clock,,
2226,3ed4c3b65ab5804321382fb12a905412b11eb847,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 17:08:54 -0700, , support extra dts binding,,
2227,14a2b2fc520f045bd7d760d8feef894b49a9a038,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 13:17:20 -0700, , diplomacy support binding dts alias,,
2228,ae6530614c6d9bb431b353e9ac85a473152467d8,esley W. Terpstra <wesley@sifive.com>, 2018-07-05 11:20:35 -0700, , dts lazymodules longer use reflection find name,,
2229,b8a67a41068b7f7bfe421c35b0cc613cdb2e6b50,ndrew Waterman <aswaterman@gmail.com>, 2018-07-03 19:01:50 -0700, , refill ptw cache sfence occurs walk 1527,,
2230,abac6e8fad5389e21861286d116c7fd71eb57f4b,ack Koenig <jack.koenig3@gmail.com>, 2018-07-03 16:49:35 -0700, , upgrade scala 2.12.4 1431,,
2231,66b9b1f043ec8adcecbb939abd7f3341ec9fc7fa,enry Cook <henry@sifive.com>, 2018-07-02 09:02:19 -0700,1518, port bug fix 1525 close 1518,,
2232,fc41a2cd09e9ec17e3a8bd8a8f186febede2eb45,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-29 22:10:41 -0700, , adding info resetvector adding 1526,,
2233,1d1b07be64c396c52ffbfac2e27c4969dfe0a6d8,enry Cook <henry@sifive.com>, 2018-06-28 07:22:41 -0700, , annos make annotated.port backwards compatible 1522,,
2234,0dc824219c19af175678dc93d83e4977d50c38e1,enry Cook <henry@sifive.com>, 2018-06-27 22:19:18 -0700, , subsystem clean 1521 supply nullsource seip update comment,,
2235,f99cece2296cf6e5bea6d40a869b3b58689e19da,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-27 13:40:28 -0700, , adding address 1519,,
2236,c07ae80590416043149e0e3ecb6f9217d074f8be,enry Cook <henry@sifive.com>, 2018-06-26 23:29:52 -0700,1516, merge pull request 1516 seldridge issue 1515 rocc build fix,,
2237,3e2c304a782ef9a0d06b8cfab4c78f49f9fc1674,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-26 19:56:05 -0700, , adding address port annos 1517,,
2238,7c0b0ae95784e82039f5d9e0390ea35124496d68,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2018-06-25 11:48:49 -0400, , build travis regression add build stage checking miscellaneous configuration like still compile test run signed schuyler eldridge ibm.com,,
2239,9ef6810a03b18bb1ffd2fbc4ed460506f486fd9b,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2018-06-25 11:31:01 -0400, , move rocc logic rockettile add hasfpuopt avoid problem inheritance trait mix building rocc enabled configuration add new trait hasfpuopt declares optional fpu exists use implementation lazy roccs rocc connection logic core moved inside implementation rockettile core declared used rocc cmd resp router changed externally visible option type variable removed never used signed schuyler eldridge ibm.com,,
2240,ef4963d1a91b3f01eee7d4f69ccd854e9e880966,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-06-21 16:03:46 -0700,1511, merge pull request 1511 plic option allow plic optional,,
2241,4842d67306946b2eb0799205566150ffdc55b09f,esley W. Terpstra <wesley@sifive.com>, 2018-06-21 22:43:51 +0200, , chisel3 bump new dynamic port creation api 1513,,
2242,c4dc3b437be2e31432739ee16f25ba14fe1add5d,enry Cook <henry@sifive.com>, 2018-06-20 22:36:46 -0700, , interrupt dont uint vec bool,,
2243,a88865ae6d2906266616e1d0e3d779ee9e987bf7,enry Cook <henry@sifive.com>, 2018-06-20 18:53:49 -0700, , subsystem use null interrupt source,,
2244,6d46e6aca295c24626d6ae40d7899ef52f84d1d0,enry Cook <henry@sifive.com>, 2018-06-20 18:52:50 -0700, , interrupt add placeholder null interrupt source,,
2245,2dc26a631afd920f98e0a22c9e65e101b1658bb0,enry Cook <henry@sifive.com>, 2018-06-20 01:48:26 -0700, , plic prepare width wire work,,
2246,e5442f5d4eec5b2fddcc4e1a894bd6568ffe02d1,enry Cook <henry@sifive.com>, 2018-06-20 01:00:00 -0700, , plic,,
2247,a4993b24bc66177fc169ccc94e59b0f25c321b39,enry Cook <henry@sifive.com>, 2018-06-20 00:55:44 -0700, , device allow plic optional,,
2248,304e5506ac934f583b1f404b63a462d50b554f63,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-19 11:45:43 -0700, , adding width ato port anno 1509,,
2249,92556e036df146f019d7ff727755bc5f87bdad4e,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-19 09:18:35 -0700, , sram annos2 1499 describedsram,,
2250,40e6346dfedf4bf3e6761a8c162ab8793dee26eb,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-18 18:31:38 -0700, , add dts address anno 1504 add dts address anno optimized import,,
2251,3c2d23fc0b0d20a8aade092464b4564c24588ff2,ndrew Waterman <aswaterman@gmail.com>, 2018-06-18 15:34:08 -0700, , invalidate load reservation exception 1503 longer necessary see http github.com riscv riscv isa manual commit removing get rid strange control path,,
2252,797a97dc026d4857d22e01190a5551def18d69fc,esley W. Terpstra <wesley@sifive.com>, 2018-06-18 20:20:33 +0200,1500, merge pull request 1500 wcorrupt l1d update corrupt response handled,,
2253,fb8d9965bf8d9cceabafa33c49578be9d549106a,ndrew Waterman <aswaterman@gmail.com>, 2018-06-18 10:35:33 -0700, , use bus error unit report error 1459 synchronous asynchronous reporting mechanism confusing synchronous reporting possible reasonable design point e.g. order processor nonblocking cache make sure instantiate bus error unit slave error,,
2254,77961972891c5ba74956df6624d77f02c8634cfc,esley W. Terpstra <wesley@sifive.com>, 2018-05-30 14:16:11 -0700, , dcache corrupt per beat,,
2255,b6f9301403216a0397a60b0321fe845a96711886,esley W. Terpstra <wesley@sifive.com>, 2018-05-30 14:00:23 -0700, , dcache report corrupt error also using beu core try load corrupt block death spiral need beu able break load handled,,
2256,b9b58fa0bb6c947377b33c2eab8ef19eeebf2e9e,esley W. Terpstra <wesley@sifive.com>, 2018-05-30 10:32:51 -0700, , axi4ram add optional tracking wcorrupt bit useful test harness code could tried implement real ecc like tlram axi4ram really intended used synthesis seems wasted effort,,
2257,20aeb4380dfe875cda57ad1b6b67d26a1e468cb8,esley W. Terpstra <wesley@sifive.com>, 2018-05-30 10:32:27 -0700, , axi4xbar pas wcorrupt,,
2258,e1ae75ce5eabd07625747d0d853897e540b6f1c5,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-06-15 11:14:54 -0700,1496, merge pull request 1496 revert sram annos1 1490,,
2259,eff98cc2a28c626dce6f9097ecc00da56f993c5c,yan Macdonald <rmac@sifive.com>, 2018-06-14 17:05:15 -0700, , revert sram annos1 1490 reverts commit,,
2260,64afda0ee5b0a5faccad40a39685078a15306288,esley W. Terpstra <wesley@sifive.com>, 2018-06-15 00:11:03 +0200, , asyncresetreg support reset value 1483 inversion trick work time putting register fpga buffer logic register output pin,,
2261,52d5c55a4645edb4f8ea2c19d1d3e026e38ef20b,esley W. Terpstra <wesley@sifive.com>, 2018-06-14 20:11:26 +0200, , bundlebridge improve module instance naming 1494 lot child called bridge ideal,,
2262,493ff000d6817bae4958600ee64eb247cbba2aae,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-06-13 17:32:44 -0700,1493, merge pull request 1493 periphery clock change,,
2263,7a25b81e3022a1ef0878f21ee6f179064e3e39fa,yan Macdonald <rmac@sifive.com>, 2018-06-13 15:00:08 -0700, , code cleanup,,
2264,53aa6ca949f9484a91f67b4ba27af4f6b3950252,yan Macdonald <rmac@sifive.com>, 2018-06-13 14:38:40 -0700, , revert sram annos1 1490 reverts commit,,
2265,e9d778bc2e198399097ffae09b000963af63ea5d,yan Macdonald <rmac@sifive.com>, 2018-06-13 11:11:02 -0700, , resolve merge conflict,,
2266,a0ab4a0c32fd94dadd26a8ca286c1d596c19b8d7,yan Macdonald <rmac@sifive.com>, 2018-06-13 11:02:36 -0700, , split control peripheral pbus control_bus sbus slave,,
2267,5d0e853e129d0fb29a4511381c3caa30affcf96c,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-06-12 23:24:30 -0700, , sram annos1 1490 add describedsram,,
2268,d59560c68504c74c4cfde5bea5c55f0d5985c321,leb Gagarin <gleb61@gmail.com>, 2018-06-12 13:58:54 -0700,1488, merge pull request 1488 dmi write delay fix,,
2269,88022a0b76e352dada5558b12d2a193784516d63,elix Yan <felixonmars@archlinux.org>, 2018-06-12 03:16:48 +0800, , fix typo util shiftreg.scala 1481,,
2270,40730166712078a39a5fc0bbd8f10a0dea33634b,esley W. Terpstra <wesley@sifive.com>, 2018-06-11 20:30:03 +0200, , firrtl bump analog wire fix 1482,,
2271,a80155c60d9f06694ca00e6177e842516dd6e1e6,esley W. Terpstra <wesley@sifive.com>, 2018-06-11 20:29:24 +0200,1477, merge pull request 1477 module scope add inmodulebody api,,
2272,946d78433902d8662e2a0e025b37e4a26109ac89,leb Gagarin <gleb61@gmail.com>, 2018-06-11 10:55:55 -0700,1478, merge pull request 1478 remove unnesessary vpi dependency simjtag,,
2273,106b0261b6617f9f71b4e7d579aadba01dbec7a2,esley W. Terpstra <wesley@sifive.com>, 2018-06-11 12:16:20 +0200, , lazyscope remove unnecessary parameter parameter needed implement method sometimes might,,
2274,fb0266db06b17d43be8bd55fe7b0e27b063f99d4,esley W. Terpstra <wesley@sifive.com>, 2018-06-10 22:14:47 +0200, , inmodulebody support return value,,
2275,96a54e6f773211e49ed4e4bc4622d84e0429027e,esley W. Terpstra <wesley@sifive.com>, 2018-06-08 21:34:37 +0200, , crossingwrapper use new inmodulebody api,,
2276,2cb37274798734a01fa836eb271a2d460d5df704,esley W. Terpstra <wesley@sifive.com>, 2018-06-08 21:32:56 +0200, , diplomacy replace instantiate override inmodulebody new api strictly powerful use helper function instatiate api required put extra glue code one place lazymodule,,
2277,af43cbc8b59394e7f4f7ffff3e0e98fd529ba919,leb Gagarin <gleb@sifive.com>, 2018-06-08 12:09:25 -0700, , remove unnesessary vpi dependency simjtag,,
2278,846425cc0fe8956f0b8b339320847d9cd2096b65,ndrew Waterman <aswaterman@gmail.com>, 2018-06-08 00:10:19 -0700, , avoid using rockettileskey within rocket code 1476 add lookupbyhartid key look property without breaking dedup use lookupbyhartid avoid directly referencing rockettileskey,,
2279,ca8e8fb2088a76286ce519660ce9c82db3ddf2e3,ndrew Waterman <aswaterman@gmail.com>, 2018-06-07 15:10:03 -0700, , make lrsccycles core specific increase 1474 make lrsccycles core specific parameter increase lrsccycles work without branch prediction since sequence taken branch jump within loop rocket branch prediction fail meet forward progress guarantee increase timeout handle case instruction hit mispredicted branch minus instruction,,
2280,238ec658d86796ac9925b6aee389de9d3da2f886,enry Cook <henry@sifive.com>, 2018-06-07 13:11:46 -0700, , changed port anno list name instead mem mapping 1475,,
2281,4722c2bc2613f59b5faa4ca0cb9d2eab5322e943,esley W. Terpstra <wesley@sifive.com>, 2018-06-06 22:30:22 +0200, , generator use config project path 1471 bug flown radar time use project config top however case shell use top shell config design usually different project,,
2282,b9f3c9558e0609d1bfa807b5316539f936a45e21,esley W. Terpstra <wesley@sifive.com>, 2018-06-06 22:30:03 +0200,1473, merge pull request 1473 bundle bridge diplomacy add bundlebridge cross module bundle,,
2283,9b247a209bce5b646a0aedb194f26f8fbeae68e7,esley W. Terpstra <wesley@sifive.com>, 2018-06-06 11:05:26 -0700, , bundlebridge add syntactical sugar,,
2284,aa2667b1e5f757b5dc9981a09746e37dca7a0e03,esley W. Terpstra <wesley@sifive.com>, 2018-06-06 08:01:53 -0700, , diplomacy add bundlebridge cross module bundle quite useful plumbing deep inside hierarchy top design,,
2285,87d48cff4f977587d86e9658ac7ecc8115ffba98,dmond Cote <edmond.cote@gmail.com>, 2018-06-05 19:33:06 -0700, , enclosed non synthesis code within ifndef synthesis 1466 additional information found following discussion http github.com rocket chip commit commitcomment 29219295,,
2286,df685d0e1e85cc1e0873f0db8574162f1142e93d,esley W. Terpstra <wesley@sifive.com>, 2018-06-05 12:57:42 +0200, , generatorutils support lazymodules top module 1468 necessary able decouple top shell internal design way going work shell creates node top level connected arbitrarily deep point design,,
2287,74958725d46e47a277b089734c8e41fe90f873cb,ndrew Waterman <aswaterman@gmail.com>, 2018-06-05 00:41:21 -0700,1463, merge pull request 1463 tile stuff factor generic code hasrockettiles,,
2288,aa5d633638c7c19cc616736a44f5f638f83c5e4e,equencer <liujiuyang1994@gmail.com>, 2018-06-05 11:51:53 +0800, , documentation fix 1460 src main scala rocketchip configs.scala src main scala subsystem configs.scala,,
2289,604589c0accc49338f1ec29c7810555bc6bb4f90,leb Gagarin <gleb@sifive.com>, 2018-06-04 15:15:07 -0700, , added cover property busy behaviour dtm,,
2290,35787f8744254b9df48c67844b1cdd989cba8546,acob Chang <jchang@sifive.com>, 2018-06-04 11:52:41 -0700, , tiny config scratch pad instead cache cork 1465,,
2291,0161220b3e0c76bf2d815592ff0f2ec80c55fb14,esley W. Terpstra <wesley@sifive.com>, 2018-06-03 21:00:32 +0200, , support default clock child 1464,,
2292,fa288eb8059ac552eb0287e407382241136d06d7,leb Gagarin <gleb@sifive.com>, 2018-05-31 18:00:57 -0700, , fix dmi write behaviour,,
2293,eed6519fa7b865bfd705916fc1074417f487722d,ndrew Waterman <andrew@sifive.com>, 2018-05-31 15:08:25 -0700, , factor boilerplate parameter stuff,,
2294,46b278b4e4c92a3e8ee7cdebde10e97c3c90f599,ndrew Waterman <andrew@sifive.com>, 2018-05-31 15:31:08 -0700, , factor hasrockettiles boilerplate,,
2295,603edc9bbb45dfb540c3c0883dd8595703e023ef,ndrew Waterman <andrew@sifive.com>, 2018-05-31 14:59:23 -0700, , make hastiles helper method connect tilelink port use,,
2296,d0384e0be5053217434def55f24ad6271ac3ebec,ndrew Waterman <andrew@sifive.com>, 2018-05-31 14:44:04 -0700, , make helper method use,,
2297,ff65a675ae9ceaa9187dbf0f67afcf0d7bf27156,ndrew Waterman <andrew@sifive.com>, 2018-05-31 13:57:44 -0700, , make boundary buffer generic oopy concept,,
2298,d31526b8e890884a74a6adcfffd38062842f7926,ndrew Waterman <andrew@sifive.com>, 2018-05-30 22:08:41 -0700, , basetiles nameable,,
2299,c563c9ce83af70dfbd019aa1701d71b4ac60e700,ndrew Waterman <andrew@sifive.com>, 2018-05-30 18:26:52 -0700, , move fpu basetile rockettile pipeline design tightly coupled rocket general enough basetile,,
2300,56e6aad435c386bb6ee66e57aead4a4d2a726fb6,ndrew Waterman <andrew@sifive.com>, 2018-05-30 18:26:08 -0700, , move signal basetile seems generic enough,,
2301,ca93075af8da4c2f20114d7f85f98e8b0b908573,entin Alexander Sergeevich <30556064+pentin-as@users.noreply.github.com>, 2018-05-31 22:59:53 +0500, , normal ram name nbdcache 1462 nbdcache creates ram named instead _t_39_ext,,
2302,4269a221777d12f949f5603f3a5ee19f7c84d015,esley W. Terpstra <wesley@sifive.com>, 2018-05-30 11:16:06 +0200,1453, merge pull request 1453 denied axi tltoaxi4 treat decerr denied possible,,
2303,492ac75ecf2454859dc97be6b6473111df1586ff,ndrew Waterman <aswaterman@gmail.com>, 2018-05-29 23:47:55 -0700,1457, merge pull request 1457 mpp warl priv 1.11 mstatus.mpp warl wlrl fix polarity mcounteren scounteren misc improvement unrelated correctness,,
2304,d340752b8ff18f2caa7ca99b257fd40cc77a1974,ndrew Waterman <andrew@sifive.com>, 2018-04-24 13:39:12 -0700, , allow address inspecific sfence proceed independent tlb request sfence rs1 still request port need cam,,
2305,b7310cff57185b783d88dd86612db35484516761,ndrew Waterman <andrew@sifive.com>, 2018-05-29 20:58:49 -0700, , add another nan boxing helper method,,
2306,4548a87f12fc38a577deec738ca0acf9eb6959c0,ndrew Waterman <andrew@sifive.com>, 2018-05-29 20:58:25 -0700, , improve performance decodelogic,,
2307,432d333e427c45eac6b08ac150601560ab87eb72,ndrew Waterman <andrew@sifive.com>, 2018-05-01 22:43:08 -0700, , add csrfile option track dirtiness regs,,
2308,183d2cfe56f5f4a18abe085cc4bb88be58401a2e,ndrew Waterman <andrew@sifive.com>, 2018-04-24 13:45:18 -0700, , write jtag_rbb_enable message stderr stdout disentangles target machine stdout,,
2309,a38c5e95e9fc5f9c4b51bfa04efc3f1ab2e250d8,ndrew Waterman <andrew@sifive.com>, 2018-05-29 20:32:59 -0700, , fix polarity mcounteren scounteren previously setting counteren bit would enable counter setting would disable patch fix bug,,
2310,210c33ce24b2fbb66f922476739dbef874936260,ack Koenig <jack.koenig3@gmail.com>, 2018-05-29 18:33:08 -0700, , bump chisel3 firrtl 1433 remove getmemymodule hack favor chisel api,,
2311,90d8519d69748d04484ebe0d7f1fa6ab63b27c0c,esley W. Terpstra <wesley@sifive.com>, 2018-05-29 20:58:19 +0200,1451, merge pull request 1451 physical filter one regmapper physicalfilter fix use grant sink,,
2312,083b2752af39882248c51c33dfbd5db1e4fc978c,ndrew Waterman <andrew@sifive.com>, 2018-05-29 11:13:32 -0700, , priv 1.11 mstatus.mpp warl wlrl see http github.com riscv riscv isa manual commit change specifically prevents writing mstatus.mpp system mode change system without mode course dcsr.prv treated way,,
2313,cf68d4970bdd086bbc074a587325b70e8be9a6c2,esley W. Terpstra <wesley@sifive.com>, 2018-05-29 11:46:46 +0200,1439, merge pull request 1439 wcorrupt axi4 add optional non standard corrupt signal,,
2314,7f9259e681ccb41dc2b916843990ae2b44416713,esley W. Terpstra <wesley@sifive.com>, 2018-05-28 04:51:33 -0700, , axi4 test use new holdfirstdeny axi4lite,,
2315,bedfc2b3cfdfd13e05b6f953c358e4f7c6ffc820,esley W. Terpstra <wesley@sifive.com>, 2018-05-28 04:46:41 -0700, , tlfragmenter add option holdfirstdeny take denied first aad beat,,
2316,665705482c9b62fe7c376a98d460fd4a23dac1d8,esley W. Terpstra <wesley@sifive.com>, 2018-05-27 07:25:30 -0700, , tltoaxi4 treat decerr denied possible,,
2317,b78e937a7a21d3b6fce25563c187ec03a9f0177b,esley W. Terpstra <wesley@sifive.com>, 2018-05-27 03:32:03 -0700, , cachecork reduce default sink latency cachecork grant llc grantack typically quite small llc already mshr waiting,,
2318,34cb91b21be9062104f5d459598c7733332374e5,esley W. Terpstra <wesley@sifive.com>, 2018-05-27 03:30:58 -0700, , physicalfilter allow one outstanding denied grant,,
2319,223dc88e7d5dfd36b212753f776da6f3d0c5e5e4,esley W. Terpstra <wesley@sifive.com>, 2018-05-27 02:25:08 -0700, , physicalfilter one control port shared,,
2320,da89af0e1e6d2e3ecb49bba6ef2891c0b90b3ad7,enry Cook <henry@sifive.com>, 2018-05-24 09:33:47 -0700, , util pad maskgen lgsize.width lgbytes 1446 util pad maskgen lgsize.width lgbytes work around deficiency uinttooh chisel3 pad broken width literal broken,,
2321,b40a53fe101097fa3060eb0ab99d05fb9b54fe80,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-05-23 16:24:20 -0700,1444, merge pull request 1444 remove sim warning,,
2322,af9f443e18e47e07439e3da6fbd1d8b8ee837157,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-05-23 15:00:45 -0700, , get rid sim warning remove outdated comment clockdivider2 blackbox,,
2323,326505fa6a11e096bb203704074f7621760914bc,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-05-23 12:44:12 -0700, , elaborated config annos3 rocket 1434 adding elaborated config transform moved interrupt obj changed arg name,,
2324,171366b6c9286849ba5e1164ca71649b60a28c77,egan Wachs <megan@sifive.com>, 2018-05-22 13:54:43 -0700,1442, merge pull request 1442 bump debug tool riscv test bump fix multi hart test,,
2325,bec0bc3e1b052996c9e244a53d6aa01725728063,egan Wachs <megan@sifive.com>, 2018-05-20 14:34:03 -0700, , riscv test bump fix multi hart test,,
2326,38673bd91111ae210ac3a22bf22f66dcec9e40ed,egan Wachs <megan@sifive.com>, 2018-05-21 12:06:12 -0700, , psdtestmode debug module bypass dmactive reset psdtestmode 1432 psdtestmode debug module bypass dmactive reset psdtestmode debug fix polarity dmactive reset alwayas apply dft bypass flop input,,
2327,b541ee29d8046c912a8dfe844f92b78da2a4791b,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 15:12:34 -0700, , idpool use deprecated flip,,
2328,2bdf79632ed0bc25186a6d72ff2af3721b570f57,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 14:56:30 -0700, , axi4 parameter give sensible default,,
2329,9400777cc37a8f3f8f4743fe97f7acc6ae8e1bbf,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 14:42:22 -0700, , tltoaxi4 output wcorrupt slave request,,
2330,cef9fb805701544d23cccca31aee19c32efac158,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 14:38:56 -0700, , axi4totl accept wcorrupt writes,,
2331,f0cce62062a47a60cd3f0b8c968a392799ac6543,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 14:32:14 -0700, , axi4 bundle add optional wcorrupt signal,,
2332,ae5107826311d7e84616ef149c75354b27e314d5,esley W. Terpstra <wesley@sifive.com>, 2018-05-19 14:27:39 -0700, , axi4 parameter add optional wcorrupt setting,,
2333,b745b3cc78e4d86ed2769cfbde5028aff5c7dcac,esley W. Terpstra <wesley@sifive.com>, 2018-05-18 22:27:59 -0700,1426, merge pull request 1426 read corking fixup case acquire.ntob incorrectly promoted grant.tot,,
2334,c65c23c59689a94a41f1861e2c51fb39e3d28e4c,esley W. Terpstra <wesley@sifive.com>, 2018-05-18 18:48:41 -0700, , dcache generalize poison check,,
2335,4a56c410822882e566aebd0661e7bdac932d509a,esley W. Terpstra <wesley@sifive.com>, 2018-05-17 16:59:07 -0700, , physicalfilter support initial value pmp register,,
2336,aba681f3bd0d6bdf3e3b989c2e98ca000d1594e3,esley W. Terpstra <wesley@sifive.com>, 2018-05-17 11:25:18 -0700, , physicalfilter switch channel error device previously using busbypass physicalfilter tried cut traffic including wrong carefully wait idle swallow denied traffic injected traffic thus respect order swallow grantacks,,
2337,385a3eef4662e5328970b8749b1908e27dcbcbb4,esley W. Terpstra <wesley@sifive.com>, 2018-05-17 10:19:55 -0700, , physicalfilter renamed busblocker device soon derived busbypass,,
2338,bef39045608367f15f58d7bc35cd6964543a44bb,esley W. Terpstra <wesley@sifive.com>, 2018-05-15 21:29:25 -0700, , busblocker support blocking aquire,,
2339,11268d529f1e61c54dca31ffca198a4b63137631,esley W. Terpstra <wesley@sifive.com>, 2018-05-15 17:30:45 -0700, , cachecork support read device,,
2340,54bf1ad3db8c1e072a0409eea082e51cdea6630f,esley W. Terpstra <wesley@sifive.com>, 2018-05-15 18:27:59 -0700, , sourceshrinker cut potential combinational path,,
2341,976b7c818045654f778e145802e83f3d2a1edfab,esley W. Terpstra <wesley@sifive.com>, 2018-05-15 17:52:31 -0700, , widthwidget cut illegal combinational path widthwidget ever end needing bypass would coupled a.ready a.fire bypass d.bits illegal unnecesary,,
2342,21a375868644cd6dadc0215f57b0bb7cd4294e03,esley W. Terpstra <wesley@sifive.com>, 2018-05-17 11:24:38 -0700, , tilelink generalize opcode helper function,,
2343,fa5dbf1efbb7af466a9afd3f6ce85883f3a1b168,esley W. Terpstra <wesley@sifive.com>, 2018-05-15 18:15:55 -0700, , tilelink factor useful unusedsources helper method,,
2344,d9d60d2c817e5bda1db424871185e24d38176613,esley W. Terpstra <wesley@sifive.com>, 2018-05-18 18:46:46 -0700,1438, merge pull request 1438 dcache poison handle error better,,
2345,bbc13afa7e31b20fd40cf0bc4e6697795dcaf4ab,ndrew Waterman <andrew@sifive.com>, 2018-05-18 14:27:42 -0700, , report mmio corruption beu,,
2346,237fc2e392b0956a90009a598490eff188f69d12,ndrew Waterman <andrew@sifive.com>, 2018-05-18 14:17:15 -0700, , poison ecc report corrupt,,
2347,9fd178c2a9aaecb3a57c8be0aad5626f5641c167,hristopher Celio <celio@eecs.berkeley.edu>, 2018-05-18 10:50:48 -0700, , add rv64mi access test 1436 close 1429,,
2348,a5d4038840d82c41892e5ee3b8b7318ead872e8a,egan Wachs <megan@sifive.com>, 2018-05-17 17:52:10 -0700,1420, merge pull request 1420 debug exception assert debug assert unexpected exception,,
2349,58c008fabb69b6bbca6af7e00e199095d905c658,egan Wachs <megan@sifive.com>, 2018-05-15 09:15:31 -0700, , travis rebalance job schedule long job first short job end picked travis fix indentation,,
2350,5dee184330ed90f44084e2beef302e98835e44fb,egan Wachs <megan@sifive.com>, 2018-05-14 13:20:12 -0700, , debug add interesting test case well,,
2351,3c1635c278d0e2e0f88c8556bb7962face01d4b6,egan Wachs <megan@sifive.com>, 2018-05-11 18:05:30 -0700, , debug check unexpected exception hart writing exception location work direction debugger debug fix location exception assertion debug fix assertion comparison debug move assertion right spot,,
2352,3306967e7545298762c82e8812eab1c208ee9240,oureddine Ait Said <noureddine.asni@gmail.com>, 2018-05-16 20:47:05 +0200,1339, documenting emulator debugging process gdb 1415 added emulator debugging gdb documentation document process debugging risc program gnu debugger openocd http github.com rocket chip issue 1339 review megan review executable arg dummy arg using rbb emulator testing program emulator reducing size idea pointed size execution time solution separated simple program execution testing step program debugging step illustrate fact custom program run emulator benchmark typo minor change modification added example command vcd output log file generation rearranged vcd size idea part talk executing testing cleaned redundancy,,
2353,f5ed1acb00e93259e95d45c1486199ae5098a93a,acob Chang <jchang@sifive.com>, 2018-05-15 16:15:18 -0700, , fix typo plic.scala register description 1424,,
2354,7f1715032281815cdd0e5d9f80284aebd83ab129,egan Wachs <megan@sifive.com>, 2018-05-15 15:14:39 -0700,1406, merge pull request 1406 openocd sim speedup openocd sim speedup risc test bump,,
2355,e81381768c3035f7cce7a53de2edeaf15c7b85aa,egan Wachs <megan@sifive.com>, 2018-05-11 09:59:35 -0700, , bump riscv tool single hart test fix,,
2356,d8913edcbbf9922d9b160f84ccc783a718384e1f,egan Wachs <megan@sifive.com>, 2018-05-07 11:39:56 -0700, , remote_bitbang many noisy printout,,
2357,cc7628e580476ae72362a77b2d4f2b163b006c6f,egan Wachs <megan@sifive.com>, 2018-05-07 11:38:11 -0700, , bump riscv tool openocd speedup v11 fix,,
2358,73d644ec9a7b68d52ce498b25c93d80be351fac4,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-05-15 09:56:52 -0700, , modifying regmapper annotation 1423 modifying regmapper annotation fixed indentation issue,,
2359,4ee7442ea27126b28bd689f7cdc0675a12604061,ndrew Waterman <aswaterman@gmail.com>, 2018-05-15 03:40:35 +0200,1422, merge pull request 1422 single step bugfix raise single step interrupt debug mode,,
2360,188f8e5593777936de18a81796cd7d20d227a8bb,ndrew Waterman <andrew@sifive.com>, 2018-05-14 14:01:22 -0700, , raise single step interrupt debug mode affect core capable taking two interrupt back back cycle i.e. rocket,,
2361,4a8e6740b2dad56599d55534e06ce5688b349cbd,esley W. Terpstra <wesley@sifive.com>, 2018-05-13 02:23:13 -0700,1413, merge pull request 1413 denied corrupt tilelink split error denied corrupt,,
2362,31c7d3faa155e7e11e070cacf3c177cdf16c7839,esley W. Terpstra <wesley@sifive.com>, 2018-05-12 14:23:02 -0700, , busbypass must indicate may deny query,,
2363,82d1f5917005d0158e84cde29ab11935ce9aff56,esley W. Terpstra <wesley@sifive.com>, 2018-05-11 23:58:01 -0700, , tilelink remove endsinkid special case,,
2364,9f5f551a977240e9c9be5bb98995767f2817deec,esley W. Terpstra <wesley@sifive.com>, 2018-05-10 22:59:53 -0700, , tilelink srams remove error address feature bad address tilelink use denied corrupt unfortunately tlfragmenters reassemble denied accessackdatas since almost always used conjunction srams longer generate addressing error however track corrupt status memory,,
2365,f264b1553c7fca8c61ff37edf06dcedc2157028c,esley W. Terpstra <wesley@sifive.com>, 2018-05-09 20:28:41 -0700, , tilelink split error denied corrupt,,
2366,5b63193f37bffc6b97652953f077535298d021b7,esley W. Terpstra <wesley@sifive.com>, 2018-05-09 18:15:56 -0700, , monitor grant.ton illegal,,
2367,7fbe8089cfe98f15a0de05a67ef6e569834837f5,egan Wachs <megan@sifive.com>, 2018-05-10 10:26:21 -0700,1412, merge pull request 1412 more_reg_desc regfield allow description passed,,
2368,cf352ca76802d4b6791c04382d48ff32f1f56829,egan Wachs <megan@sifive.com>, 2018-05-09 14:22:09 -0700, , regfield allow description passed,,
2369,1193f9a0f55e319ed955e6c0fc7e4718dc0e90af,enry Cook <henry@sifive.com>, 2018-05-08 16:29:21 -0700,1404, merge pull request 1404 rocc resurrect update simplify rocc,,
2370,cdf3c01dd127d8e7499f77a97bfda40ea5128abc,enry Cook <henry@sifive.com>, 2018-05-07 22:23:09 -0700, , lazyrocc scala style,,
2371,6374374d618423b90f2337decbc4646dfa5e2b7a,enry Cook <henry@sifive.com>, 2018-05-04 17:57:14 -0700, , subsystem really fix config,,
2372,73145328fb75113e8b28569dcbfa70528bf77c25,enry Cook <henry@sifive.com>, 2018-05-04 17:31:55 -0700, , rocc unbreak tile params serialization cleaning rocc,,
2373,87795e9b9b390107dc8dd2418ef7e0b606137e6a,immy Situ <web@jimmystone.cn>, 2018-05-05 08:19:53 +0800, , fix wrong include path emulator makefile 1376 fix wring path makefile fix wrong path makefile typo remove used anymore,,
2374,589e4c9148a38d21f524a838ff74d026ebbdc0c1,ndrew Waterman <aswaterman@gmail.com>, 2018-05-04 16:45:04 -0700, , c.lwsp c.ldsp illegal 1403,,
2375,d4228836f9855167350427aa9ba3b0e3d75062d4,egan Wachs <megan@sifive.com>, 2018-05-02 08:11:53 -0700,1399, merge pull request 1399 bump tool master bump riscv tool master commit,,
2376,53941c211e43396bcb9cba88d3ebe8a423b7946d,egan Wachs <megan@sifive.com>, 2018-05-01 20:03:34 -0700, , bump riscv tool master commit,,
2377,09e8f609563642849ce857c8f2c1626927ff6f1f,esley W. Terpstra <wesley@sifive.com>, 2018-05-01 15:02:43 -0700,1394, merge pull request 1394 systematic sec sec switch systematic encoding,,
2378,84a5e8ee90977adb16f12da438e32b57b78e5315,egan Wachs <megan@sifive.com>, 2018-05-01 13:50:11 -0700,1396, merge pull request 1396 bump riscv tool,,
2379,1c0f26fffb8d714e053f9623d6451fc8b46b1d0c,esley W. Terpstra <wesley@sifive.com>, 2018-05-01 12:37:29 -0700, , ecc clarify poison must leave corrected uncorrected making explicit permit component rely behavior tlram already doe,,
2380,ee48fbea3fc08997bb1b5ce862f5ead9c1b0cd0b,enry Cook <henry@sifive.com>, 2018-05-01 11:52:37 -0700,1395, merge pull request 1395 repro random util add explicitly reproducible random,,
2381,31ebda9722f923a1a71b70512fa71cae5f91f681,leb Gagarin <gleb@sifive.com>, 2018-05-01 10:55:08 -0700, , bump riscv tool,,
2382,98a872f24e0aa56bda7036a7f7229ebb5018f975,esley W. Terpstra <wesley@sifive.com>, 2018-05-01 00:32:53 -0700, , secded update poison algorithm systematic sec,,
2383,714e3ced1d0084eef8034702b0187209065ce751,enry Cook <henry@sifive.com>, 2018-05-01 00:03:30 -0700, , util remove,,
2384,f5b5714a1b745f541f6deaa8aebd18d30861b278,egan Wachs <megan@sifive.com>, 2018-04-30 20:54:25 -0700,1386, merge pull request 1386 asyncresetreg remove mux introduced workaround,,
2385,2273c4f707fe75460d14c04bd58b5fede4100772,esley W. Terpstra <wesley@sifive.com>, 2018-04-30 18:27:31 -0700, , ecc add unit test,,
2386,c0224a0ce9b4141d1c94157779151613ca24dbbc,enry Cook <henry@sifive.com>, 2018-04-30 15:16:06 -0700, , util add explicitly reproducible random,,
2387,182b3ee442a28f26019d696ba2cf01dc18d5685c,esley W. Terpstra <wesley@sifive.com>, 2018-04-30 16:33:35 -0700, , sec switch systematic encoding also improve verilog output using xorr,,
2388,1cf124e495c2d8a219065e31248424e350d21a7f,ndrew Waterman <aswaterman@gmail.com>, 2018-04-30 11:57:25 -0700,1389, merge pull request 1389 dtm loading speed speed program loading via dtm,,
2389,ad68d4bbe24a83d8900f5b71cfd423575480a286,ndrew Waterman <andrew@sifive.com>, 2018-04-29 16:30:54 -0700, , add .gitignore,,
2390,7cb76ac228e6098a54bb5ac6be961dd6b5e386fa,ndrew Waterman <andrew@sifive.com>, 2018-04-29 16:30:25 -0700, , update debug rom content,,
2391,57439755a0942309357842ec769713634e0d5680,ndrew Waterman <andrew@sifive.com>, 2018-04-29 16:21:44 -0700, , shorten debug rom code move uncommon case code line,,
2392,a1c99dbb3ef4942f27565a4862f645b8266ec6c8,ndrew Waterman <andrew@sifive.com>, 2018-04-29 05:29:09 -0700, , update file system package path inside debug rom makefile,,
2393,d2d731344b1ea2b37a41d6736fc807bfdaeb8ab2,egan Wachs <megan@sifive.com>, 2018-04-28 20:27:56 -0700, , asyncresetreg remove mux introduced workaround,,
2394,d4ff29f0fd6e23fed46dd2fe7d7dd08b3c31f295,esley W. Terpstra <wesley@sifive.com>, 2018-04-27 21:42:52 -0700,1368, merge pull request 1368 plic opt plic optimization,,
2395,8ca5d0f955fff71789861f6b00d92b41b95627a1,esley W. Terpstra <wesley@sifive.com>, 2018-04-26 12:35:18 -0700, , plic make clear npriorities always,,
2396,69b301c2cf1ad27413b1ef1b960551752d5aa11a,esley W. Terpstra <wesley@sifive.com>, 2018-04-25 12:14:49 -0700, , plic restructure register reduce complexity longer register toggle enable register grouped multiplies reduce line count,,
2397,6f244716d617023c92ef2607104d168f805f4206,esley W. Terpstra <wesley@sifive.com>, 2018-04-25 11:08:18 -0700, , plic factor common sub expression,,
2398,27ae945cdfbce7f3b58bd5b1ead4be57b0727913,esley W. Terpstra <wesley@sifive.com>, 2018-04-20 15:41:55 -0700, , plic move interrupt fan logic helper module doe save many line like expands priority vector thus get one line wire assign instance arg passing,,
2399,983d9ae8ce42896cc20be0cb42508ddf92d334a0,esley W. Terpstra <wesley@sifive.com>, 2018-04-25 10:59:48 -0700, , plic reorder uinttooh mux1h save bit verilog complexity,,
2400,33da92c9df2dcadb7ec426d36ee733f4b0f6c94c,esley W. Terpstra <wesley@sifive.com>, 2018-04-25 14:35:36 -0700, , regmapper factor common subexpression inner loop,,
2401,23f1c261d08f8114fcd51dc61f692bbbb3f16980,esley W. Terpstra <wesley@sifive.com>, 2018-04-25 13:51:12 -0700, , regmapper reduce verilog needed combine field register,,
2402,4171fcbfe9728f930b6104fed5bc54c53376347c,esley W. Terpstra <wesley@sifive.com>, 2018-04-20 14:42:18 -0700, , regmapper use muxseq improve sparse regmaps,,
2403,1011207df5f90ffc470e326f68ac4081a467307f,esley W. Terpstra <wesley@sifive.com>, 2018-04-20 14:14:21 -0700, , util add muxliteral helper constructing lookup table,,
2404,fa698d5adafe14026c0c9aae5060fad33f53a868,egan Wachs <megan@sifive.com>, 2018-04-26 12:32:37 -0700,1380, merge pull request 1380 timsifive bump 20180425 bump riscv tool,,
2405,656fcb1f31df370da9a87ed0fd15726813cae5db,enry Cook <henry@sifive.com>, 2018-04-25 15:32:36 -0700, , tilelink verbose fragmenter requires 1378,,
2406,c6909f76aea254bad27fade0dbd26166926a3a14,im Newsome <tim@sifive.com>, 2018-04-25 13:25:34 -0700, , bump riscv tool,,
2407,6b60d0f742a77eeed75fd69aaecfa6677ba883bc,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-04-24 11:27:07 -0700,1369, merge pull request 1369 reg desc seq anno annotate register field description,,
2408,e5d43aecc329d3b04c37bf57a6670dd52da3ef7a,erek Pappas <depappas@sifive.com>, 2018-04-23 19:11:42 -0700, , refactoring,,
2409,bdf68b22f9ed2ff24513059eebd36ca99ade16b8,erek Pappas <depappas@sifive.com>, 2018-04-23 17:58:22 -0700, , ,,
2410,81dbfb5a91c8d6312a2c269b375a3b20241cea91,enry Cook <henry@sifive.com>, 2018-04-23 17:03:58 -0700, , merge branch master reg desc seq anno,,
2411,10fdd6b927c7fd1a75edf233eff41ada7efad2fb,erek Pappas <depappas@sifive.com>, 2018-04-23 16:47:00 -0700, , refactoring code,,
2412,bb8eed6a251d69466604fd0634347885f0fe2f73,erek Pappas <depappas@sifive.com>, 2018-04-23 16:43:15 -0700, , fix,,
2413,f82690dde37b326a7285a47e8ea1ec077eb28b4b,erek Pappas <depappas@sifive.com>, 2018-04-23 16:37:14 -0700, , moved comment registerrouter getmemymodule,,
2414,38fe218681ace8e6e39907ca0bfae61dc3205899,erek Pappas <depappas@sifive.com>, 2018-04-23 14:03:36 -0700, , moved annos utils,,
2415,6ce49f803508d384c07881840708b2966b9eadba,erek Pappas <depappas@sifive.com>, 2018-04-23 13:18:14 -0700, , moved,,
2416,465bf63935bd45423f714d6062bf76d499b88f61,erek Pappas <depappas@sifive.com>, 2018-04-23 13:14:17 -0700, , moved genregdescsanno utils annotation,,
2417,34c00efe3d53b833eb3480d09f8b7a9894fded1a,erek Pappas <depappas@sifive.com>, 2018-04-23 12:29:38 -0700, , moved genregdescjson,,
2418,e0e28b74b53f2904f967f51003fefcb2c6ccf37c,erek Pappas <depappas@sifive.com>, 2018-04-23 11:53:58 -0700, , moved inside annos function,,
2419,22c85de8aa1da9c650807be9bb46e5bbed6187ad,erek Pappas <depappas@sifive.com>, 2018-04-23 09:55:49 -0700, , fixed formatting request,,
2420,8d2f02fe40f4334ee8199434d70d2a1fd0af6651,erek Pappas <depappas@sifive.com>, 2018-04-23 09:51:42 -0700, , removing,,
2421,ee795af295e4053b124f369fac7ad2840e1510b9,erek Pappas <depappas@sifive.com>, 2018-04-23 09:19:01 -0700, , fixed lint bug,,
2422,8cae37cd06c973bcf4fb0b38f2f0926536d06d1b,erek Pappas <depappas@sifive.com>, 2018-04-23 09:06:17 -0700, , cosmetic cleanup,,
2423,5d7a0e7c42278e523d68f980bf6d1c9674f6bdab,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-04-22 22:00:18 -0700,1362, merge pull request 1370 misc fix fix regression introduced 1362,,
2424,e84bddb6b1e71d6a8bfbae84bd8f4acffb959589,ndrew Waterman <andrew@sifive.com>, 2018-04-22 18:53:37 -0700, , fix one error coarse grained pmp mask generation,,
2425,565eaea1daff858be58e17e014a50bb24f01985a,ndrew Waterman <andrew@sifive.com>, 2018-04-22 18:26:25 -0700, , remove faulty assertion actually incorrect retire instruction wfi mode assertion enforcing particular uarch behavior spec,,
2426,cab50c233047fa810f2c1250c661eb65a9f60c95,erek Pappas <depappas@sifive.com>, 2018-04-21 10:56:51 -0700, , formatting fix,,
2427,30875491c24d723f33c892374e790e3e4dcaf07e,erek Pappas <depappas@sifive.com>, 2018-04-21 10:54:57 -0700, , clean reviewer,,
2428,1a5559ef0b69202a233bd6e0d9756957cda1ee28,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-04-20 20:25:17 -0700, , make clint optional 1367 make clint optional,,
2429,6ebba36426915929b53c6f773be9d1b40325b11e,ndrew Waterman <aswaterman@gmail.com>, 2018-04-20 20:12:45 -0700,1362, merge pull request 1362 misc misc utility improvement generalization,,
2430,97370f067a948ec4450ca45e9081d943e244d0b6,erek Pappas <depappas@sifive.com>, 2018-04-20 18:25:16 -0700, , reordered field case class match regfield json class,,
2431,273cd405c0dc68986ae444e8620ca136be565765,erek Pappas <depappas@sifive.com>, 2018-04-20 17:35:06 -0700, , fixed case regfield name defined,,
2432,d997a493cf8f4bdc6ef89d3d407187db177ba717,erek Pappas <depappas@sifive.com>, 2018-04-20 16:53:35 -0700, , fixing case reg name present,,
2433,325f0f36db621b37d7189f17be47142389a17bd6,erek Pappas <depappas@sifive.com>, 2018-04-20 14:19:24 -0700, , removed extra anno call,,
2434,6d17b7c687fc3c790bf9ff20fbdefa0f873b2cf9,egan Wachs <megan@sifive.com>, 2018-04-20 12:55:02 -0700,1357, merge pull request 1357 bump riscv tool pick lot debug related change,,
2435,8fc0327a43a014f655675d56692e7aadd571e2a3,lex Solomatnikov <solomatnikov@users.noreply.github.com>, 2018-04-20 12:23:38 -0700, , added message value plic requires 1365,,
2436,7f93a3013d42bc2ae61316e25d7d7f7127fd6a20,erek Pappas <35471038+depappas-sifive@users.noreply.github.com>, 2018-04-20 10:55:17 -0700,1363, merge pull request 1363 adding ugly hack get current module elaboration,,
2437,878a741681b3cf354e470a5635db8e4fd63ee579,erek Pappas <depappas@sifive.com>, 2018-04-20 10:45:36 -0700, , cleanup formatting pull request,,
2438,abfecb341f424a991dadf996e9150abf60cbe542,erek Pappas <depappas@sifive.com>, 2018-04-20 10:43:49 -0700, , cleanup formatting pull request,,
2439,d9d9d67eb06b661407d7da84a738831a60336305,egan Wachs <megan@sifive.com>, 2018-04-17 16:22:21 -0700, , bump riscv tool pick lot debug related change,,
2440,0ec682071601ea58d0d54ab9a8aaaff68b0e6c32,erek Pappas <depappas@sifive.com>, 2018-04-19 18:56:10 -0700, , changed byteoffset hex string,,
2441,c68556ac40e6bbf1f5d3654da78125ef81099636,enry Cook <henry@sifive.com>, 2018-04-19 18:55:37 -0700,1361, merge pull request 1361 sba_debug debug work around param case class serialization limitation,,
2442,285976eb21d2ccd7ae775c26455c131610edcd24,erek Pappas <depappas@sifive.com>, 2018-04-19 18:53:07 -0700, , fixing multi instance annotation register name,,
2443,0af7a4c62afefb3624f216754094233e854af37c,erek Pappas <depappas@sifive.com>, 2018-04-19 18:26:37 -0700, , fixing multi instance annotation,,
2444,e0217da7ecb5435e2173d0536171be2a671a9b78,ndrew Waterman <andrew@sifive.com>, 2018-04-19 18:10:09 -0700, , implement coarse grained pmp proposal,,
2445,34a4aaa64702e1083892f483635d1779ff20868e,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:48:03 -0700, , add exact log2 method scala ints,,
2446,752cc09b0f8bfbe58076b6045ac8d88619d24669,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:47:51 -0700, , add rotation modular arithmetic uints,,
2447,e13d68d80ba11cbb88e3334a7388414a269103cf,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:47:41 -0700, , add rotation bitwise operator seqs,,
2448,054967a78cc738b4d065d038c1f404619b90371b,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:46:38 -0700, , indexing zero entry seq error rather recursing forever,,
2449,0a11f8e2ae983db98f16c9eafe7f2bda957821f7,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:45:48 -0700, , make split utility tolerant zero width wire,,
2450,9ad6d60d048fabcc72ffcb3ec5a77bf9a8c2fbcb,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:43:49 -0700, , remove rvcdecoder dependence parameter,,
2451,69f2be861dc1acc276c73b6d01022238863b318a,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:42:14 -0700, , add informational signal,,
2452,383fc2892495d1e6998e078a564dd855bcc9defa,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:41:13 -0700, , change csr assertion allow io.retire lag cycle,,
2453,5be99d23c0ffc494641ee4d82892bc4ef670ab18,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:40:43 -0700, , manually decode system instruction,,
2454,07932559d93262ca272b3d85e4f23c9cd5d9a699,ndrew Waterman <andrew@sifive.com>, 2018-04-19 16:37:47 -0700, , add s2_kill signal hellacache interface allows tlb miss suppressed later pipeline,,
2455,db4df285b0ab40dfef500b5073c9774b2891b741,erek Pappas <depappas@sifive.com>, 2018-04-19 15:04:47 -0700, , change multi instance annotation,,
2456,fcf26818e754285fb21c30352b531182696babf3,erek Pappas <depappas@sifive.com>, 2018-04-19 14:41:00 -0700, , adding ugly hack get current module elaboration,,
2457,9d5085ba89a5061374e3d7809c3ee2e0004c49eb,enry Cook <henry@sifive.com>, 2018-04-19 14:21:36 -0700, , debug workaround param anno serialization error splitting hart sel params,,
2458,6cd6ee43c5155d52c1dcb19f2a155ca712e08512,enry Cook <henry@sifive.com>, 2018-04-19 14:19:50 -0700, , debug avoid deprecation warning,,
2459,44e43f4fadbae68d4d2e252e6665e6848b35f421,erek Pappas <depappas@sifive.com>, 2018-04-19 09:17:18 -0700, , new instance counter anno,,
2460,f40c1653d68a12afb7181aee68a353832d0e640b,yan Macdonald <36863176+rmac-sifive@users.noreply.github.com>, 2018-04-18 13:07:59 -0700,1286, merge pull request 1286 sba_debug initial commit sba debug feature,,
2461,5b1fc0a70347194c0905775513c06c660988fac7,yan Macdonald <rmac@sifive.com>, 2018-04-17 15:23:44 -0700, , unroll testlist .travis.yml make regression pas,,
2462,889a34922e9c4e8648ed03646437ac4eb7463c82,yan Macdonald <rmac@sifive.com>, 2018-04-17 14:14:04 -0700, , add per bit clearing sberror register debug,,
2463,fddd2f93014d650407f52816e255087f5d6c9e3a,yan Macdonald <rmac@sifive.com>, 2018-04-16 14:48:59 -0700, , added queue avoid tilelink deadlock case code cleanup,,
2464,09db9d64d353c6803a89deba12738a7446b05c95,egan Wachs <megan@sifive.com>, 2018-04-14 07:20:29 -0700, , debug update register definition sba error code changed,,
2465,3041734855189e57928efa60e4b358943d8a653b,yan Macdonald <rmac@sifive.com>, 2018-04-16 11:15:47 -0700, , make sberror consistent recent version spec,,
2466,d9422920eb348f91d258ac2a0cf3065d34c5ba04,yan Macdonald <rmac@sifive.com>, 2018-04-13 16:21:06 -0700, , export env var visible rocketsim.py turned,,
2467,8516c0ba9904ee9f7a61ec019ea32c89312a7546,yan Macdonald <rmac@sifive.com>, 2018-04-13 13:22:19 -0700, , code cleanup feedback,,
2468,6732bbf942dd7afa4c01fbb294a29c54321c1364,yan Macdonald <rmac@sifive.com>, 2018-04-12 16:21:31 -0700, , debug move sba rtl sba.scala,,
2469,ee91fb00960d2022260cda9df69acb646fb5a531,yan Macdonald <rmac@sifive.com>, 2018-04-12 15:57:14 -0700, , finished debug refactor code separate file,,
2470,fa27ff74b8ed4583f0bdb8d2863b9129f6af8d78,yan Macdonald <rmac@sifive.com>, 2018-03-23 19:41:54 -0700, , initial change adding debug_sba feature regression,,
2471,49348be927118b39c4075bf6a659e53ac458082a,yan Macdonald <rmac@sifive.com>, 2018-03-23 19:40:30 -0700, , change made functional debug,,
2472,09ac7d2d9ce90ef89e547b703c6b93066edb2f86,yan Macdonald <rmac@sifive.com>, 2018-03-19 19:33:42 -0700, , scala fied continuous assignment,,
2473,14cc95201356055d117de406e9e631245692d0fc,yan Macdonald <rmac@sifive.com>, 2018-03-19 13:39:41 -0700, , code refactor feedback megan henry,,
2474,b35d4146d9c13f2d91de3195163f6720c7c1dc8a,yan Macdonald <rmac@sifive.com>, 2018-03-15 12:18:01 -0700, , initial commit sba debug feature,,
2475,95f07a8a8e9b3a8bb7019cdfaa31ac8cbaca8298,enry Cook <henry@sifive.com>, 2018-04-18 10:45:25 -0700,1358, merge pull request 1358 param desc anno annotation add informative annotation,,
2476,b5b7e852dd14848166e79b03886f348e57ac25ff,enry Cook <henry@sifive.com>, 2018-04-17 18:35:35 -0700, , annotation simplify import,,
2477,e87965aa8f63dc20c8f9bacda43a06b07c079b94,enry Cook <henry@sifive.com>, 2018-04-17 18:19:41 -0700, , annotation add,,
2478,1687a87477fe7c419596fa1e59228820d78ac8c2,enry Cook <henry@sifive.com>, 2018-04-16 16:56:39 -0700, , annotation enhance use,,
2479,ed8caa9268a63e3474571d3f0d3a67730553e711,enry Cook <henry@sifive.com>, 2018-04-16 14:20:19 -0700, , annotation comment,,
2480,d58a575111c878b77fa95aa1463f4471c9a70a32,enry Cook <henry@sifive.com>, 2018-03-15 14:04:20 -0700, , annotation first cut two different mapping annotation,,
2481,127c5f89e2e2474ad7f7f55daa3f018cdf01525d,enry Cook <henry@sifive.com>, 2018-03-14 22:47:50 -0700, , annotation add,,
2482,55d559a8aac4fe52690ac0507cadf6ece1deb403,enry Cook <henry@sifive.com>, 2018-03-14 14:17:19 -0700, , annotation add params annotation various modeuls btb rockettile plic clint debug,,
2483,e5e7de8e0b22e187aa945f091e60693a1f87718c,enry Cook <henry@sifive.com>, 2018-03-14 14:16:51 -0700, , annotation add wrapper,,
2484,e38898ea579ef578835d404702cb93b26f4690de,enry Cook <henry@sifive.com>, 2018-04-17 14:43:07 -0700,1345, merge pull request 1345 optional port subsystem support optional port via configs,,
2485,253e5911a9b112957357a638e64369777a9b838e,erek Pappas <depappas@sifive.com>, 2018-04-17 14:10:38 -0700, , annos,,
2486,cc180ad76c308360e3a626fa66924482b7ac3c7a,enry Cook <henry@sifive.com>, 2018-04-17 13:02:26 -0700, , port fix connection simaximem,,
2487,3255dc0dd71cb3b6fb04cdc0a4c81eb2988d0d79,erek Pappas <depappas@sifive.com>, 2018-04-17 13:00:10 -0700, , annos,,
2488,d4f2a0eab256c54f95ee1800f4a54bb1a4f8fac8,enry Cook <henry@sifive.com>, 2018-04-17 12:36:46 -0700, , port clearer node val name,,
2489,9014f55eb63b398c53602e3df388f7956d239ab3,erek Pappas <depappas@sifive.com>, 2018-04-17 11:45:12 -0700, , annos,,
2490,258658bc8a6f73968df79435efcacc54f1d81ada,enry Cook <henry@sifive.com>, 2018-04-17 09:53:56 -0700, , port size,,
2491,9a552131ea302e0a788f7b86040d35ea6f091794,erek Pappas <depappas@sifive.com>, 2018-04-17 09:17:17 -0700, , annos,,
2492,a4e1ef0cb09f67f8b5bfd355e7ff88110414532b,erek Pappas <depappas@sifive.com>, 2018-04-16 17:11:09 -0700, , annos ...,,
2493,22d7ff1ab1139ee97eda5efe7b66b18dff0f4a48,erek Pappas <depappas@sifive.com>, 2018-04-16 15:49:25 -0700, , annos ...,,
2494,13b9713fa457310b88c6626ededb6db65c556454,enry Cook <henry@sifive.com>, 2018-04-16 12:19:13 -0700, , tilelink change tieoff policy blocking,,
2495,927282bb826ed4a0faa27360e9ee25675d401303,enry Cook <henry@sifive.com>, 2018-04-16 12:16:13 -0700, , amba change axi4 tieoff policy blocking,,
2496,0a96e1c94890e7aca7864089edb85e92f60dbc09,enry Cook <henry@sifive.com>, 2018-04-16 12:08:58 -0700, , amba use named constant tieoffs,,
2497,1d2b1dd4a6e0c52a2ae63fd90a95740c5e31c46b,enry Cook <henry@sifive.com>, 2018-04-15 20:45:00 -0700, , subsystem fix config,,
2498,ba697a498bff1da483397d4276a154e9d130a11f,enry Cook <henry@sifive.com>, 2018-04-15 20:32:53 -0700, , port use tieoff method,,
2499,4e4636b92e26ed016a52adf21ee5acb6f444861b,enry Cook <henry@sifive.com>, 2018-04-15 20:31:54 -0700, , tilelink add tieoff bundle,,
2500,9cf56ae81e43b2d375376849bfa2d6abfef3e9c6,enry Cook <henry@sifive.com>, 2018-04-15 20:31:23 -0700, , amba add tieoff bundle,,
2501,9a7fef4c2ffaa24d90a8c2e4ffb3d11eb91cd11b,enry Cook <henry@sifive.com>, 2018-04-15 18:52:40 -0700, , port better api use simaximem,,
2502,530830ea402bfb3bd906cbd8ba61c08208d43494,enry Cook <henry@sifive.com>, 2018-04-13 18:35:21 -0700, , configs add withnoport configs,,
2503,ddedca293d3e89e33c2eb7af00fbff8dc336ed6d,enry Cook <henry@sifive.com>, 2018-04-13 18:01:56 -0700, , configs use partial configs port,,
2504,0c4c8a700b2cc03e7999767d0b982b2670a77f34,enry Cook <henry@sifive.com>, 2018-04-13 17:38:12 -0700, , port making certain port optional,,
2505,90ae39b05c1c831d84e4034c01c820b8224c63f4,esley W. Terpstra <wesley@sifive.com>, 2018-04-15 10:01:10 -0700, , widthwidget save flop uncommon case 1347 gap source space need populate register drive,,
2506,41702a950f2fdc9a247b654869bff6a9389a9bb2,egan Wachs <megan@sifive.com>, 2018-04-14 06:29:54 -0700, , asyncresetreg reset race fix 1348 asyncresetreg reset race fix update asyncresetreg.v,,
2507,fb80367962613d6725900e7eaa41985c912f52a5,erek Pappas <depappas@sifive.com>, 2018-04-13 16:57:31 -0700, , seq regfield anno,,
2508,8c30ee5a9a516248553c6fc91c9cc93fd7c2d974,enry Cook <henry@sifive.com>, 2018-03-13 15:33:17 -0700, , regmapper first cut reg desc annotation,,
2509,92924596dc2d586cd4c664f02b380873fa049788,enry Cook <henry@sifive.com>, 2018-04-13 16:12:19 -0700, , port dummy args longer needed bundle,,
2510,a4d1bb578f455008bf2cb315af779d4793e50925,oureddine Ait Said <noureddine.asni@gmail.com>, 2018-04-13 16:31:03 +0200,1339, adding rbb port port parameter emulator 1341 adding rbb port port parameter emulator added allow defining port jtag remote bit bang instead affecting one randomly port instead port selected default value port chosen randomly tested openocd gdb http github.com rocket chip issue 1339 changed port rbb_port added help emulator still take port consideration doe rbb port port miss something adding short port parameter,,
2511,93bf8e62b58e39dbe838488d1fecd4aea4d3102d,ndrew Waterman <aswaterman@gmail.com>, 2018-04-12 22:44:26 -0700, , fix pmp locking logic 1340 lock next highest address register tor na4 napot,,
2512,cd6fb71cd2ad3d589a89f539096006c3aece1e94,enry Cook <henry@sifive.com>, 2018-04-12 22:42:50 -0700,1329, merge pull request 1329 edcote patch vlsi_mem_gen add blackbox option retain existing api,,
2513,606ac333a327b704375a792ef3e4953c42aafeb1,enry Cook <henry@sifive.com>, 2018-04-12 16:57:28 -0700,1333, merge pull request 1333 retime anno annotation shouldberetimed applies,,
2514,705308a540eb580fd93b1bd63af2be4c823615c9,ack Koenig <jack.koenig3@gmail.com>, 2018-04-12 10:18:04 -0700, , bump firrtl get bug fix 1336,,
2515,c8b7b9e86a42e221dccd38425da98e547ec357a4,enry Cook <henry@sifive.com>, 2018-04-11 12:31:19 -0700, , util modulename,,
2516,dd075d3f2ab1e82bec53091e0027dc5827c92a24,dmond Cote <edmond.cote@gmail.com>, 2018-04-11 10:02:26 -0700, , aggregate rocketchip subtasks 1319 use case want update local repo head compile publish jar step command use build firrtl run sbt publishlocal change build publish jar single step  path rocketchip update head git pull origin master git submodule update init recursive overkill force publish exactly needed good practice regressed environment .ivy2 local berkeley .ivy2 local edu.berkeley.cs sbt clean compile publishlocal  info http www.scala sbt.org 0.13 doc multi project.html aggregation low urgency taking time give back,,
2517,cd2c3413d9776793c9a4bd6f33efbcde7eb49e40,dmond Cote <edmond.cote@gmail.com>, 2018-04-11 08:25:56 -0700, , add option output_file optional existing api maintained set output passed stdout usual,,
2518,4c62a179f4e5085b65d1096ff4cca2bf198fedfe,enry Cook <henry@sifive.com>, 2018-04-05 18:22:56 -0700, , tile add shouldberetimed trait various module,,
2519,1fbf04ba196ebd7505e42e58311826d3b7600d3b,enry Cook <henry@sifive.com>, 2018-04-05 17:34:10 -0700, , util add shouldberetimed annotation,,
2520,d4afacd37bf7e1cef1ed157d10e7726de19b66d9,enry Cook <henry@sifive.com>, 2018-04-11 00:09:07 -0700,1330, merge pull request 1330 async reset reg cleanup vsrc asyncresetreg adjustment,,
2521,d0e6a6aaaacba834a9a48f8d50dca649b3aa44a5,enry Cook <henry@sifive.com>, 2018-04-10 20:35:56 -0700, , asyncresetreg endif comment,,
2522,f070b09e3af083004ec8962e14fe44fd404e5558,enry Cook <henry@sifive.com>, 2018-04-10 20:33:57 -0700, , asyncresetreg ifndef,,
2523,54a9e0012c2760a49e56223c8b0803c1e5708eab,enry Cook <henry@sifive.com>, 2018-04-09 21:06:48 -0700, , asyncresetreg clean whitespace,,
2524,9ab5774b9b6ad5f5942fad41ac5df5a48df229d6,egan Wachs <megan@sifive.com>, 2018-04-09 20:36:25 -0700, , asyncresetreg hack thought applied verilator seem also necessary vcs depending ordering 1328,,
2525,8f3009feb1cc5f0242d17822f4578e1a5f8c3e57,enry Cook <henry@sifive.com>, 2018-04-10 18:42:48 -0700,1302, merge pull request 1302 grebe addresources add blackbox resource rocket take,,
2526,34244efee7968c564f88f0f61aefa6a1e5d0e9c9,dmond Cote <edmond.cote@gmail.com>, 2018-04-10 16:59:23 -0700, , add blackbox option retain existing api wanted option write blackbox version memory please review recommend change alternate solution available test case follow argument added position argument work  vlsi_mem_gen change output  positional argument .conf file  vlsi_mem_gen usage vlsi_mem_gen blackbox .conf file vlsi_mem_gen error argument  argument added result change  vlsi_mem_gen change output  positional argument .conf file option result empty module body  vlsi_mem_gen module input rw0_clk input rw0_addr input rw0_en input rw0_wmode input rw0_wmask input rw0_wdata output rw0_rdata  endmodule ,,
2527,7cd3352c3b802c3c50cb864aee828c6106414bb3,ack Koenig <jack.koenig3@gmail.com>, 2018-04-03 11:04:43 -0700, , bump firrtl get dedup fix 1317,,
2528,7781a7b2ce55ebb0958972b20a07391f2ddaf4bc,enry Cook <henry@sifive.com>, 2018-03-30 14:08:06 -0700,1313, merge pull request 1313 dont touch cache signal dont touch couple important dcache icache signal,,
2529,c30230a7d9a80881f3a75676e9ba6248b9dac747,ack Koenig <koenig@sifive.com>, 2018-03-30 12:38:47 -0700, , dont touch couple important dcache icache signal,,
2530,2b943aaf44883e4c7df416894ecf97046c24d025,ack Koenig <jack.koenig3@gmail.com>, 2018-03-29 15:41:37 -0700, , bump chisel3 firrtl 1311,,
2531,53a162c826fd4298766ba2b67154937e27231e3e,ndrew Waterman <aswaterman@gmail.com>, 2018-03-28 16:49:06 -0700, , add pipelined multiplier option 1312 set mulunroll xlen,,
2532,b18c9890c5093bec18cd5acdf58f367408083c13,ike Yang <mikeyangsiv@users.noreply.github.com>, 2018-03-27 00:33:40 -0700,1310, merge pull request 1310 side effect style follow parenthesis convention side effect,,
2533,327ac43829f1d6de72c47d5f98fbed62f30f9826,ike Yang <mikeyangsiv@users.noreply.github.com>, 2018-03-26 18:14:10 -0700, , follow parenthesis convention side effect,,
2534,1caa3ce1da8020d3243af07c7bc6e26982da1f37,ike Yang <mikeyangsiv@users.noreply.github.com>, 2018-03-26 17:39:40 -0700,1308, merge pull request 1308 cover event event functional cover,,
2535,b5afb58822fd9c45acd7d1a469a7bbf226ac8f0d,ike Yang <mikeyangsiv@users.noreply.github.com>, 2018-03-25 18:01:21 -0700, , event functional cover,,
2536,98b4e6223ed28b6896463395ec56ca6e19b0d6e8,enry Cook <henry@sifive.com>, 2018-03-22 19:00:53 -0700,1305, merge pull request 1305 bus api plusarg.timeout,,
2537,2fc85caf5ff42f4fdc05d792216ee4a38f25e382,enry Cook <henry@sifive.com>, 2018-03-22 16:57:34 -0700, , rocket max core cycle max_core_cycles,,
2538,c1933e9ebf8d56920adc48d391fd0e03df27b041,enry Cook <henry@sifive.com>, 2018-03-22 16:11:47 -0700, , util add plusarg.timeout use rocketcore,,
2539,9e4b442d0e032a9f8b9b29ad93813684dc89619d,enry Cook <henry@sifive.com>, 2018-03-22 12:27:19 -0700, , tilelink produce tlidentitynode,,
2540,4ba8acb4aa26901899963136704d065a22e36460,esley W. Terpstra <wesley@sifive.com>, 2018-03-22 14:27:43 -0700, , tlram add support ecc 1304,,
2541,12583af4a8e90085599415db2a46f8b0bdcfa312,enry Cook <henry@sifive.com>, 2018-03-21 23:44:05 -0700, , buswrapper remove buffer chain api 1303 take single bufferparams coupler add tlbuffer.chain thunk need preserve default bufferings,,
2542,4cfae27efddccd8134bd5e7c578ac64e5cd222d9,ndrew Waterman <aswaterman@gmail.com>, 2018-03-21 23:42:01 -0700, , implement hauser misa.c misalignment proposal 1301 see http github.com riscv riscv isa manual commit read xepc masked rvc disabled writes misa suppressed would cause misaligned fetch misaligned longer need checked decode,,
2543,e3b432a0f1a982dd27d658e24eb21a007a8685b7,aul Rigge <rigge@berkeley.edu>, 2018-03-21 17:22:53 -0700, , add black box,,
2544,32e731def7efb824e7d973167bc96a3f497ad9de,aul Rigge <rigge@berkeley.edu>, 2018-03-21 16:39:22 -0700, , move csrc vsrc resource update makefrags reflect change,,
2545,7f96da22882ae05c769bd700d9d978e59c19d8bb,esley W. Terpstra <wesley@sifive.com>, 2018-03-21 16:29:24 -0700, , ecc support poison encode 1166 make possible update ecc protected word retaining fact value ecc error,,
2546,7593baf2aa16cfbd49399c4151860f3e21014e1b,enry Cook <henry@sifive.com>, 2018-03-21 11:58:05 -0700,1299, merge pull request 1299 serializable metadata store metadata serializable case class,,
2547,f48c2767d7a33202263009e5d43ea1f5a617ad46,enry Cook <henry@sifive.com>, 2018-03-21 11:56:22 -0700, , subsytem change front bus buffer default 1300,,
2548,894960678c84b1cfbf99cacc7e9e692d194c17be,egan Wachs <megan@sifive.com>, 2018-03-20 14:01:22 -0700, , update debug module register 1296 debug update version file generated spec mostly get new sba register debug clean halt summary use new terminology debug correct address haltsum1 debug use simpler expression numhaltedstatus debug remove defunct haltstatus addr,,
2549,70895b6ffa8a4f59fc4fb3de3812c5bbc4dc8741,enry Cook <henry@sifive.com>, 2018-03-19 12:28:48 -0700, , rocket make trivial serialize storing ecc setting option string converting scala code class later,,
2550,12997a644d9328ea09729a45faacdaae5a465532,enry Cook <henry@sifive.com>, 2018-03-15 12:33:34 -0700, , tilelink,,
2551,3cb9e57b5eda7cd7cf79002e1228c0d4b7ac1a10,enry Cook <henry@sifive.com>, 2018-03-14 22:46:36 -0700, , diplomacy addressmapentry,,
2552,2489a0832893a514ffe28b2fa167af4f56f5f753,dmond Cote <edmond.cote@gmail.com>, 2018-03-19 18:07:28 -0700, , header required dvm_trace 1294 dvm_trace gcc 7.2.0 small change may affect possible dvm_trace regressed  http cpp memory unique_ptr emulator.cc function int main int char emulator.cc 254 error declared scope std unique_ptr vcdfd new vcdfile  info http cpp memory unique_ptr  using built spec collect_gcc gcc usr lib gcc x86_64 linux gnu lto wrapper nvptx none  target x86_64 linux gnu configured src configure pkgversion ubuntu 7.2.0 8ubuntu3.2 bugurl file usr share doc gcc readme.bugs enable language ada brig fortran objc obj prefix usr gcc major version program suffix program prefix x86_64 linux gnu enable shared enable linker build libexecdir usr lib without included gettext enable thread posix libdir usr lib enable nls sysroot enable clocale gnu enable libstdcxx debug enable libstdcxx time yes default libstdcxx abi new enable gnu unique object disable vtable verify enable libmpx enable plugin enable default pie system zlib target system zlib enable objc auto enable multiarch disable werror arch i686 abi m64 multilib list m32 m64 mx32 enable multilib tune generic enable offload target nvptx none without cuda driver enable checking release build x86_64 linux gnu host x86_64 linux gnu target x86_64 linux gnu thread model posix gcc version 7.2.0 ubuntu 7.2.0 8ubuntu3.2 ,,
2553,9a56e44e32f788f38be01765ac3560d78add8d3b,ohn Wright <jwright6323@gmail.com>, 2018-03-19 11:30:41 -0700, , fix typo rammodel get printf 1293,,
2554,d6bc9c53f01a46abaebadfd303d50b0abe87472d,ndrew Waterman <aswaterman@gmail.com>, 2018-03-15 19:23:09 -0500, , save little power reset writing tag 1287,,
2555,78dad3e89b17a0759cda42da05ef42297b21e580,egan Wachs <megan@sifive.com>, 2018-03-14 06:46:00 -0700,1279, merge pull request 1279 ipxact_descs xact like regfielddesc,,
2556,4e1149153137507fced01997c4ee32392aaa6617,egan Wachs <megan@sifive.com>, 2018-03-13 09:26:47 -0700, , merge remote tracking branch origin master ipxact_descs,,
2557,1c1b6e8ffee31503053f0c018ece1ee0bb70cf7e,egan Wachs <megan@sifive.com>, 2018-03-13 09:09:39 -0700,1282, merge pull request 1282 revert debug need fully populate flag array,,
2558,d00a0bba32cae0b6f1f6b33691a41b7a580b52fc,egan Wachs <megan@sifive.com>, 2018-03-12 21:29:55 -0700, , revert debug need fully populate flag array reverts commit,,
2559,59d5e613668d090b094c4f1b38a36abb7cb1e1ca,enry Cook <henry@sifive.com>, 2018-03-11 18:06:35 -0700, , regmapper refactor json emitted,,
2560,ea89259dd47632c1dd35313bde28b87874bf58f3,enry Cook <henry@sifive.com>, 2018-03-11 12:12:40 -0700, , regfielddesc reserved omits,,
2561,15e058e3da78f4454fd55f600082ac2ea05f911f,egan Wachs <megan@sifive.com>, 2018-03-09 17:38:23 -0800, , regfielddesc change reserved indicated,,
2562,d889a0ca16550ee18a9a65fc14d6f359239d503c,egan Wachs <megan@sifive.com>, 2018-03-09 17:20:38 -0800, , regfielddesc add volatile cause reg bue,,
2563,e0c3c63826caf505c8ce915295e9987c8f2ea5dd,egan Wachs <megan@sifive.com>, 2018-03-09 15:10:43 -0800, , regfielddesc update .bytes method emit reserved register field instead applying description register actually anything padding register,,
2564,0fcacd37df0d404ede8452b103bbd9ec71cf0ff2,egan Wachs <megan@sifive.com>, 2018-03-09 15:10:43 -0800, , regfielddesc mark register volatile,,
2565,7458378a4a4bc16d94bcab4cfc3d48fe56a1f14c,egan Wachs <megan@sifive.com>, 2018-03-09 12:22:28 -0800, , regfielddesc update reg field descs correct device,,
2566,3063fd1b46ad395bb0a1d0c22453a916663adbee,egan Wachs <megan@sifive.com>, 2018-03-09 11:47:03 -0800, , regfielddesc update describedreg suppot new feature,,
2567,2f239f2a9a0ad63792ded3349e650246d1c41bc4,egan Wachs <megan@sifive.com>, 2018-03-09 11:29:17 -0800, , regfielddesc add feature support xact like description emit json,,
2568,e07b37c7ad950276b460b840ae87d942a790877f,enry Cook <henry@sifive.com>, 2018-03-11 11:40:25 -0700,1186, merge pull request 1186 edcote patch update testdriver module support fsdb,,
2569,d3c16258fd7a0eb04e6a52542157fb94c3de055b,enry Cook <henry@sifive.com>, 2018-03-10 19:50:54 -0800,1280, merge pull request 1280 reg desc anno util use,,
2570,0e0963d3606f0f98213facba1082e1bb86a9b9e3,enry Cook <henry@sifive.com>, 2018-03-10 17:04:46 -0800, , util use,,
2571,99862942fe0a146ac02264f142a5fe115ac08e5b,enry Cook <henry@sifive.com>, 2018-03-08 19:04:23 -0800,1276, merge pull request 1276 reg desc anno sbt bump json4s jackson 3.5.3,,
2572,1b93b27da4e23d2e0d5d4533cacec225b9961d39,enry Cook <henry@sifive.com>, 2018-03-08 16:12:15 -0800, , util restore donttouch annotation chisel broken element aggregate,,
2573,933f2ce958937d55d0fef01cc48471efc2a63de7,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-03-08 17:27:51 -0500, , bump riscv tool riscv fesvr submodule ptr fix 1275 riscv fesvr submodule pointing local version oops corrects updated version riscv tool signed schuyler eldridge ibm.com,,
2574,d6e2c1a73fd41e0337dca147915256103483ff39,enry Cook <henry@sifive.com>, 2018-03-08 12:36:51 -0800, , wire deprecation,,
2575,32592377c6e2c3e19a5aad5045caeb7e7f608540,enry Cook <henry@sifive.com>, 2018-03-08 12:31:52 -0800, , sbt bump json4s jackson 3.5.3,,
2576,8bb397a1b9b3d069aea7fd6845322f64045d7b10,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-03-08 01:59:04 -0500,1266, fix vcs argument parsing 1266 add permissive permissive vcs args add guard around verilog vcs option vcs call htif new permissive permissive option enables htif permissively parse option inside one guard erroring unknonw command necessary vcs unlike emulator htif giving command opposed host target argument like verilator emulator.cc bump riscv tool fesvr vcs fix bump riscv rools riscv fesvr vcs stderr fix fix 1266 signed schuyler eldridge ibm.com,,
2577,7d146f34018d4a826c256822330eec0832d16a0d,egan Wachs <megan@sifive.com>, 2018-03-07 14:50:26 -0800,1273, merge pull request 1273 no_jtag_vpi deprecate jtagvpi,,
2578,ef7a6115b7f14ef3dfe1421cc52f4e5dceadc395,egan Wachs <megan@sifive.com>, 2018-03-07 10:58:09 -0800, , vsim need vpi without jtagvpi,,
2579,15dc7f67602bb6a9788dffa06ec4ff7ff9006eb6,egan Wachs <megan@sifive.com>, 2018-03-07 10:55:45 -0800, , jtagvpi remove chisel unused,,
2580,42e614550c6f2df5dba1b2c79a8c264c07f228cc,egan Wachs <megan@sifive.com>, 2018-03-07 10:53:49 -0800, , jtagvpi remove favor remote bitbang,,
2581,64b707cbb6b4b83acae4f59f249d0a0b5c382ba1,ack Koenig <jack.koenig3@gmail.com>, 2018-03-07 13:22:38 -0500, , bump chisel firrtl annotation refactor 1261 also brings autoclonetype enhancement bug fix,,
2582,d0b46c5b8ff1b057b752928ccd9907604dd3b83f,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-03-06 20:53:51 -0500, , align roccio new clonetype 1270 aligns rocc 1232 fix 1268 signed schuyler eldridge ibm.com,,
2583,f1bd9c99aa32323401afdd253c726fd23422a505,egan Wachs <megan@sifive.com>, 2018-03-06 12:31:00 -0800,1262, merge pull request 1262 beu regfield add buserrorunit regfielddesc,,
2584,f00e9576e31f3523164498be1ad9ce7290550a22,egan Wachs <megan@sifive.com>, 2018-03-06 11:28:51 -0800,1263, merge pull request 1263 sim_jtag_reset simjtag make reset init connectivity flexible,,
2585,b669fb3d6a6172f27a596f6b9479e7aee0cf192f,egan Wachs <megan@sifive.com>, 2018-03-06 11:04:17 -0800, , merge remote tracking branch origin master beu regfield,,
2586,2a0e67ab15c798ad2baa8fbe2deffe597b46e119,egan Wachs <megan@sifive.com>, 2018-03-06 11:03:26 -0800,1267, merge pull request 1267 plic_source_0 plic update regfielddesc source different,,
2587,a3d99e5ba21adaa6b0126acee18f803194b8144b,egan Wachs <megan@sifive.com>, 2018-03-06 11:02:10 -0800, , describedreg fix import,,
2588,a20998e215429c2b6dbf115e208a2f8c0abec374,egan Wachs <megan@sifive.com>, 2018-03-05 16:27:17 -0800, , simjtag fix verilog typo,,
2589,88569539055e3f04e16f6d7d928c48af2b1a428d,egan Wachs <megan@sifive.com>, 2018-03-05 16:12:14 -0800, , describedreg move regmapper,,
2590,4256d99a9b19e61c066097cccbfecf9aadee7d50,egan Wachs <megan@sifive.com>, 2018-03-05 16:10:05 -0800, , plic priority threshold really warl rwspecial explain,,
2591,41d1a627133a43051f82a0218edb3bd5c8b6fb85,egan Wachs <megan@sifive.com>, 2018-03-05 15:29:14 -0800, , plic update regfielddesc reflect fact source like others,,
2592,bd3a72e58550e61ac4d65f071502d10ebe4e84ae,egan Wachs <megan@sifive.com>, 2018-03-05 12:41:39 -0800, , merge remote tracking branch origin master sim_jtag_reset,,
2593,e3be5db3e6e0f942badcd390564dc39e66c3c61f,egan Wachs <megan@sifive.com>, 2018-03-05 11:21:10 -0800, , bue verbose register description,,
2594,878a357a0d264ae3a532a05e4661427c978335f4,egan Wachs <megan@sifive.com>, 2018-03-05 11:22:24 -0800, , regfielddesc add utility generating describing register time,,
2595,5eae81038dd11b0b42333eed6200e4b77634e21c,egan Wachs <megan@sifive.com>, 2018-03-02 17:29:17 -0800, , simjtag make reset init connectivity flexible may want seperate two,,
2596,644ba6dafa77bf2ad0c4694743a0604140b81efe,ndrew Waterman <andrew@sifive.com>, 2018-03-02 17:25:13 -0800, , add buserrorunit regfielddesc,,
2597,8c6e7456531c4d7b846d0532b2b94805b26c9793,ack Koenig <jack.koenig3@gmail.com>, 2018-03-01 15:19:12 -0800, , bump chisel firrtl 1232 misc change better enable autoclonetype bump chisel3 firrtl sbt 1.1.1,,
2598,20a88768560ca810c0dbe79f1a33604268d921c7,enry Cook <henry@sifive.com>, 2018-03-01 01:13:50 -0800,1190, merge pull request 1190 bus api buswrapper api update,,
2599,cdd2a9227f1de7267d7e17b41a05b4d5367e6785,egan Wachs <megan@sifive.com>, 2018-02-28 11:32:14 -0800,1256, merge pull request 1256 json_emit_enums regfielddesc emit enumeration json exist,,
2600,d13dc8ac2a570b2190f96638e39f1edcb3407dba,egan Wachs <megan@sifive.com>, 2018-02-28 09:42:25 -0800, , regfielddesc emit enumeration exist,,
2601,a48dd575b23aa4b82368f19beaaf19e2d4bf1e3e,ndrew Waterman <aswaterman@gmail.com>, 2018-02-27 19:49:40 -0600,1254, merge pull request 1254 amo aqrl fix mapping acquire release amos fence operation,,
2602,86c10b3cef66e676d76a4b7fd8eada20f83ad2b8,enry Cook <henry@sifive.com>, 2018-02-26 15:40:12 -0700,1250, merge pull request 1250 seldridge add jtag vpi vsim add jtag_vpi.c source vsim,,
2603,4bcc42550e9bcc1ccb02085d03961c7dfcd55c19,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2018-02-26 15:12:18 -0500, , remove jtag vpi vcs build mwachs5 signed schuyler eldridge ibm.com,,
2604,47d63d6baa840da26d9091a29294380cf399f4ad,ipult <31016881+bipult@users.noreply.github.com>, 2018-02-25 09:01:33 -0800,1251, merge pull request 1251 rocket_covers added functional cover,,
2605,eb6e192ec0a9e4e1341f5c876c17feecf585cc4b,ndrew Waterman <andrew@sifive.com>, 2018-02-23 16:39:47 -0800, , fix mapping acquire release amos fence operation amo.aq implemented amo fence whereas amo.rl implemented fence amo swapped error doe affect cacheable access using blocking doe affect access data scratchpad doe affect access strongly ordered region default cacheable access using nonblocking access weakly ordered region may manifest memory ordering violation access workaround use amo.aqrl whenever amo.aq amo.rl used,,
2606,30c0635bb3dd8f7ebdc4ea3315e425fd1d1db0bb,enry Cook <henry@sifive.com>, 2018-02-23 14:50:39 -0800, , subsystem add inter wrapper buffer params,,
2607,95294bbdcb00c3d61c4aa531850e27f97e1b727a,esley W. Terpstra <wesley@sifive.com>, 2018-02-23 15:20:56 -0800, , patternpusher put data correct address misaligned 1249,,
2608,d0e350976a367bab2513c5b5b938f2ae5dfac965,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2018-02-23 15:32:10 -0500, , add jtag_vpi.c source vsim signed schuyler eldridge ibm.com,,
2609,ad823ef43c7ec23db50156ccb81b583c1153d9d3,enry Cook <henry@sifive.com>, 2018-02-23 13:51:31 -0800, , subsystem pbus crossing type,,
2610,5725e17969247196dd4d0356a538c75b922415de,enry Cook <henry@sifive.com>, 2018-02-23 12:50:51 -0800, , subsystem even general coupler method,,
2611,87eed645d8ccb1ab15592cdbcc2844b259c06d95,acob Chang <jchang@sifive.com>, 2018-02-23 12:13:31 -0800, , fix jtag cover description 1248,,
2612,5b1d72c7769251f983855020fb632f77c6a2094b,enry Cook <henry@sifive.com>, 2018-02-22 23:46:08 -0800, , subsystem expose hastiles parameter,,
2613,099bbec6667507926ec57071a5d75c2a1f3a53ea,enry Cook <henry@sifive.com>, 2018-02-22 23:45:21 -0800, , subsystem buswrapper coupling method,,
2614,2e548c9ad2bf39344391c0ab1545b3b6122695cc,ipul Talukdar <bipul@gamma02.internal.sifive.com>, 2018-02-22 23:20:12 -0800, , added functional cover,,
2615,69b48b623ab8c37e822f29e4a4a74a4944b12bd0,ndrew Waterman <aswaterman@gmail.com>, 2018-02-22 22:53:49 -0800,1247, merge pull request 1247 misa implement misa.c proposal,,
2616,aad75f2285bcc0f90c5f97d0b4ec8042a9f7c515,ndrew Waterman <andrew@sifive.com>, 2018-02-22 15:12:19 -0800, , implement misa.c proposal proposal adopted yet anything better current implementation clearing misa.c misaligned effectively undefined,,
2617,c1ee31d133aadd88e4ec27fd121de9a99c4cb531,ndrew Waterman <andrew@sifive.com>, 2018-02-22 14:56:57 -0800, , fix debug trigger point store rocket debug trigger supposed happen store occurs rather previously reported exception store store occurred anyway probably problematic practice store idempotent,,
2618,78883d13e8857148886b757c07878da3d50501a7,enry Cook <henry@sifive.com>, 2018-02-21 18:22:06 -0800, , subsystem add tlidentity.gen make wrapper flexible,,
2619,eaa908d44fdd422cd9cdfe9e5b32b0b1aad7941e,enry Cook <henry@sifive.com>, 2018-02-21 14:40:26 -0800, , subsystem buswrapper method,,
2620,e237f725399691cfdff712d87d38b311d0178836,enry Cook <henry@sifive.com>, 2018-02-21 12:51:16 -0800, , subsystem,,
2621,1af02f754e5408e6ec5de981e2a82a0d71e66236,enry Cook <henry@sifive.com>, 2018-02-21 12:46:55 -0800, , groundtest fix filename,,
2622,030c6f0206437e10085152f4e6c6bd732612b8f5,enry Cook <henry@sifive.com>, 2018-02-20 17:10:16 -0800, , subsystem bus wrapper basesubsystem,,
2623,b617e26c1380595a26a5a00c376053db9f879981,enry Cook <henry@sifive.com>, 2018-02-20 17:09:30 -0800, , util augment string use name coupler,,
2624,a6d396549149aaa1b659a42afb38ca0185c2f00a,enry Cook <henry@sifive.com>, 2018-02-16 18:03:40 -0800, , tilelink bus wrapper scope called coupler,,
2625,57edd7facfbf5ef67b0da2fa0b7996a5c5e168d5,enry Cook <henry@sifive.com>, 2018-02-16 15:58:55 -0800, , subsystem streamline totile fromtile attachment,,
2626,ef3addee7bf3f2a0f8de1d51b9eadfbc6a830fb4,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 14:11:41 -0800, , diplomacy put full module instance path graphml description,,
2627,62aee56807d63850ef6aab84f067526440554ddc,enry Cook <henry@sifive.com>, 2018-02-16 13:58:33 -0800, , diplomacy base instance name valname module name classname,,
2628,3f436a76127a78d7c1e1700712f53f014aec8cea,enry Cook <henry@sifive.com>, 2018-02-15 14:01:49 -0800, , subsystem new bus attachment api,,
2629,8462ea3d5ba24ca8dfaa5639e00d90f97e369c69,enry Cook <henry@sifive.com>, 2018-01-12 12:29:27 -0800, , coreplex subsystem,,
2630,32c5c3c04d45165778ae7d168b1fda92497f9ab0,ndrew Waterman <aswaterman@gmail.com>, 2018-02-21 11:05:44 -0800,1245, merge pull request 1245 rv32d support flen xlen,,
2631,8998a97ea1f3d652111af28ad88d6f4af0033edd,ndrew Waterman <andrew@sifive.com>, 2018-02-20 18:28:47 -0800, , preserve withrv32 behavior flen,,
2632,1dc1e2c099c523388260dad0d47fbbc4ed1f6309,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:45:07 -0800, , support testing rv32d configs,,
2633,d4fb7ad6a28d768ac1b695c72fb602ea164ddd75,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:44:30 -0800, , provide fdiv fsqrt holdover built functional unit,,
2634,b48744896186dfdbb898065126173a44e587fbd0,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:43:49 -0800, , add fpuparams.flen option decoupled xlen,,
2635,5e35015651c9d4cd82a6a33601e62805136aa1e0,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:42:50 -0800, , minor rocket fix support flen xlen,,
2636,bd29184e11d8fdf914fdf90268caf29560de90fd,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:37:36 -0800, , debug get beatbytes pbus xlen,,
2637,62f9b8443947d10894777a9ddbd45aa998ab1360,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:37:23 -0800, , plic get beatbytes pbus xlen,,
2638,52e22a1dd8cc29e095ad93b5ee5bdc8e0a41d581,ndrew Waterman <andrew@sifive.com>, 2018-02-20 15:36:57 -0800, , clint get beatbytes pbus xlen,,
2639,1b158d2cafa87cd5f5069f3fc8b664f5a0efa997,ndrew Waterman <aswaterman@gmail.com>, 2018-02-20 14:19:21 -0800,1244, merge pull request 1244 dtim priority give rocket priority dtim port,,
2640,1bac2cbdf8870d3b12c298de502731472ba5cb29,ndrew Waterman <andrew@sifive.com>, 2018-02-20 11:23:10 -0800, , give rocket priority dtim port port easily starve processor even utilization bad interaction pipeline giving processor static priority practice since instruction load store typical workload even executes 100 load store must eventually encounter miss taken branch exception even malicious code permanently starve port,,
2641,db35f45bf7ed1a8fa84fd539dc8bbc68e5c81026,egan Wachs <megan@sifive.com>, 2018-02-16 14:27:53 -0800,1242, merge pull request 1242 unnamed_reg_fix regfielddesc fix output produced undescribed register,,
2642,135f06cefc5df9fa9cd12ded19cbddaeb77b87f2,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-02-16 16:03:51 -0500, , clarify error init jtag error code zero 1241 signed schuyler eldridge ibm.com,,
2643,5affd3bec24a89df23b97580abfcd72303522a84,egan Wachs <megan@sifive.com>, 2018-02-16 10:24:12 -0800, , regfielddesc fix output produced undescribed register,,
2644,cf7cd03d64f9029743270506207e8b8eac4e532b,egan Wachs <megan@sifive.com>, 2018-02-16 08:53:41 -0800,1239, merge pull request 1239 reduce debug module flag,,
2645,bb1976552f690ebcd588d4d947559ec80906aa88,esley W. Terpstra <wesley@sifive.com>, 2018-02-15 22:19:27 -0800,1238, merge pull request 1238 error bifurcate error exception wrt caching,,
2646,d72abb7a124c36f204d63ff5d9071bba3623fcb0,egan Wachs <megan@sifive.com>, 2018-02-15 21:49:32 -0800, , debug revert change flag named,,
2647,dcfbdabe60ac5b72d9d66e3c7ed73cf97f632544,esley W. Terpstra <wesley@sifive.com>, 2018-02-15 19:14:30 -0800, , cachecork better document edge condition,,
2648,ecd069dca4bb8df475edb6d00054745ce0e9fd13,esley W. Terpstra <wesley@sifive.com>, 2018-02-15 19:09:37 -0800, , tilelink allow fifo cache probably smart thing build illegal,,
2649,acecc407a52e7ba775d01fe6f0ec076c7b959f18,esley W. Terpstra <wesley@sifive.com>, 2018-02-15 19:08:43 -0800, , hellacache really support probe block size would somehow retain ownership unprobed part block case happened dirty,,
2650,c34b940d9a782b2b353da08f15f117f82d3d6d77,egan Wachs <megan@sifive.com>, 2018-02-15 14:23:54 -0800, , revert unintentional change,,
2651,e0c3b22d61d0ef43493599a8ae06e576f5eff1ac,egan Wachs <megan@sifive.com>, 2018-02-15 14:23:27 -0800, , regfielddesc string used insert compare,,
2652,b95f68447f47ae2a1ec0038c5a706ec6f72d0561,egan Wachs <megan@sifive.com>, 2018-02-15 14:01:47 -0800, , regfielddesc prevent different regfield jsons overwriting eachother,,
2653,64d3731e4532286404110404c57343faa97dc690,egan Wachs <megan@sifive.com>, 2018-02-15 13:25:06 -0800, , regfielddesc put character name need sanitized,,
2654,197699b93add3c3ab3fb6c9ac15ce321703d91cb,egan Wachs <megan@sifive.com>, 2018-02-15 13:23:51 -0800, , debug need fully populate flag array,,
2655,fa412246b354ec80809fda131d2e5eedd7bb7158,esley W. Terpstra <wesley@sifive.com>, 2018-02-14 22:51:37 -0800, , error exception wrt caching prior error device allowed cached multiple actor despite never probing pretty unusual set property caused trouble several time past let instead put error device one two well established category straight mmio device tracked memory region,,
2656,e2e678d53d7b60ca1a27441b75dd2f0437d9a2d9,egan Wachs <megan@sifive.com>, 2018-02-12 14:25:06 -0800,1183, merge pull request 1183 detailed regfield description,,
2657,6f70d25ef9c52ebf44ceb80a1531e5d277962ca7,egan Wachs <megan@sifive.com>, 2018-02-12 12:00:01 -0800,1184, merge pull request 1184 regfield_json tlregmapper emit json file describing register field,,
2658,de91672e9a5fd135e4e2b9bc9c1fbc52851b8275,egan Wachs <megan@sifive.com>, 2018-02-12 08:32:52 -0800, , regfielddesc simplify output regfielddesc json list reg field,,
2659,7bf0121f07457f22f363e90544f5d64861e35e8f,egan Wachs <megan@sifive.com>, 2018-02-12 08:31:29 -0800, , plic correct description,,
2660,08acbe1a298895c9a1499ab5b0653a17d7d957df,egan Wachs <megan@sifive.com>, 2018-02-11 23:57:57 -0800, , regfielddesc clean description json presentation,,
2661,5ab4204e8aaaf809303090d340b4c144b152622e,egan Wachs <megan@sifive.com>, 2018-01-10 15:53:13 -0800, , regfield json leave thing type none,,
2662,3b44f380d89ffcf1d960d650de2babc9aaafbf23,egan Wachs <megan@sifive.com>, 2018-01-08 18:13:00 -0800, , tlregmapper emit json file describing register field,,
2663,256f8ffc6bd0dbe2b747fd97dfee60ce4030556c,egan Wachs <megan@sifive.com>, 2018-02-11 21:33:09 -0800, , clint annotate regmap regfielddesc,,
2664,718c88a8f96590ce9f3baabbf3c428ae2dce09fe,egan Wachs <megan@sifive.com>, 2018-02-11 21:05:17 -0800, , plic annotate regmap regfielddescs,,
2665,13b120fb0144e19f9eb9db74276fd452c50d806a,egan Wachs <megan@sifive.com>, 2018-02-10 20:11:24 -0800, , debug annotate regmaps regfielddescs,,
2666,7abf6e1c8aca06863f7581c5101dda235312193a,egan Wachs <megan@sifive.com>, 2018-02-10 13:17:38 -0800, , regmapper update cover prop use new regfielddesc object,,
2667,4ab1585a78a17f8a391de8baf377692ccd4a20ed,egan Wachs <megan@sifive.com>, 2018-01-08 11:20:37 -0800, , register field add verbose description object add version regfield function take update example device use,,
2668,1bfdfacda068bbb1df4c9c5065a54c3080000b28,enry Cook <henry@sifive.com>, 2018-02-09 15:59:51 -0800,1234, merge pull request 1234 grebe bindfixup use bind global namespace,,
2669,ac62bf7f228ea2222f8b458c4be729de35561493,aul Rigge <rigge@berkeley.edu>, 2018-02-09 14:16:20 -0800, , use bind global namespace,,
2670,9a562215667b999eadb7a9c3dee6d0816cfa9529,enry Cook <henry@sifive.com>, 2018-02-08 18:29:31 -0800,1192, merge pull request 1192 seldridge auto plusargs automatic plusarg emulator.cc,,
2671,fe277cf6f0010c1c2016fdc3117ad92dc5b7e6e6,enry Cook <henry@sifive.com>, 2018-02-06 18:38:44 -0800, , merge branch master auto plusargs,,
2672,9f6d586e8c4f3a7a076009d343b0e4d25781a270,ndrew Waterman <aswaterman@gmail.com>, 2018-02-06 17:33:33 -0800, , add plic cover 1229 add another fpu hazard cover add plic cover,,
2673,36cba65e606b6aa9352339b74c8b4e60b3d7ffd5,ndrew Waterman <aswaterman@gmail.com>, 2018-02-06 15:38:20 -0800,1228, merge pull request 1228 mul teach muldiv div,,
2674,efc6c9cbd33c46988461597c37545b1d82efc8df,ndrew Waterman <andrew@sifive.com>, 2018-02-06 14:05:03 -0800, , let user csrfile decide set tval also renamed badaddr tval correct name,,
2675,a59fc3bdaa9bd208fbad18d662842efda29ae3a4,ndrew Waterman <andrew@sifive.com>, 2018-02-05 17:49:33 -0800, , teach muldiv either mul div setting unroll,,
2676,69441930b56f4d79dbc6944935c6f4887b457251,ndrew Waterman <andrew@sifive.com>, 2018-02-05 17:50:01 -0800, , rationalize alu function encoding mulhsu mulhu match isa funct3 encoding slightly reduce cost,,
2677,c1eb795abafc3774c69560bbe3b0cff5210bdd21,olin Schmidt <colins@berkeley.edu>, 2018-02-02 17:13:05 -0800, , move sbt launch match project 1222 therefore everything 1.0.4,,
2678,e26363a1765c1bd819bc55894d73bf5ffaaed0b0,ndrew Waterman <aswaterman@gmail.com>, 2018-02-01 14:46:38 -0800, , pas deprecated ffaaf option firrtl 1221,,
2679,18e3bf37012967cfe3f8da8e3e8fa07bbbb52f33,ack Koenig <jack.koenig3@gmail.com>, 2018-01-31 14:31:54 -0800, , bump firrtl 1219,,
2680,52945235515904ee1faf8e05a25163fa402d0a58,olomatnikov <solomatnikov@users.noreply.github.com>, 2018-01-31 14:31:42 -0800, , keep io.cpu.s1_data visibility 1218,,
2681,ad58b3743720e0478df412f620ee6546cf95cda4,enry Cook <henry@sifive.com>, 2018-01-31 14:22:17 -0800,1215, merge pull request 1215 config altermap misc update config generator apis,,
2682,b1fa19e80190a525fb59684b42e7d55e1f5963c4,enry Cook <henry@sifive.com>, 2018-01-30 20:42:36 -0800, , bump hardfloat scala 2.11.12 1216,,
2683,7dad48670754700e8d8fb667995e1ae62eb6449c,enry Cook <henry@sifive.com>, 2018-01-30 15:19:37 -0800, , util update internal generator api,,
2684,bd50a1a4bcc9ffe492dec8f33784446727f33647,enry Cook <henry@sifive.com>, 2017-10-25 11:54:47 -0700, , config remove deprecated parameters.root,,
2685,46751bedebef966e2ac77f5d123b6df1c1ba73eb,enry Cook <henry@sifive.com>, 2017-10-25 11:17:32 -0700, , config mapparameters back style,,
2686,f4853c4f6336752a4dfa40ed72095b07dfb3080a,acob Chang <jchang@sifive.com>, 2018-01-30 00:01:19 -0800, , add cover property core csrs 1212,,
2687,b5ff853e86399a3301ee4398779b6377fb37c2d9,ndrew Waterman <aswaterman@gmail.com>, 2018-01-26 12:07:33 -0800, , sign extend depc csr 1209,,
2688,8d8e4e1399f71b934f0d6840688993d5c2ebc7b1,ndrew Waterman <aswaterman@gmail.com>, 2018-01-25 18:06:13 -0800,1196, merge pull request 1196 interrupt cover cover exception interrupt,,
2689,d2399b6d0e6bdbe6054ffccd5cd68f92a3e80336,ndrew Waterman <andrew@sifive.com>, 2018-01-16 00:45:50 -0800, , cover exception interrupt,,
2690,a749326deb37da6ac0d8bdd27b51b10c1424102f,acob Chang <jchang@sifive.com>, 2018-01-24 21:37:24 -0800, , add cover point register 1208,,
2691,94d2edceb9745ccc34aabbefa1c50bbe73dc03ce,ndrew Waterman <aswaterman@gmail.com>, 2018-01-23 18:49:45 -0800,1205, merge pull request 1205 fpu cover add cover fpu,,
2692,7a0252fdfcd15245fa904de27d0c152e0ff58350,ndrew Waterman <andrew@sifive.com>, 2018-01-23 16:27:46 -0800, , add cover fpu structural hazard,,
2693,a2ca82f92c65e6fa6259dc7d3e317ad29fbf4e80,ndrew Waterman <andrew@sifive.com>, 2018-01-23 16:13:35 -0800, , add cover,,
2694,dcda98dcaf4fd74cdd35181a425ce15675ba745a,acob Chang <jchang@sifive.com>, 2018-01-22 16:40:38 -0800, , disable coverage collection testbench related verilog file 1204,,
2695,c32150b9948761f7759395948084a6d68a9aa016,esley W. Terpstra <wesley@sifive.com>, 2018-01-19 19:45:52 -0800, , work also context rawmodule 1202,,
2696,f6f5606f8e15fdc6872ea3723176a5ddf53cdd91,esley W. Terpstra <wesley@sifive.com>, 2018-01-18 14:57:47 -0800, , diplomacy run user instantiate method node initialized 1198,,
2697,5cc1411e1455e23c5ca58cb844d4d447218abeb5,enry Cook <henry@sifive.com>, 2018-01-18 14:53:25 -0800,1199, merge pull request 1199 require message rocket add address tlb permission require msg,,
2698,bf5dd6dac3a5debb4d26a3b1518beaaf125cd228,ack Koenig <jack.koenig3@gmail.com>, 2018-01-18 14:45:36 -0800, , replace parameter cover globally setable implementation 1200 change made anticipation proper coverage library,,
2699,24c123550098d7cec2c77d0b2eb68bcf2e7473cb,enry Cook <henry@sifive.com>, 2018-01-18 10:31:51 -0800, , rocket add address tlb permission require msg,,
2700,5854fb5f7cbb9e678f202c6eddb67a9737339f9d,esley W. Terpstra <wesley@sifive.com>, 2018-01-17 18:02:19 -0800, , sourceshrinker improvement 1197 sourceshrinker preserve fifo guarantee slave tilelink document release use ttot btob nton ttot needed write cache,,
2701,338e453a9106dfbc1a9a19c62547997ab5343ce3,egan Wachs <megan@sifive.com>, 2018-01-17 13:59:05 -0800, , jtag use new withclock way overriding clock 1072 jtag use new withclock way overriding clock override clock way deprecated jtag use withclock instead override clock jtag extend module clockedcounter jtag use deprecated clock construct jtag remove another override_clock rename latch register negative edge clock use appropriately named negedgereg jtag rename another,,
2702,355d3b15e8c3f555cfbe2577d37c2711be1d71db,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-01-16 15:45:53 -0500, , merge origin master auto plusargs,,
2703,80ca018e3ad923f39476edec5b6e7d8a780e7210,acob Chang <jchang@sifive.com>, 2018-01-15 18:00:29 -0800, , add cover point buserrorunit 1193,,
2704,04af785a5fb77d7397294ef290bea91bd5f82e58,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-01-15 17:54:40 -0500, , emit plusargs unit test signed schuyler eldridge gmail.com,,
2705,09c1d034fa8b141dbf9c93d030b90910918f9f7f,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-01-15 17:00:12 -0500, , explicitly name plusarg serializers _cheader signed schuyler eldridge gmail.com,,
2706,cfd49f87c1c80bf9e78eb2eec8380e21e31d039c,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-01-15 16:53:36 -0500, , use longname emission signed schuyler eldridge gmail.com,,
2707,6c6afc5bc9b3da85fb32f5f94694fea845cb76e2,egan Wachs <megan@sifive.com>, 2018-01-15 13:33:27 -0800,1191, merge pull request 1191 edcote patch remove string type ambiguity header,,
2708,e52d52ae991b5b6cd6f009e80cb0ce9eeeb25ddb,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2018-01-15 14:21:09 -0500, , link plusarg emulator command line option add mutable singleton store information rocket plusargs add method emit snippet consumed emulator.cc correct argument parsing help text generation emits snippet config .plusargs via basecoreplex set  modify emulator makefrag verilator include config .plusargs cleanup help text docstring existing plusargs signed schuyler eldridge gmail.com,,
2709,904f0f3d936c6cdab6c0a038e999bac20cc7411a,dmond Cote <edmond.cote@gmail.com>, 2018-01-13 13:35:52 -0800, , enhance error message debug enabled commit enhances error message user enables waveform dump runtime forgets enable compile time define,,
2710,ff11673a9c3f1017ab1b3ba410414f04836a6af4,dmond Cote <edmond.cote@gmail.com>, 2018-01-13 13:29:22 -0800, , remove string type ambiguity header ran compilation issue link explains problem well http 5499222 3736700 example header file generally considered good idea put line using namespace std use namespace matter cause name file include header become ambiguous setup would include string header use std string refer string type,,
2711,8799508b1f374b7fe8086c46228f08fd2095d0df,egan Wachs <megan@sifive.com>, 2018-01-12 10:34:48 -0800,1179, merge pull request 1179 refactored_rbb add debug test regression,,
2712,b8219425d8958e2bd534913e6c374c26a290d374,ordan Danford <jordandanford@gmail.com>, 2018-01-10 16:52:07 -0700, , fix spelling capitalization readme.md 1182,,
2713,5fe0bb0d6ae41b1c20b80833870208b7832a3a8d,egan Wachs <megan@sifive.com>, 2018-01-09 21:34:14 -0800, , merge remote tracking branch origin master refactored_rbb,,
2714,f5211765e9c43bc32401027509f5a18e6f017af7,enry Cook <henry@sifive.com>, 2018-01-09 15:13:55 -0800,1177, merge pull request 1177 dont touch make use,,
2715,c152962642b84b808a5f097eb9351745a17a9334,entin-as <30556064+pentin-as@users.noreply.github.com>, 2018-01-09 16:06:43 -0500,752, dual port ram replaced single port ram tag_array hellacache 1181 accordance http github.com chisel3 issue 752,,
2716,42e5e92d43777eb7bb632820e6aba2fbea42d665,dmond Cote <edmond.cote@gmail.com>, 2018-01-09 09:54:34 -0800, , update testdriver module support fsdb add support fsdb waveform dumping using existing api feature enabled using define fsdb change fully regressed i.e. please pull blindly impact existing knob minimal affect existing functionality automated travis build sufficient ass alternatively could using define vcs chose introduce new define multiple simulator support fsdb dumping,,
2717,15c54b1c5a1c106983ee44a12510b8200dabc3ac,enry Cook <henry@sifive.com>, 2018-01-08 19:38:10 -0800, , tile intsinknode belongs,,
2718,11e5b620f87c40984072ad5d745c6a336b7fee98,enry Cook <henry@sifive.com>, 2018-01-08 18:41:55 -0800, , tile disable monitor slave port,,
2719,5075a93e6c831447e1097633ff6507f00c856014,enry Cook <henry@sifive.com>, 2018-01-08 15:58:28 -0800, , util donttouch work around zero width aggregate,,
2720,7fc8337cdbaecb9285221b9efee3ed15c7c202df,lbert Huntington <ahuntington@sifive.com>, 2018-01-08 09:44:44 -0800,1180, merge pull request 1180 addrwregdesc allow rwreg pas name description regfield documentation,,
2721,a530646d15a3a19329bad2598bf852b84adffe66,egan Wachs <megan@sifive.com>, 2018-01-08 09:11:27 -0800, , merge remote tracking branch origin master refactored_rbb,,
2722,4fd4ae38e346a4875a087da6a8a2f2bc3f88886e,enry Cook <henry@sifive.com>, 2018-01-05 20:37:44 -0800,1176, merge pull request 1176 fix port fix mmio port,,
2723,3525489fffc4d221f841250b6ac41b3b6248c341,enry Cook <henry@sifive.com>, 2018-01-05 17:17:22 -0800,1174, merge pull request 1174 error device tracked claim errordevice tracked,,
2724,427b6c9ab8b2c7d9c778f3de63dc1d5706279efc,egan Wachs <megan@sifive.com>, 2018-01-03 16:55:48 -0800, , emulator update allow hard coded verilog plusargs,,
2725,76c5fd0c0c8cf011bf4c519e3ebc1e8cbc4a120d,egan Wachs <megan@sifive.com>, 2017-12-22 16:20:12 -0800, , travis use newer infrastructure require sudo additional disk space dec 2017 travis changed container image seem give slightly disk space using sudo image give disk space,,
2726,e6661a6982b30113ad6089cac6fa50ceb3a9844b,egan Wachs <megan@sifive.com>, 2017-12-19 17:13:08 -0800, , debug regression use plusarg enable remote bitbang,,
2727,b643f3dca60eb3d39cf8f2afd2c31abeb3dcb51a,egan Wachs <megan@sifive.com>, 2017-12-19 14:57:31 -0800, , debug regression whitespace null ptr cleanup,,
2728,96dd5d8c389ef0c23f65e83572ace5220ca8239e,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2017-11-30 12:41:23 -0500, , emulator example clarification signed schuyler eldridge gmail.com,,
2729,7ae6bf761134f8b9d7a41d48dbb5006c3d36cb45,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2017-11-18 19:20:44 -0500, , argument clarification add example clarifies provides consistent command line argument usage text add set example running rocket chip emulator signed schuyler eldridge gmail.com,,
2730,1aa87f657873d03e8f2893cf3ab696a105d5cfd1,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2017-03-20 00:16:18 -0400, , make emulator.cc understand htif argument riscv fesvr modification enables rocket chip emulator understand error command line argument eventually consumed htif look bad error quickly relies modification risc fesvr support getopt exposure htif argument exist via htif.h header,,
2731,3ead9a5d2d1fe6804a05becaf8a3fd8e872e9eda,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2017-03-20 00:13:10 -0400, , move check vcs inside riscv fesvr remove necessary preprocessing riscv fesvr argument avoid situation riscv fesvr think argument binary support rolled riscv fesvr,,
2732,a97add954a65124fe25e0e3ad45524c6876e62ca,egan Wachs <megan@sifive.com>, 2017-12-01 17:43:01 -0800, , async reg properly reset verilator,,
2733,9df36040071174e6cb77217d795150df25724d5c,egan Wachs <megan@sifive.com>, 2017-12-01 17:07:28 -0800, , emulator reason emit waveform reset,,
2734,024cd52c44d8c060dd06de8514f8f105f1cc2165,egan Wachs <megan@sifive.com>, 2017-11-21 15:46:44 -0800, , debug attempt make simulation deterministic returning connection made command receieved,,
2735,1d3fa07c4498c92a782ebaaecfd6d4fbd61d1ef2,egan Wachs <megan@sifive.com>, 2017-11-17 16:03:16 -0800, , debug print failure debug test fail see failing travis cleanup print log name asap factor gdbserver common invocation gdbserver fixing print failtures add print log name command logfiles inspected simulation still running riscv ... cmd idiomatic export riscv ... cmd,,
2736,8425086f98ab1ebd90c74ca8907cc36f486fea6e,lbert Huntington <ahuntington@sifive.com>, 2018-01-05 16:59:58 -0800, , allow rwreg pas name description regfield documentation,,
2737,9b234216f0c2d9f5190534678551fae979dbff3c,egan Wachs <megan@sifive.com>, 2017-11-17 08:05:44 -0800, , debug install pexpect package travis regression,,
2738,1549ecfb3f7e5cd2c920de5ea30d3ecb57943fa3,egan Wachs <megan@sifive.com>, 2017-11-16 15:25:41 -0800, , debug explicitly clone riscv test get gdbserver.py,,
2739,3de9a042727ed0e27968707094a32350ef0bf1df,egan Wachs <megan@sifive.com>, 2017-11-15 16:05:36 -0800, , debug regression xlen fix merged riscv test explicitly state xlen,,
2740,bd5fe5d22eafea126d8de8a6958a6c2a420d1c10,egan Wachs <megan@sifive.com>, 2017-11-03 16:13:25 -0700, , debug regression say something memory order run simple test,,
2741,5df55d79118600f31486cdc94f8672f7edfc5d20,egan Wachs <megan@sifive.com>, 2017-11-03 15:16:23 -0700, , debug regression bump riscv tool riscv test fix,,
2742,593839e0d50c09d4297ef60c8232be7b66f67256,egan Wachs <megan@sifive.com>, 2017-11-03 08:38:18 -0700, , debug add debug regression travis regression,,
2743,4449dd0baaa0f279f6ae01e9ba499a788b59401c,egan Wachs <megan@sifive.com>, 2017-11-03 08:26:03 -0700, , debug regression add necessary config script,,
2744,e82328336e5c68c3de74dbfce05411c67d4e5305,egan Wachs <megan@sifive.com>, 2017-04-11 20:03:34 -0700, , add simjtag connect openocd remote bitbang interface simpler jtagvpi supported better verilor also thing spike,,
2745,b77b93b0b4d927bc2b007a83428165c040f54c35,enry Cook <henry@sifive.com>, 2017-10-02 19:34:51 -0700, , util,,
2746,000cde2f8aa9bee7773cb155c27476a76c50d1c3,ndrew Waterman <andrew@sifive.com>, 2018-01-05 14:00:42 -0800, , make errordevice uncacheable instead uncached ... even though still support acquire avoids needing flush fence.i presence errordevice,,
2747,ad0b9a0b1bfd5623f37d83935198eb8c57a22dd7,ndrew Waterman <andrew@sifive.com>, 2018-01-05 13:58:14 -0800, , reduce case fence.i must flush memory region uncacheable get put effect reside need flush,,
2748,4853d1355f6b30574f5d3c9f0339d5bfa1b610d1,enry Cook <henry@sifive.com>, 2018-01-05 12:50:24 -0800, , rocket donttouch,,
2749,847efde385ed10cc3fdae8514fb5fc362abe5e82,enry Cook <henry@sifive.com>, 2018-01-05 12:47:41 -0800, , coreplex donttouch tile_inputs wire,,
2750,f749e986cfcf5bfacfc6165c050f77fd441fbc8d,esley W. Terpstra <wesley@sifive.com>, 2018-01-05 12:27:18 +0100, , coreplex fix mmio port example,,
2751,206892899fb5bb601a4057168e08808151507086,ndrew Waterman <aswaterman@gmail.com>, 2018-01-03 12:06:18 -0800,1171, merge pull request 1171 fix msb check enforce physical address,,
2752,1bd343bcefd917fc44323b152109c0243083986c,enry Cook <henry@sifive.com>, 2018-01-02 19:38:17 -0800,1156, merge pull request 1156 tile coreplex make hastiles generic,,
2753,ee1a9485dfe1ec04cb0f25953d7f94a97ec38038,ndrew Waterman <andrew@sifive.com>, 2018-01-02 18:28:59 -0800, , enforce physical address xlen paddrbits enforce physical address zero extended work checking _virtual_ address _sign_ extended checking sign positive,,
2754,7c9a1b026554916dc42744524300312a8fd2dd3c,ndrew Waterman <andrew@sifive.com>, 2018-01-02 18:41:25 -0800, , correctly check virtual address previous check necessary sufficient,,
2755,320900f76cda66b252477b0be68978d4c86f9609,enry Cook <henry@sifive.com>, 2018-01-02 17:55:54 -0800, , tile basetilemodule,,
2756,b0e1bc30710f7ec1a362a89068a1b3540653e9ac,enry Cook <henry@sifive.com>, 2018-01-02 16:03:05 -0800, , tile cake reduction merge rockettile merge basetilemodule,,
2757,efe7165b54da8ec371befa83dfb332cd20a0156f,enry Cook <henry@sifive.com>, 2018-01-02 15:37:31 -0800, , tile basetile refactor layer cake bundle trait call,,
2758,1579ddb97eb6a7ab0f65f92d218cb3c579663de7,enry Cook <henry@sifive.com>, 2017-12-28 14:00:13 -0800, , tile removed rockettile hascrossing,,
2759,1cd018546cb6c613a6277046f57c0cc05db6b981,enry Cook <henry@sifive.com>, 2017-12-20 17:18:38 -0800, , tile basetile refactor make dts generation reusable across tile subclass first attempt standardize tile node connect method hartid hartid talking scala ints,,
2760,ba6dd160a3bab923f3f1d6ccafafadf08a8d578f,enry Cook <henry@sifive.com>, 2017-12-21 11:42:12 -0800, , diplomacy allow access sram device info,,
2761,7385c99435d4414d481b580f8027dc823e1f7667,ack Koenig <jack.koenig3@gmail.com>, 2017-12-20 19:06:38 -0800,1160, bump chisel3 firrtl get bug fix 1163 fix 1160,,
2762,d9c5ec4f7b26e8d094a081ab23133342718fe268,enry Cook <henry@sifive.com>, 2017-12-18 12:19:38 -0800, , coreplex hastiles supply def tileparams,,
2763,ddaeedf2d07093eb9d52dc26603c44d4d0f59e1f,enry Cook <henry@sifive.com>, 2017-12-13 19:00:29 -0800, , coreplex make hastiles generic hastiles deal extremely general tile rockettiles specific behavior moved rocketcoreplex basetile optional,,
2764,9b82f1098d25e71831095c96b8056d42f9cb73a6,enry Cook <henry@sifive.com>, 2017-12-19 14:16:47 -0800,1154, merge pull request 1154 bump sbt bump chisel firrtl sbt,,
2765,895c4b92615146ae7b5b63ade2ebe69b0383ab8f,enry Cook <henry@sifive.com>, 2017-12-19 12:16:26 -0800, , revert icache store itim effect shrinking valid itim data 1144 1162 reverts commit,,
2766,74d9326ebcf20bc4450130f6a514810771216ba3,egan Wachs <megan@sifive.com>, 2017-12-18 21:02:31 -0800, , jtag revert chisel._ issue 1160 1161 jtag revert chisel._ issue 1160 jtag revert chisel._ issue 1160 jtag revert everything chisel._ jtag revert module chisel._ chisel3 due firrtl issue chisel3 generated code,,
2767,a31ba2ea2e6d23def28a3da3a0cf47bd87e7a9d8,enry Cook <henry@sifive.com>, 2017-12-18 15:40:30 -0800, , diplomacy lazymodule factory valname 1159 diplomacy lazymodule factory valname,,
2768,3df401eef70eeeba502f11cde9f86dc9a3681e78,ack Koenig <koenig@sifive.com>, 2017-12-12 18:46:51 -0800, , bump chisel3 firrtl bump sbt version 1.0.4 sbt bump must accompanied bump chisel3 firrtl using sbt 1.0.4,,
2769,b914564a62d73ff2abe433fbc782639dae5f346e,ack Koenig <koenig@sifive.com>, 2017-12-12 18:12:30 -0800, , move build.scala build.sbt,,
2770,0b2d200e917f03d5b2c922f4cb0681a1112ae28c,im Lawson <ucbjrl@berkeley.edu>, 2017-12-12 12:43:10 -0800, , bump scala sbt site plugin version,,
2771,09160d0cd59cf74366541270a225985812277343,acob Chang <jchang@sifive.com>, 2017-12-13 20:16:36 -0800, , changed label dcache icache error cover take away exclusioâ 1155 changed label dcache icache error cover take away exclusion rocket add channel error,,
2772,a542ae687e6bd2e459939aee7fd98dddb399bed1,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 17:35:14 -0800, , icache store itim effect shrinking valid itim data 1144,,
2773,c2a0319dc42396a7d9eaf657327ae48546d10a85,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 17:34:55 -0800,1151, merge pull request 1151 error atom error atomics,,
2774,efc793d52e264807a68f2322006908a6039451a3,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 14:57:08 -0800, , clonemodule must public used pattern match,,
2775,2ca03384ec4c6a4663c54f1401f476975109bd18,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 14:36:12 -0800, , diplomacy skip anonymous class name,,
2776,588dacec1778b4af14f9d1fb2f49dfa8ec5c2b5d,ack Koenig <jack.koenig3@gmail.com>, 2017-12-08 14:22:18 -0800, , bump chisel firrtl 1134,,
2777,18b8a617759a21e07ab7406e345b2e21d053b7d3,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 13:41:09 -0800, , error device require explicit control atomic transfer size,,
2778,6a0150aad72f4e3a34f1f9d674a6c185f7e30fcc,esley W. Terpstra <wesley@sifive.com>, 2017-12-08 12:38:06 -0800, , error device mark executable support testing erroneous refill,,
2779,9cc37b84449f7cb9314c67418e372380f12c1c5f,leb Gagarin <gleb61@gmail.com>, 2017-12-08 11:02:44 -0800,1150, merge pull request 1150 fix uncached unaligned fetch prevent frontend deadlock fetching uncacheable memory,,
2780,676110bc1f1104b54ee306efecff5305df75c066,ndrew Waterman <andrew@sifive.com>, 2017-12-07 20:47:31 -0800, , add cover,,
2781,a1ebe6da4d16d77db173bcd76afa0f326c3dc7ed,ndrew Waterman <andrew@sifive.com>, 2017-12-07 18:56:06 -0800, , prevent frontend deadlock fetching uncacheable memory detecting corrupted btb speculatively update next non speculative fetch prevents frontend replaying forever,,
2782,ec3789b36536aa977faa8f661d1a288ea3f13623,acob Chang <jchang@sifive.com>, 2017-12-07 18:46:10 -0800, , add cross cover property library 1149 add cover point related memory error cache,,
2783,5c204f98d594807bcdf04831b8dda78f2fc94cd8,ndrew Waterman <aswaterman@gmail.com>, 2017-12-07 16:00:26 -0800, , writing full word itim ecc error correctable 1148 writing full word itim ecc error correctable disable tag reset state machine using scratchpad,,
2784,cfa819fc5867e18ba105b16f804eca09a6c60ca4,ichard Xia <richardxia@richardxia.com>, 2017-12-04 15:10:05 -0800,1142, merge pull request 1142 fix typo cover property name fix typo breakpoint cover property,,
2785,50de991f181c5d0f22b92bd3dda8f96d34c120e2,ichard Xia <rxia@sifive.com>, 2017-12-04 14:04:24 -0800, , fix typo breakpoint cover property,,
2786,b8098d18be3aa55d928eedfc109a7e7fa0d6310a,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 18:28:37 -0800, , diplomacy remove operator favour magic 1139 reason operator adapter chain whose direction cardinality could know used explicit directive tell composition way unfortunately make api leaky think chain adapter one adapter use strange cardinality scope use bad new automagically figure graph,,
2787,dedf396915931626f33c5928c6b3d0247c655ea4,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 18:28:24 -0800, , groundtest connect ibus fictitious master 1140,,
2788,71ddd797bfe6417e670d5d0a059da3a3f7ddbca7,enry Cook <henry@sifive.com>, 2017-12-01 18:00:11 -0800,1138, merge pull request 1138 added coverage point cover case ecc error happens,,
2789,7c2df9f0bfed1719a5d3bc40c0f6be34c4e4d68c,leb Gagarin <gleb@sifive.com>, 2017-12-01 16:28:28 -0800, , cover case ecc error dcache data array fence.i execution,,
2790,74bd61c556910efdfad79aab1886e9ec0ed15243,leb Gagarin <gleb@sifive.com>, 2017-12-01 15:50:31 -0800, , added coverage point cover case ecc error happens fence.i execution,,
2791,4bac8be483a1930b35b59ee8eb7cbeeee8cbacfb,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 13:27:30 -0800,1094, merge pull request 1094 situ unit test situ unit test,,
2792,8781d2b2e7ea53bdce4bf09202238f2d61904a7c,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 11:27:54 -0800, , diplomacy provide val name lazymodule construction,,
2793,a3e44375c63e8066a16ad34883f5a94afd380c45,esley W. Terpstra <wesley@sifive.com>, 2017-12-01 10:54:05 -0800, , valname lazy val also count providing name,,
2794,fe8d557751cd3407012c635c8731a95f45df88cb,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 16:34:46 -0800, , peripherybus automatically disappear used,,
2795,93c8010aca5e80c5660b7f3d6bdedfb87a5849ea,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 16:13:56 -0800, , frontbus automatically disappear used,,
2796,e489c4226e67b1d307d72e650ceacd05a6742324,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 14:43:43 -0800, , diplomacy remove node arity allow empty nexus node xbars remove mostly obsolete numin range restriction node also make possible connect optional crossbar disappear val tlxbar master slave val tlxbar connect get used create crossbar crossbar disappear,,
2797,6a25a3b7aca74a35091093c43f23a2f6e68f12ac,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 11:51:19 -0800, , tilelink helper object terminal node new rule object.apply method single .node,,
2798,2092cb4ec81cc567aba1ea33cb97e0239a275570,esley W. Terpstra <wesley@sifive.com>, 2017-11-08 15:32:45 -0800, , diplomacy reprotect node bundle module construction completed,,
2799,fdeed7bbb38eae023855a16c3110f66023002d5a,esley W. Terpstra <wesley@sifive.com>, 2017-11-07 16:02:35 -0800, , unittest add api describing lazymodule unit test,,
2800,cc789e9063bba4740aa2e2bfbe5421fb599b58f5,esley W. Terpstra <wesley@sifive.com>, 2017-11-07 13:08:30 -0800, , diplomacy protect unstable api,,
2801,8ed9e78903cf16ca819b55e80e93b4d0da14d652,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 11:30:11 -0800, , diplomacy support cloning lazymodules,,
2802,b43bcdfcd129e7ea6e770511ea20f9d079017047,esley W. Terpstra <wesley@sifive.com>, 2017-11-07 11:29:49 -0800, , clonemodule beat chisel submission,,
2803,1f23f9f86536a188d739cbaaefa8621276fc5414,esley W. Terpstra <wesley@sifive.com>, 2017-11-02 17:12:20 -0700, , diplomacy categorize parameter resolution direction side,,
2804,fbbfc9c09689fca57e47b46cc3335ed617a95351,esley W. Terpstra <wesley@sifive.com>, 2017-11-01 17:03:01 -0700, , diplomacy include edge type inward outward node handle necessary capture node implementation handle turn necessary support cloning node,,
2805,ea03f71f9798c54b4c94d155d0cf8e98695614a2,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 18:21:37 -0800,1135, merge pull request 1135 decoupled loop fix tilelink compliance d_bits may depend d_ready,,
2806,35506279af7bd3b8377180eb9db8c3dd641dbb58,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 16:38:45 -0800, , regmapper fix d_ready d_bits loop regfield.bytes regfield.bytes update byte written every cycle however bug would try return updated value read led another spec violating combinational path like debug module,,
2807,fc1f5be316025de1e3cb7cddc3d6b02880a8a882,esley W. Terpstra <wesley@sifive.com>, 2017-11-30 16:36:45 -0800, , debug fix latent combinational loop d_ready d_bits passed wire wnotify output wire read wire d_bits furthermore update wire write occures d_ready wire register returning undefined value read anyway,,
2808,a447343074bfb86e8c859a9b7f98106a5686bf3a,ichard Xia <richardxia@richardxia.com>, 2017-11-30 16:23:14 -0800,1129, merge pull request 1129 add exception cover property add cover property exception core,,
2809,4bd9c477ea1467e43d5943fd2b5323bbb7ddb14c,ichard Xia <rxia@sifive.com>, 2017-11-30 11:56:04 -0800, , add cover property ecall exception,,
2810,29c70501f2f65b5315d4f28741cb40409acc529b,ichard Xia <rxia@sifive.com>, 2017-11-28 19:49:01 -0800, , add cover property exception core,,
2811,bab0b99d7ab5340455a3d4bd87fea4b7b61cdf64,enry Cook <henry@sifive.com>, 2017-11-30 12:27:15 -0800,1131, merge pull request 1131 fix dcache tag ecc error flush avoid data corruption correctable tag error flush,,
2812,890528c64150414c1209d103186ad697f5aad208,ndrew Waterman <andrew@sifive.com>, 2017-11-29 00:31:30 -0800, , avoid data corruption correctable tag error flush esoteric bug manifest tag read error occurs fence.i executed even error correctable subsequently attempt flush dirty line may flush wrong line data,,
2813,34d86ef665114916b34bb25a011c53729307cd70,ndrew Waterman <andrew@sifive.com>, 2017-11-29 16:09:30 -0800, , revert avoid data corruption correctable tag error flush 1130 reverts commit,,
2814,44eb4d12b523168f5fcc216fc683d3be9332eb70,ndrew Waterman <aswaterman@gmail.com>, 2017-11-29 09:42:00 -0800, , avoid data corruption correctable tag error flush 1130 esoteric bug manifest tag read error occurs fence.i executed even error correctable subsequently attempt flush dirty line may flush wrong line data,,
2815,9d489c6dcd30b0800dc60c4c53f3278d319ae5f4,egan Wachs <megan@sifive.com>, 2017-11-27 16:53:02 -0800,527, merge pull request 1128 debug remove workaround chisel 527,,
2816,f554ad7e2c8b77fce593e603d2a2c6275c7cdc34,egan Wachs <megan@sifive.com>, 2017-11-27 10:50:15 -0800,527, debug remove workaround chisel 527,,
2817,5155eb60597581fd9933ad8b8f864b4416124776,ndrew Waterman <aswaterman@gmail.com>, 2017-11-22 18:40:02 -0600, , emit writeback state machine logic scratchpad 1127 firrtl dce would require analyzing state machine,,
2818,a8d573beeb8a33bb5dac0673ec68b82852a24d63,esley W. Terpstra <wesley@sifive.com>, 2017-11-20 19:09:03 -0800,1123, merge pull request 1123 dts global dts global,,
2819,6f3ff634f2642ec6206c31265e08ad93493a78bf,esley W. Terpstra <wesley@sifive.com>, 2017-11-20 18:09:57 -0800, , dts collect common dts node move timebase frequency core putting common dts node shared object make get emitted one time plus better style timebase frequency really cpu node first place according spec anyway foolishly trying save byte however really want case differs,,
2820,3b299397dbe3a7bade18b96272796f8a8aeb2971,esley W. Terpstra <wesley@sifive.com>, 2017-11-20 17:21:10 -0800, , diplomacy bind resource outer binding probably wrong thing expedient need better way cross coreplex visibility,,
2821,44f99cd9a589294a71f487709b7d9239e5f2fa89,esley W. Terpstra <wesley@sifive.com>, 2017-11-20 17:20:54 -0800, , diplomacy eliminate redundant binding,,
2822,baa31edf7d5999900c164bca81708593a9dd9857,esley W. Terpstra <wesley@sifive.com>, 2017-11-20 17:19:50 -0800, , rockettile dcache incoherent report dts,,
2823,39f1acfd34c6cd9400524553c3590d5423d951a3,ndrew Waterman <aswaterman@gmail.com>, 2017-11-20 15:08:25 -0800,1122, merge pull request 1122 fix itim fix itim deallocation refill causing data corruption,,
2824,a60d7d419da2b0a9ad902bd4d2a7407fc0950d89,unsup Lee <yunsup@sifive.com>, 2017-11-20 13:05:44 -0800, , icache add couple cover point itim iteraction,,
2825,5e94884f096c55d56db7988bbab8cfd83ea45035,ndrew Waterman <andrew@sifive.com>, 2017-11-20 12:30:40 -0800, , fix itim deallocation refill causing data corruption deallocation change repl_way violates assumption remains constant throughout refill workaround described commit still suffices provided hart owns itim change itim allocation subsumes commit,,
2826,66b7a8a5ed420c55001907a9cc8541627e85ba56,ndrew Waterman <andrew@sifive.com>, 2017-11-20 12:26:04 -0800, , revert fix itim bug overwriting content deallocating itim 1079 reverts commit,,
2827,342dd82fcf7d40036c6867824ce8029461d9e9ed,esley W. Terpstra <wesley@sifive.com>, 2017-11-18 15:45:24 -0800,1119, merge pull request 1119 verify blocker width verify blocker width,,
2828,ec809483b05a1987f6f1c83280d1b1843b95efd0,esley W. Terpstra <wesley@sifive.com>, 2017-11-18 14:36:29 -0800, , busbypass assert fail width two slave match,,
2829,c475c78c2fd64a39ddbe64a74a61a595b95ea8fa,esley W. Terpstra <wesley@sifive.com>, 2017-11-18 14:33:00 -0800, , busblocker provide incorrect default value width,,
2830,7a1937242a44ebadcc176a8cc39e6579ce911bad,esley W. Terpstra <wesley@sifive.com>, 2017-11-18 14:32:37 -0800, , coreplex provide correct bus width itim blocker,,
2831,9e0c26f85544cf1a8c5fedd5656857b891855fd6,enry Cook <henry@sifive.com>, 2017-11-17 21:57:20 -0800,1118, merge pull request 1118 basic bus blocker tile bus blocker need know width,,
2832,6229c7b1ff5e111d5a21a00825c595cce68cb572,egan Wachs <megan@sifive.com>, 2017-11-17 20:54:41 -0800,1117, merge pull request 1117 debug bump riscv tool riscv test debug priv test fix,,
2833,f3575404c0762b05a66218ccd50838dffc3828e4,enry Cook <henry@sifive.com>, 2017-11-17 20:17:17 -0800, , tile bus blocker need know width,,
2834,b625e683605ed0fb3abb1577957144b06b82c63c,enry Cook <henry@sifive.com>, 2017-11-17 17:26:48 -0800, , tile put basicbusblocker inside rockettile 1115 ... instead master side system bus people inheriting might need add masternode tilebus.node tile child class,,
2835,68c598136300bfdc29fbf62e3a53580b79541487,egan Wachs <megan@sifive.com>, 2017-11-17 16:06:50 -0800, , debug bump riscv tool riscv test debug priv test fix,,
2836,e7704f46c8c13c9a721811da720747001b44f0ed,egan Wachs <megan@sifive.com>, 2017-11-16 17:14:41 -0800, , add add debug feature 1112 debug update macro spec debug correction auto generated file debug update renamed field debug implement implicit ebreak option small program buffer debug clean unused code add require explanation debug make implicit ebreak false debug add havereset haveresetack functionality debug program buffer still even implicit ebreak,,
2837,acc8c2bbb3d9223452b54305b483b9ffd9ebdf9e,leb Gagarin <gleb61@gmail.com>, 2017-11-16 11:19:53 -0800,1113, merge pull request 1113 bump_spike bumped riscv tool riscv isa sim,,
2838,fca2e7f9aa059cbc489ed25ff0cf5c98b84ee802,leb Gagarin <gleb@sifive.com>, 2017-11-15 19:15:47 -0800, , bumped riscv tool riscv isa sim,,
2839,61ef560c75dd22c6ca0052dd203dacc4fa6b18a9,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 17:49:10 -0800, , tilelink pollute tlparamters atomicautomata implementation 1111,,
2840,8b79f0394e4683513f41f084d422eaef36f2b97c,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 16:18:23 -0800,1105, merge pull request 1105 axi4 xbar axi4 add xbar,,
2841,509a48c9c943080a78ca6555a96bed6180dcd91b,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 16:08:43 -0800, , tltoaxi4 block early source use axi4 1110 follow 1108 rather increasing number transaction allow inflight instead block early source use happens better fix since mean pay mostly wasted downstream hardware handle additional transaction inflight almost never happens,,
2842,e370934c50a9c01fa91e300f12471c4a7c886cf8,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 13:23:12 -0800, , axi4xbar reduce number special case,,
2843,9004ecdf255e6fd3107405375fd900a4346da079,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 17:32:30 -0800, , unittest include axi4xbar regression,,
2844,5875017956f0cdced8251db97d8d45847b72e911,esley W. Terpstra <wesley@sifive.com>, 2017-11-10 17:29:29 -0800, , axi4 add xbar,,
2845,72c89f7e3063951b6a572bc78898435af0018f3a,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 12:36:28 -0800, , axi4 add filter suitable manipulating test visibility,,
2846,bfc0ba679a8aa6ca8ffb3ab12e4f296df994421c,esley W. Terpstra <wesley@sifive.com>, 2017-11-14 12:32:32 -0800, , axi4 add delayer unit test,,
2847,1902ba063ae208e6a40ccd52cb52ba1f2b01137b,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 13:15:56 -0800, , filter claim order,,
2848,58a93e210097b32ef28a7222f660408acf9c622c,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 13:16:40 -0800, , axi4sram handy helper object,,
2849,353ddffc111eab31f615a27e627cb52d62322113,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 13:12:32 -0800, , rammodel add convenience object,,
2850,7cfb69e2d5a16ca7383adf9583d8eb91f58b4bbc,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 17:32:54 -0800, , queue silence warning,,
2851,147fad6387d406b2b0de9a48b3e7b70d6696a977,esley W. Terpstra <wesley@sifive.com>, 2017-11-13 20:32:09 -0800, , fix axi4 fifo ordering master early source reuse 1108 tltoaxi4 fix war single source fifo master tltoaxi4 fix potential counter overflow war hazard fifo master source performs early source use old code could potentially break fifo order,,
2852,7098ebf439ea22187d91dc6f16f6377d021499b2,enry Cook <henry@sifive.com>, 2017-11-13 19:25:20 -0800, , rocket fix itim 1109 need use instead zipwithindex,,
2853,b3177353197c8873a1afe9184cdbaef53485f2ea,ndrew Waterman <aswaterman@gmail.com>, 2017-11-11 23:36:28 -0800,1106, merge pull request 1106 bump tool bump tool .align fix riscv test,,
2854,f0a068758980f586ba3462481a45578ddff7774f,ndrew Waterman <andrew@sifive.com>, 2017-11-11 19:13:59 -0800, , bump tool .align fix riscv test,,
2855,0cfa801bfcca71436963195c3fe48e2a031f99b6,esley W. Terpstra <wesley@sifive.com>, 2017-11-10 15:12:28 -0800, , coreplex allow mmio misaligned 1103,,
2856,a061b16ee35e3e58af7324f6549738b23f903b74,esley W. Terpstra <wesley@sifive.com>, 2017-11-10 15:11:56 -0800, , coreplex fix typo 1104,,
2857,35d377d122fcad038a52f4e486572641ce8c0e1f,ndrew Waterman <aswaterman@gmail.com>, 2017-11-09 21:20:55 -0800,1100, merge pull request 1100 disable local amos provide option support amos dtim,,
2858,4ebca73d59dc78559e82d49b72982ff01daea04f,ndrew Waterman <andrew@sifive.com>, 2017-11-09 17:25:10 -0800, , provide option support amos dtim,,
2859,efdb41855941d757f2e510bd22f4fa9a36ce48a9,ndrew Waterman <aswaterman@gmail.com>, 2017-11-09 17:44:38 -0800,1098, merge pull request 1098 frontend frontend improvement,,
2860,50ce3f50863e2694f270eb5694690d97b0370037,esley W. Terpstra <wesley@sifive.com>, 2017-11-09 00:17:48 -0800,1097, merge pull request 1097 itim error itim error handling improvement,,
2861,d0c6cbba6ba3e7e63db88823c22e5cf093771b8c,ndrew Waterman <andrew@sifive.com>, 2017-11-08 17:23:25 -0800, , improve frontend branch prediction put correctness responsibility frontend ibuf improved separation concern frontend must detect case btb predicts taken branch middle instruction pas btb information pipeline unconditionally fixing case screw branch history btb miss instruction misaligned remove jumpinfrontend option unconditional default one bit counter bht tiny bhts like resource efficient larger index space hysteresis,,
2862,bb9d8264e279eae3c2220ce47b6a7730c11c940a,ndrew Waterman <andrew@sifive.com>, 2017-11-08 16:47:25 -0800, , correct itim uncorrectable error permit forward progress core want handle uncorrectable itim error previously another core,,
2863,5c1b34d854526581a9eb68a76f434b7e6e0dd7fb,ndrew Waterman <andrew@sifive.com>, 2017-11-08 16:46:57 -0800, , report error overwriting whole itim word,,
2864,9b16d25861668509144ef1fc91c504b38f7c47a0,ndrew Waterman <andrew@sifive.com>, 2017-11-08 16:46:25 -0800, , fix reporting itim error address slave port access,,
2865,9441c29d925b9642235c73d4c1b7dc1aa8d8a3b8,almer Dabbelt <palmer@dabbelt.com>, 2017-11-08 17:20:28 -0800,1096, merge pull request 1096 tool bump riscv tool new toolchain release,,
2866,b59880fe8e0b59d7a56540ce9425904f6271c1cf,esley W. Terpstra <wesley@sifive.com>, 2017-11-08 15:31:19 -0800, , fragmenter add option earlyack putfulls 1095 fragmenter add third case earlyack putfulls seems quite common device backed ecc performing multibeat putpartial device exhibit first error last beat incomplete write mask beat required read write modifying corrupted data generally device ecc granularity bus width case send putfull first beat carry error value whole burst consider putfull granularity single beat putfull multi beat exceeds granularity therefore important variation earlyack optimization case putfulls receive earlyack,,
2867,8700728a3531d3c852b28764340bc85e19c23925,almer Dabbelt <palmer@dabbelt.com>, 2017-11-08 14:26:55 -0800, , bump riscv tool new toolchain release,,
2868,4514adb77c4708a799a79308c856d8435a0c444d,ndrew Waterman <aswaterman@gmail.com>, 2017-11-07 14:19:53 -0800,1093, merge pull request 1093 local error interrupt generate local interrupt bus ecc error,,
2869,d096fd206bc0a247e12b4aac9d35862df73b35a0,enry Cook <henry@sifive.com>, 2017-11-07 13:47:56 -0800, , coreplex 1092,,
2870,34f38b0fb1c052304dd2f08309241de8c8d6dca7,ndrew Waterman <andrew@sifive.com>, 2017-11-07 01:59:30 -0800, , permit vectoring high interrupt send base vector obviate adder,,
2871,6176b348dc2241aa80a0dc007c589b8032d417cd,ndrew Waterman <andrew@sifive.com>, 2017-11-07 00:52:18 -0800, , invalidate error bit progress made,,
2872,d8d45049959dcd05e95efcf0dcc0717ac924c5ff,ndrew Waterman <andrew@sifive.com>, 2017-11-06 18:01:51 -0800, , provide separate mask local global buserrorunit interrupt,,
2873,be3a3e018714f45701217155bf1d691405f8af43,ndrew Waterman <andrew@sifive.com>, 2017-11-06 16:54:21 -0800,128, generate local interrupt 128 bus error correpsonding bit mip mie individually maskable delegable,,
2874,ac096a89e78c192763db4b1e7fb747412c594b7e,ndrew Waterman <andrew@sifive.com>, 2017-11-06 16:42:29 -0800, , make buserrorunit support bit store otherwise useful rv32,,
2875,6357db0b1234be00832e374e7768c5f7f9c17262,ndrew Waterman <andrew@sifive.com>, 2017-11-06 16:39:02 -0800, , expose buserrorunit non diplomatically use local interrupt,,
2876,bdda2cb1451a8dc40de28b662d1413c549c6a393,ndrew Waterman <aswaterman@gmail.com>, 2017-11-06 18:03:36 -0800,1089, merge pull request 1089 aswaterman patch emit ptw cover usingvm,,
2877,1f5fb5d64371c600632f21642b66b11996d9e394,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 13:58:02 -0800,1091, merge pull request 1091 atomic automaton error tilelink atomicautomata get error put error,,
2878,95d00b13cc99ce7160412aa1dcb4d4f611babe1e,ndrew Waterman <andrew@sifive.com>, 2017-11-06 12:39:17 -0800, , report itim slave port error buserrorunit,,
2879,c84848afa672a890240c89597198d4c9e4879770,ndrew Waterman <andrew@sifive.com>, 2017-11-06 12:32:45 -0800, , report itim uncorrectable error channel,,
2880,7cc7cd5992af6aaf905418d0b6950a4a8fad97d7,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 12:05:44 -0800, , tilelink atomicautomata add error unit test,,
2881,88234ead0d973fc3ed75f96097fc643a0db9220c,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 11:53:09 -0800, , tilelink generalize errorevaluator address pattern,,
2882,25ea7fa8521ac76898ade16178fb3b57adeaff8b,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 11:31:23 -0800, , tilelink atomicautomata get error put error,,
2883,dcf67b49fa77e212e8b9506c52a14cd1e84cbe34,esley W. Terpstra <wesley@sifive.com>, 2017-11-06 11:13:15 -0800, , busbypass stall last beat accepted 1090 switching port bypass stall new message outstanding message received response however stall must stop remaining beat partially sent request,,
2884,989eeb78f9cd56dfd8679e1749b0444da889e8ed,ndrew Waterman <andrew@sifive.com>, 2017-11-06 11:04:06 -0800, , prevent unnecessary pipeline replay,,
2885,c8bc487ab8f8297ff8e14625d0ae552421ab278d,ndrew Waterman <andrew@sifive.com>, 2017-11-03 16:27:04 -0700, , use pseudo lru policy btb fifo fall face working set fit btb,,
2886,f859da85ffccd191946d1d03e0c114e3b90b517e,ndrew Waterman <andrew@sifive.com>, 2017-11-03 15:38:13 -0700, , disable cover apply dtim,,
2887,d6ede818eea81ce5641836052edaed437634b9b2,ndrew Waterman <andrew@sifive.com>, 2017-11-03 15:37:48 -0700, , dtim accept grant,,
2888,7bef935d2a7aed8329fd37c21ff7043da87902fd,ndrew Waterman <aswaterman@gmail.com>, 2017-11-03 15:03:27 -0700, , emit ptw cover usingvm,,
2889,7e75d63ba6b4c1b50aaaf920e1c693ef6acf51d7,egan Wachs <megan@sifive.com>, 2017-11-02 14:05:02 -0700, , debug bump riscv tool riscv test timeout fix 1086 debug bump riscv tool riscv test timeout fix bump riscv tool merged master,,
2890,16116991e77620ccbb05570afa48a1ef6c04b7f8,esley W. Terpstra <wesley@sifive.com>, 2017-11-01 11:05:56 -0700, , fix stateless caching 1084 tilelink toaxi4 format error message mark memory bus incoherent cacheable ... hope user put one master,,
2891,4ccdbecb634b8bc5d49a8f241cb999187e1e1565,esley W. Terpstra <wesley@sifive.com>, 2017-11-01 11:03:45 -0700, , async cover 1085 cover support covering cross product ready valid tilelink asynccrossing cover flow control logic,,
2892,a2b80100e204d7382dee1ddb3b33ac36c8d3a731,ndrew Waterman <andrew@sifive.com>, 2017-11-01 01:47:23 -0700, , make pseudolru policy support non power size,,
2893,9e770452134203bdd0bbf229f42b95c698e9245c,ichard Xia <richardxia@richardxia.com>, 2017-10-31 20:55:10 -0700,1083, merge pull request 1083 bump riscv tool bump riscv tool,,
2894,f6ec7b765e3e07f0f414f59ce0edb826ae0b4247,ichard Xia <rxia@sifive.com>, 2017-10-31 17:42:05 -0700, , bump riscv tool,,
2895,84145959e15f08c8d2153fdad57859405b0909eb,esley W. Terpstra <wesley@sifive.com>, 2017-10-31 17:34:46 -0700, , tilelink fix error fragmentation multibeat multibeat 1082 unfortunately dlast actually correct accessackdata dfragnum subbeats multibeat multibeat case,,
2896,8ec06151b07b1f5430917ab0968ea925dfd936a0,esley W. Terpstra <wesley@sifive.com>, 2017-10-31 16:29:06 -0700, , interrupt crossing use asynchronously reset register 1080 otherwise get interrupt wedged high domain yet clocked powered,,
2897,f86489b59e82c4ae4e39b6ba0caf9fd279d4aa16,egan Wachs <megan@sifive.com>, 2017-10-31 15:33:41 -0700, , jtag use sorted map stability 1073 jtag use sorted map stability otherwise generated firrtl verilog non deterministic jtag parens clarity jtag use deterministic listmap sort stability jtag use slightly clearer sortedmap clearer anyway jtag whitespace cleanup,,
2898,3db066303b16f6ac6688cdc2f48d7ff066e4b52b,ndrew Waterman <aswaterman@gmail.com>, 2017-10-31 00:49:56 -0700, , fix itim bug overwriting content deallocating itim 1079 workaround disable interrupt .align contains itim deallocate address fence.i,,
2899,eaac0f6598ebaf736f125ae6da453625dfb28888,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 22:21:20 -0700,1078, merge pull request 1078 error support error support,,
2900,45a904b3965a0a1182961c6ec17a0e42ba8c5479,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 18:07:25 -0700, , ahb ignore hrdata ahb error ahb spec slave provide valid data transfer completes okay response error response require valid read data,,
2901,6318d7d44ccdca5af6692e271d39a97a8dc963ad,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 13:53:23 -0700, , ahb inject fuzzy error,,
2902,2912a76a2bcdc7bfd85746dc2a4d4bc7851c56a2,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 13:53:08 -0700, , axi4 inject fuzzy error,,
2903,e8ed450f13ac3e9f5141a7e33bf2d1740f180e98,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 15:01:17 -0700, , unit test use lfsr16 common seed want lfsr generate independent noise,,
2904,ec70e5fb02bbdabc1118057c93553412b20b0af4,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 14:00:53 -0700, , apb inject fuzzy error,,
2905,0280a1f21811918d5bd0754387f254508c43eb3f,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 17:05:09 -0700, , tilelink add errorevaluator test bench error helper,,
2906,2d12ddb4edb34fcffa98e7a13f1308a0c7c8dfdf,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 13:35:56 -0700, , tilelink toaxi4 make channel error sticky,,
2907,d6f16128122a509227d0445bacb0f9bbdf223e99,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 13:31:43 -0700, , tilelink toahb make read error sticky well,,
2908,4c9d9c63311f05f702fe9d5ca9b5d9a56cf40b16,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 13:19:58 -0700, , tilelink optimize widthwidget error circuit nothing,,
2909,0992a459bef20d45199bd9e935ad076e3ae5f4e9,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 12:22:47 -0700, , tilelink fragmenter combine error,,
2910,13d0bf68085644c99bc1d8b641b2caca5751c9e9,esley W. Terpstra <wesley@sifive.com>, 2017-10-30 11:25:59 -0700, , tilelink monitor enforces spec defined error rule,,
2911,5ca04a5c411f86b6acef4def3fcadeedce7cb1be,esley W. Terpstra <wesley@sifive.com>, 2017-10-28 13:15:28 -0700,1077, merge pull request 1077 node style diplomacy switch adapter method node style,,
2912,a954f020a94ee06123c0d708ab889c271071a067,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 01:13:19 -0700, , diplomacy use new node style chaining,,
2913,6aac6581844f5218e95cd84e7e2ac98b95523492,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 00:45:21 -0700, , diplomacy convert helper object return node,,
2914,41705808dd22b493d58dca0d1219e4a42cabb536,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 01:32:23 -0700, , bus remove deprecated crossing attach method,,
2915,7cf5d4aa90afc5e8f48d1514fc68d16bd1dc21db,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 00:26:35 -0700, , diplomacy define primary node type,,
2916,eeb11a2693194eb2ca975290d1df1088f85b8d43,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 00:25:05 -0700, , coreplex eliminate dead code,,
2917,9f83db998eff6b82975da5f63937314a47565981,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 01:12:58 -0700, , tile chain many unneeded tilelink adapter 1075,,
2918,e12bdfdf9bfb65bff07fe1e594c2a40419076d6a,esley W. Terpstra <wesley@sifive.com>, 2017-10-27 01:12:42 -0700,1071, coreplex attach example external interrupt 1076 fix 1071,,
2919,13981379c4457ec754ff04d58cecbc4a313e5ed5,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 23:39:56 -0700, , add helper method decide clock useul 1074,,
2920,91d8a97f1a042501f0a3f435fcc828da7c45dd3b,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 16:48:38 -0700,1065, merge pull request 1065 better bus wrapper better crossing deployed bus tile wrapper,,
2921,1d8e539362001920e029d3b42d8ed7250330cc28,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 15:41:17 -0700, , coreplex confirm crossing actually cross right boundary,,
2922,60284082e7b747f3b83e170e2721348c69a4eefb,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 15:19:05 -0700, , diplomacy add hook injecting code scope,,
2923,a060c37173538630c66e54d7f816852fc560498d,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 15:08:06 -0700, , diplomacy expose api query node neighbour,,
2924,e2d6d4d7252a1e1c2c42444db0dd803f52059d17,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 15:02:21 -0700, , diplomacy eliminate binding dead code,,
2925,9e33ccdb0511369584e564aeccb74424ea94dd34,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 13:52:34 -0700, , rocket clarify intent boundarybuffers move rockettile,,
2926,e76e0f6dcec4ee38a1c263c071bc34d095bb606f,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 13:11:47 -0700, , interrupt add debugstring node show sync depth graphml,,
2927,2acff8d21f4adc0e7b328d414eb900fdd058d20f,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 13:08:09 -0700, , util delete old long deprecated crossing code,,
2928,da7703aee9c52bdb0bf2ab1fb4197bb17b047c95,esley W. Terpstra <wesley@sifive.com>, 2017-10-26 13:03:22 -0700, , crossing deprecate non island crossing style,,
2929,76df1397e0ce65955663eee23979a8515e7ccd10,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 17:47:09 -0700, , crossing stop using deprecated apis test,,
2930,380cc6f03ba7af2356d972277ef8ff70612829dc,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 17:46:41 -0700, , axi4 also support island pattern,,
2931,05d48d1807a8fe4a8073f21f796b53303c62ef78,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 16:30:07 -0700, , tlbuffer replace tlbufferchain tlbuffer.chain,,
2932,ce2b904b19746d22e1818eeb680fe9722eabb0ab,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 16:13:55 -0700, , coreplex tidy interrupt crossing,,
2933,e30906589f949b3db75475ee69840150511bc132,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 14:45:44 -0700, , coreplex refactor crossing use node pattern,,
2934,6276ea429166b5b8a5424f9a8cb04c13dc90e899,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 11:17:17 -0700, , diplomacy possible nodehandles put indirection attachment,,
2935,8c5e8dd0712f891e77148c7267f6205cbb3eca83,esley W. Terpstra <wesley@sifive.com>, 2017-10-25 02:27:01 -0700, , coreplex leverage improved composition,,
2936,e894d64bca5696fddb50f3d33d86847a4818cc1d,esley W. Terpstra <wesley@sifive.com>, 2017-10-24 23:34:16 -0700, , diplomacy support composition make possible treat chained composition associatively ... also make easy chain multiple optional adapter node seq,,
2937,b48ab985d0433d6da436a64ec03d65778485fa31,enry Cook <henry@sifive.com>, 2017-10-23 09:39:01 -0700, , coreplex,,
2938,9fe35382ea1bc56f81d60c28692bc1f3ff462f93,enry Cook <henry@sifive.com>, 2017-10-19 20:20:21 -0700, , sbus tile adapter sbus scope,,
2939,95a2e6ef27a242766ead6f807db33cf898a3b448,enry Cook <henry@sifive.com>, 2017-10-19 19:48:20 -0700, , coreplex improve tile attachment adapter,,
2940,217575805060f09330b6588df136918a081b2a71,esley W. Terpstra <wesley@sifive.com>, 2017-10-19 22:19:19 -0700, , interrupt implement crossing wrapper,,
2941,c6f95570df9b18e85b5c97a73a5243b829a6ba6d,esley W. Terpstra <wesley@sifive.com>, 2017-10-19 20:44:54 -0700, , intnodes moved tilelink package,,
2942,6bc9c9fc6ca0c41606e45742dea70fbd0619c073,esley W. Terpstra <wesley@sifive.com>, 2017-10-19 18:51:22 -0700, , coreplex add crossing wrapper generalize island pattern,,
2943,7453186b59a24f8778762681d53d2ee8cebc3780,esley W. Terpstra <wesley@sifive.com>, 2017-10-19 18:51:00 -0700, , diplomacy add reflection parent module node,,
2944,c4978712c9e14c049ac11134ade57c86bd861e0c,hristopher Celio <celio@eecs.berkeley.edu>, 2017-10-25 13:58:26 -0700,1068, csr allow superscalar decode 1069 csr provides decode port check illegal instruction commit allows multiple instruction decode get illegal instruction information commit leverage existing decodewidth parameter potentially provision number decode port needed rvc enabled core close 1068,,
2945,897b6863776329cccc5222acbe360a1dfc0a34cc,egan Wachs <megan@sifive.com>, 2017-10-23 16:52:01 -0700,1066, merge pull request 1066 diplomacy_paper add link diplomatic design pattern paper,,
2946,ffffafc7c39e14040f453e47f8fff2c7e342d60f,egan Wachs <megan@sifive.com>, 2017-10-23 15:21:46 -0700, , add link diplomatic design pattern paper,,
2947,680f3b162047c1ac36390dcdf682815fc0b24ffe,ichard Xia <richardxia@richardxia.com>, 2017-10-19 10:45:03 -0700,1060, merge pull request 1060 fix address format fix address format,,
2948,82b1aa811607944912357d857e3711e4909c17ba,esley W. Terpstra <wesley@sifive.com>, 2017-10-18 16:52:35 -0700, , coreplex print first look nicer,,
2949,a1ac23d7ec6132aa40eaafb61185f082107c6f6f,esley W. Terpstra <wesley@sifive.com>, 2017-10-18 16:44:53 -0700, , coreplex continue print device name address map,,
2950,3b36dda9e1102cc4b1160f6ad6431ca4011ef661,ichard Xia <richardxia@richardxia.com>, 2017-10-18 16:30:24 -0700,1059, merge pull request 1059 add support atomics property add atomics support dts json file,,
2951,5a951799aab6f02232ccbef94065a8c277e651ae,ichard Xia <rxia@sifive.com>, 2017-10-18 15:16:01 -0700, , add atomics support dts json file,,
2952,e9e05b5f3b439adf15db04be9af9274b2ed96cec,egan Wachs <megan@sifive.com>, 2017-10-13 15:20:35 -0700, , add check maxhartidbits enough hartids 1054 add check maxhartidbits enough hartids correct one error hartid check,,
2953,1852ccd8f3d36d39e1b63c70a9fcb93c0e5856ea,enry Cook <henry@sifive.com>, 2017-10-12 17:49:49 -0700,1053, merge pull request 1053 resource cacheable tilelink cacheable resource permission,,
2954,8b58327fa4bcc88df20b2f3e89b019a9c11e5c8e,esley W. Terpstra <wesley@sifive.com>, 2017-10-12 16:41:54 -0700, , axi4 conversion doe need beatbytes 1051 used pack addr_lo user bit anymore thus need waste bit pas arg,,
2955,21b53672596d78a7e7d62646d4073881cf1c4666,ndrew Waterman <aswaterman@gmail.com>, 2017-10-12 14:00:14 -0700, , expand c.unimp correctly 1052 expanding amoadd.w clearly illegal instruction,,
2956,ad243ef9f57c04d88203e732610064518ef919ec,enry Cook <henry@sifive.com>, 2017-10-12 13:49:40 -0700, , tilelink cacheable resource permission report whether address space could possibly cached even visible adapter make,,
2957,ad543e5bb675e7d0067a26383ba71f72892ce616,enry Cook <henry@sifive.com>, 2017-10-12 13:04:00 -0700,1050, merge pull request 1050 uncacheable tims rocket tims never cached,,
2958,f82e441426bb29ef79bb45a55c8d7b3f3b7636c2,esley W. Terpstra <wesley@sifive.com>, 2017-10-12 00:05:45 -0700, , axi4 implement diplomatic axi4 clock crossing 1049,,
2959,66e4bfc2d9aa9a8eaf9df2f912d24524fdc34e43,enry Cook <henry@sifive.com>, 2017-10-11 18:22:52 -0700, , rocket tims never cached,,
2960,b64609bfe8de5c7550ffbb27dbd7dcb2c73ef57e,enry Cook <henry@sifive.com>, 2017-10-11 17:12:03 -0700,1039, merge pull request 1039 tile crossing params improvement wrt connecting rockettiles systembus,,
2961,024ccd8ac297cb76e43dd344140ca10259907b3f,enry Cook <henry@sifive.com>, 2017-10-11 17:08:24 -0700,1048, merge pull request 1048 correctly hook local interrupt coreplex,,
2962,7b4c48d005c83609bf5634b2ac843eac63962827,egan Wachs <megan@sifive.com>, 2017-10-11 13:14:25 -0700, , correctly hook local interrupt coreplex name intxbars,,
2963,60934ac622a127fe5eef5a98458bed00759ba465,enry Cook <henry@sifive.com>, 2017-10-11 13:35:06 -0700, , coreplex tileportparams use,,
2964,2dbe882e58ce281e7bc790879b9f3ae6aba881c5,enry Cook <henry@sifive.com>, 2017-10-11 13:16:50 -0700, , tilelink add basicbusblocker device,,
2965,9f8e3d8879fd6fdd4caf2ed7ee60e6579f70311b,enry Cook <henry@sifive.com>, 2017-10-11 12:45:36 -0700, , tilelink busbypass sent deadlockdevice,,
2966,ec056535dc678d9997444c08fcc8f97f1d60b5c1,enry Cook <henry@sifive.com>, 2017-10-11 12:44:23 -0700, , tilelink add deadlockdevice,,
2967,b566ffedeaf98402ca8475f67a294ea0353e7487,esley W. Terpstra <wesley@sifive.com>, 2017-10-11 10:48:41 -0700, , system fix 1047 missing core fix 736,,
2968,8e1a002c4efab6360861ff0755b4fbd47d623c34,esley W. Terpstra <wesley@sifive.com>, 2017-10-11 00:59:37 -0700,1033, merge pull request 1033 dont touch use take,,
2969,329a5c35d426c1d48634f3dbc854686fae6e666a,enry Cook <henry@sifive.com>, 2017-10-11 00:30:51 -0700, , tilelink unsafe cache cork discard outer d.sink,,
2970,1240cb275c14712b196dcac4d2161e14f492e614,enry Cook <henry@sifive.com>, 2017-10-11 00:29:11 -0700, , coreplex tileportparams formatting,,
2971,6f3a4cd73380edbd20d266915a8a2d7f346bd030,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 23:42:55 -0700, , build pas annotation firrtl,,
2972,5d62c321f482d81ec3382e20047e7d091063b6b0,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 23:23:06 -0700, , generator create annotation file,,
2973,75345b6048e7f8ff4891c00373aaa98a85b3fbcd,enry Cook <henry@sifive.com>, 2017-10-05 16:29:16 -0700, , rocket remove port top module,,
2974,5ff4c1674abbae814f41bb52fbabe1508e139c4a,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 20:33:00 -0700,1044, merge pull request 1044 nicer clint clint use save work,,
2975,b3bdf5eca6ac8ba075dd33da03932aaad06da65d,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 19:49:19 -0700, , regfield default argument .bytes,,
2976,e094b94ce5cf3a4d47b8f2105c76393fd6fa0e07,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 17:22:15 -0700, , clint use save work,,
2977,10472b4296a7d3a53439def85e2ddc07aa3d05f7,esley W. Terpstra <wesley@sifive.com>, 2017-10-10 19:41:46 -0700, , diplomacy auto connect bundle stable order 1045,,
2978,1867a5b226f29604f4c724d664cac18f485fb51f,enry Cook <henry@sifive.com>, 2017-10-10 18:06:58 -0700, , rocket cache acquiret possible,,
2979,b2bc46471b08570d2562c86e9cef6cfaa8d694f4,ndrew Waterman <aswaterman@gmail.com>, 2017-10-10 17:14:33 -0700, , conditionalize cover sometimes impossible 1043,,
2980,ef28ce8d2f1809d9da2d2b094e3ac776f4b8c51e,ichard Xia <richardxia@richardxia.com>, 2017-10-10 16:31:38 -0700,1042, merge pull request 1042 bump riscv tool bump riscv tool,,
2981,37406706b4a5a2290e24f2841051ae393f3a2f27,enry Cook <henry@sifive.com>, 2017-10-10 16:24:32 -0700, , coreplex move cachecork front sbus continue allow cache cache rom update tinyconfig,,
2982,8f5f80f958f35348371490c9323e7f14066565a4,enry Cook <henry@sifive.com>, 2017-10-10 15:25:08 -0700, , coreplex inject adapter pbus,,
2983,660355004e8d48959425f7f7e4961fe8387ca244,enry Cook <henry@sifive.com>, 2017-10-10 15:02:50 -0700, , coreplex inject adapter sbus,,
2984,167aa7b793848f4d2497911fee299bac7d1f7bfe,ichard Xia <rxia@sifive.com>, 2017-10-10 14:14:10 -0700, , bump riscv tool,,
2985,50429daef4c6322b16a11148e8242c3203254d09,ndrew Waterman <aswaterman@gmail.com>, 2017-10-10 12:28:48 -0700,1036, merge pull request 1036 cover add cover memory system,,
2986,90266464593f29f9ab8bfc10696741a857bbeca7,enry Cook <henry@sifive.com>, 2017-10-09 23:43:18 -0700, , coreplex first cut using,,
2987,d6766a8c68529fd1511fc93f27e327ea773e2939,esley W. Terpstra <wesley@sifive.com>, 2017-10-09 21:03:18 -0700, , rockettile make sure hartid available trait 1037,,
2988,a9686ab883ae44d75115295644cb72573490fa96,ndrew Waterman <aswaterman@gmail.com>, 2017-10-09 20:59:21 -0700,1035, merge pull request 1035 big paddr fix paddrbits xlen paddrbits vaddrbits case,,
2989,1474ab438d185be4f6357309246a7209271da2b2,ndrew Waterman <andrew@sifive.com>, 2017-10-09 18:33:50 -0700, , remove extraneous signal,,
2990,f3825270c1bd21430c315f89341dcfef40ca7fa4,ndrew Waterman <andrew@sifive.com>, 2017-10-09 18:33:36 -0700, , add cover memory system,,
2991,2c4009a138ca68f48eb0cbcccb502882f53190b3,ndrew Waterman <andrew@sifive.com>, 2017-10-09 16:48:04 -0700, , fix paddrbits xlen paddrbits vaddrbits case require force vaddrbits bigger paddrbits room zero extend physical address bit virtual address sign extended sign zero,,
2992,0e6aa7ae9d0a31d6b8dfa30874fa7f424aa64d1c,egan Wachs <megan@sifive.com>, 2017-10-09 12:29:18 -0700,1024, merge pull request 1024 jtag_coverage add coverage point jtag tap,,
2993,d78ad857ee967946453d2c1500faf2a6e3d82d2e,ndrew Waterman <aswaterman@gmail.com>, 2017-10-09 11:42:20 -0700,1034, merge pull request 1034 base tile generalize tile coreplex hierarchy,,
2994,0916cf1bdd01afac15f16ba9a6e56537994084d9,egan Wachs <megan@sifive.com>, 2017-10-09 09:54:15 -0700, , jtag coverage correct jtag_reset case,,
2995,9efe1c448eb76f66940958ffbc540dbff5101037,egan Wachs <megan@sifive.com>, 2017-10-09 09:48:38 -0700, , merge remote tracking branch origin master head,,
2996,986cbfb6b1266c7c293b1f9968096b65e09d5d0a,ndrew Waterman <andrew@sifive.com>, 2017-10-07 17:33:36 -0700, , rocket without widen vaddrbits paddrbits support addressing bit physical address space,,
2997,a0e5a20b60b17fa3fff2dd26e37aad8b227a7817,ndrew Waterman <andrew@sifive.com>, 2017-10-07 17:31:23 -0700, , route branch comparison result alu output mux potentially mitigates critical path make alu usable processor dedicated branch comparators,,
2998,36c39d01e4e7ee358d5793aea0be0492bcb83575,ndrew Waterman <andrew@sifive.com>, 2017-10-07 17:29:50 -0700, , factor hasrockettiles hastiles,,
2999,70a4127cb829356c86d47953417dee79b35c279f,ndrew Waterman <andrew@sifive.com>, 2017-10-06 00:56:23 -0700, , factor haverockettiles havetiles,,
3000,34e96c03b149a6a572d2de3fb0265075faba60d5,ndrew Waterman <andrew@sifive.com>, 2017-10-05 23:49:35 -0700, , move hcf basetile,,
3001,71205b70cc56b9c07cea3d8d9ea5ebd50b01e9a6,ndrew Waterman <andrew@sifive.com>, 2017-10-05 22:46:16 -0700, , make basetile,,
3002,4645b61fd372f3a8ddd77936bf37e3b41380ef4b,ndrew Waterman <andrew@sifive.com>, 2017-10-05 22:23:58 -0700, , decouple basetile,,
3003,86a19532871b118ff2de9dcabb0938158cd0e48b,ndrew Waterman <aswaterman@gmail.com>, 2017-10-05 20:11:34 -0700,1032, merge pull request 1032 fpu fma fpga retiming assist,,
3004,5498468743cc5dba87d280631de9b7c47741e267,enry Styles <hes@sifive.com>, 2017-09-29 15:40:39 -0700, , fpu simplify pipeline register generation fma,,
3005,7a46715cbc919687ea208dd6247049a049d740bf,enry Styles <hes@sifive.com>, 2017-09-28 18:34:28 -0700, , fpu assist retiming move upto first register stage fma,,
3006,bd045a3b95979b3c5dec7fc663671bc7c5b1f23b,esley W. Terpstra <wesley@sifive.com>, 2017-10-05 12:49:49 -0700, , tilelink split acquire acquire block perm 1030 planned add overwrite message obtains permission without requiring retrieval data useful whenever master know completely replace content cache block instead calling overwrite decided split acquire type acquireperm must release probeack data,,
3007,81b9ac42a3a93ee28344030976a77145ffb70b70,ei Song (å®å¨) <wsong83@gmail.com>, 2017-10-05 20:45:56 +0100, , add comment diplomacy resource 913,,
3008,9040d921b59db524ef4cf3590b33ed20abba0669,enry Cook <henry@sifive.com>, 2017-10-05 12:44:31 -0700,1031, merge pull request 1031 non contiguous hartids miscellaneous multicore cleanup,,
3009,8da7aabd51a1b5199b49ec1127f454ed1869b2b8,enry Cook <henry@sifive.com>, 2017-10-05 00:31:53 -0700, , tile supply hartid make withncores partial configs override rather append tile,,
3010,45581e60f03b0255c3a663c2ea96e1e9d1bbbc20,enry Cook <henry@sifive.com>, 2017-10-05 00:26:44 -0700,1027, revert merge pull request 1027 dont touch hartid reverts commit reversing change made,,
3011,5a845642031f082d8653ba8fb97e932ed7d8251c,ndrew Waterman <aswaterman@gmail.com>, 2017-10-04 14:04:59 -0700,1023, merge pull request 1023 csr cleanup generalize csr file support simpler core,,
3012,32fda51a2c1877f4aa5fdc7834e0212bf0ec49db,ndrew Waterman <aswaterman@gmail.com>, 2017-10-04 12:11:37 -0700, , get rid paddrbits systembus 1029,,
3013,7bcf28c5853484687828c74ecd9e0750aee8429b,ndrew Waterman <andrew@sifive.com>, 2017-09-29 12:31:26 -0700, , define fetchbytes hascoreparams frontend generally useful,,
3014,2786e42d994c504c1e54810187121ddad604882f,ndrew Waterman <andrew@sifive.com>, 2017-09-29 12:30:32 -0700, , register interrupt csrfile usually registered outside tile cdc,,
3015,5cfe070932ca3a50ab4e42835a991241cc42238c,ndrew Waterman <andrew@sifive.com>, 2017-09-20 19:16:34 -0700, , add option make misa read,,
3016,09468a272b52e45a92fe98bb348f9d1cd5f2bb5b,ndrew Waterman <andrew@sifive.com>, 2017-09-20 19:15:36 -0700, , add option remove basic counter mcycle minstret,,
3017,ab0821f25b1ceadb40ae58b8e6744963beeeb320,ndrew Waterman <andrew@sifive.com>, 2017-09-20 14:04:13 -0700, , move neutral params rocket core make unit reusable,,
3018,190d5c50d9fa76a6408dcda76d8e5568f08907ea,ndrew Waterman <andrew@sifive.com>, 2017-09-20 13:43:25 -0700, , remove deprecated custom csr support,,
3019,5232a29d7d838ef95d33bfcd2a6fbfde8a82af35,enry Cook <henry@sifive.com>, 2017-10-03 12:55:34 -0700,1027, merge pull request 1027 dont touch hartid make use new donttouch annotation,,
3020,d33737802a0678a1d284dfcea057e799ef897ab9,enry Cook <henry@sifive.com>, 2017-10-02 19:34:51 -0700, , util add donttouch trait donttouchports method,,
3021,aa3a18222c9a3348e4ffe9543d9cacd3ca468273,enry Cook <henry@sifive.com>, 2017-10-02 19:01:05 -0700, , hellacache user like peep resp.data resp.addr,,
3022,cedfb0e784d4a6fac5346a77e7fc1ad069948b7d,enry Cook <henry@sifive.com>, 2017-10-02 17:41:52 -0700, , coreplex donttouch wire contains hartid,,
3023,a2dc13669a3001f5024426eda36ed4c4df8b7ceb,esley W. Terpstra <wesley@sifive.com>, 2017-10-02 14:49:25 -0700, , error grant 1025 cachecork error grant still say tot even though transient grant error must handled client though actual permission obtained two client end believing block temporarily offline however grant message still match request acquire.ntot response must grant.tot even though error bit signal grant actually grant permission keep implementation request response tracking interstitial adapter fsms simple consistent way multibeat error must include beat error handle permission properly,,
3024,9c9cb68462525fe124689484131a0be0c56f2d64,egan Wachs <megan@sifive.com>, 2017-10-02 11:07:55 -0700, , jtag coverage add reset coverage point,,
3025,a8ab06d57219d7bf9ace2a6433b935ddc1ab34f2,egan Wachs <megan@sifive.com>, 2017-10-02 11:05:45 -0700, , jtag add coverage point jtag tap,,
3026,723af5e6b69e07b5f94c46269a208a8d65e9d73b,ack Koenig <jack.koenig3@gmail.com>, 2017-09-29 17:24:12 -0700,971, merge pull request 971 bump chisel firrtl bump chisel3 firrtl update plugin version,,
3027,8891bf1b644a5e94f5e1cab6c42db610f8c0f328,ack Koenig <jack.koenig3@gmail.com>, 2017-08-23 13:33:22 -0700, , bump chisel3 firrtl update plugin version update chisel3 code,,
3028,547bdc2b5bc01070271a5f56737c81a41e87a3b1,enry Cook <henry@sifive.com>, 2017-09-29 14:52:26 -0700, , diplomacy standardize sram device resource naming 1022,,
3029,9137f54f5908f2a548f4d50ff08c289c06b3f256,ndrew Waterman <aswaterman@gmail.com>, 2017-09-27 18:47:24 -0700,1020, merge pull request 1020 fix trace insn provide correct trace insn interrupt possible,,
3030,e315a7aaa756d2da3b9d97ded318bb36691c5ea8,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 17:39:53 -0700,993, merge pull request 993 auto diplomacy bundle auto diplomacy bundle,,
3031,9eaf50762e6a2169675e092f43a716b40e2ef855,ndrew Waterman <andrew@sifive.com>, 2017-09-27 16:29:42 -0700, , report exception valid instruction printed log,,
3032,0a287df0f714bb4e42208234af8e9e89261214e7,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 16:28:10 -0700, , merge remote tracking branch origin master auto diplomacy bundle,,
3033,31c52464467defff60ef40f96c9a9fc8b1a43801,ndrew Waterman <andrew@sifive.com>, 2017-09-27 16:27:53 -0700, , provide correct trace insn interrupt possible,,
3034,33b46af806fd0a80913246db943f5e2c160e5a4f,enry Cook <henry@sifive.com>, 2017-09-27 16:22:32 -0700,1007, merge pull request 1007 error error,,
3035,feae216f05eb17292525ca28fc402dd2b0518294,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 15:18:42 -0700, , clint output interrupt correct direction,,
3036,05112b49a3951e6242b1da644383fc7351a023ff,enry Cook <henry@sifive.com>, 2017-09-27 14:50:17 -0700, , merge branch master error,,
3037,652d57291c81fa191d3db75580aefd26a6000cda,enry Cook <henry@sifive.com>, 2017-09-27 14:46:27 -0700,1018, merge pull request 1018 refine trace port separate interrupt bit cause field trace bundle,,
3038,5d08b37dab56cb6c13273b1cb9f51a7932e4841e,enry Cook <henry@sifive.com>, 2017-09-27 14:46:02 -0700,1019, merge pull request 1019 move rocket int sync move rocket output interrupt syncronizers,,
3039,9307092d147b086eeb066cb30fbc455228049480,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 14:20:39 -0700, , coreplex draw frontbus bottom systembus top,,
3040,f48bf2ac2f36990e876ba15b0db8f3226901d2ef,enry Cook <henry@sifive.com>, 2017-09-27 12:53:19 -0700, , rocket connect uncrossed output interrupt,,
3041,78f3877e02fb5f61e4607846fc9f5fc73829915d,ndrew Waterman <andrew@sifive.com>, 2017-09-27 12:51:10 -0700, , trace tval field zero taking exception,,
3042,e07d86aecdcff68f35aa50f6003c72ec5f439c52,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 12:46:29 -0700, , rocket flip interrupt rendering core top,,
3043,583adeee88eb86169001c0b5b44c774eab91860f,ndrew Waterman <andrew@sifive.com>, 2017-09-27 12:41:30 -0700, , separate interrupt bit cause field trace bundle,,
3044,1fda05970a5934a3a3494e03fd78f31ca7a6ddcd,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 12:02:04 -0700, , rocket move interrupt synchronizer correct side crossing,,
3045,ce01ab2700f5161cd86700ae48f4c0d52430058e,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 12:27:16 -0700, , registerrouter correctly create interrupt vector,,
3046,0268959c24364ecc1ed66b73fad2e3ce19993e36,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 12:02:04 -0700, , rocket move interrupt synchronizer correct side crossing,,
3047,e35d3df6eabc67851f46203649caaa9d263ae3ba,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 11:46:06 -0700, , diplomacy detect report cycle diplomatic graph,,
3048,5af08966d8ed7d3316e4d09182ef62e476302cba,esley W. Terpstra <wesley@sifive.com>, 2017-09-27 00:57:18 -0700,1017, coreplex fix close 1017,,
3049,d87536ff8bbb285aae7e5bcff437a1545b3f3430,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 18:47:16 -0700, , diplomacy make nodehandle recursively composable,,
3050,31a934bec08124c3aa91706cb812e100d6ded837,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 14:58:18 -0700, , coreplex bus lazymodules lazyscope,,
3051,da40573a64619bc942f98188c35436d9be572484,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 14:56:50 -0700, , diplomacy replace optional scope,,
3052,a2b423d647fdba6960f8b80c11cf46f12cae2c26,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 14:40:45 -0700, , diplomacy add lazyscope post hoc add child lazymodule,,
3053,a27e853101371e8651b8683954290d360857286a,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 13:23:54 -0700, , diplomacy move rendering property edge fliprendering implicit ... change render direction edge diplomatic nodeimps specify default render flip using new render method,,
3054,76c2aa16613312d82337c35fef91ebc005cd3a90,esley W. Terpstra <wesley@sifive.com>, 2017-09-26 12:28:59 -0700, , diplomacy introduce typing saving simplenodeimp,,
3055,870ed3d219b48ea50b490325e4af9711c8ab35c9,esley W. Terpstra <wesley@sifive.com>, 2017-09-25 18:09:03 -0700, , diplomacy fix order auto signal,,
3056,d22ec1eddfe1f73ed85e0bf750920a3eb878345a,esley W. Terpstra <wesley@sifive.com>, 2017-09-25 17:49:45 -0700, , diplomacy beautify node signal prefix,,
3057,45d26ea1304968683a07317088c96fff42b2404e,enry Cook <henry@sifive.com>, 2017-09-26 11:09:48 -0700,1015, merge pull request 1015 coherence manager coreplex clean coherence manager attachment point,,
3058,9d5e96672e59ff85cd63094d1661cd1e4649e4cd,enry Cook <henry@sifive.com>, 2017-09-25 17:51:35 -0700, , coreplex clean coherence manager attachment point,,
3059,0111213beaaac60644d0007cf8b60aba1dfd06bb,esley W. Terpstra <wesley@sifive.com>, 2017-09-25 17:47:40 -0700, , valname trim whitespace symbol name,,
3060,fef5054cec35387a4f0d8568fa8e27503613233c,esley W. Terpstra <wesley@sifive.com>, 2017-09-25 16:12:34 -0700, , diplomacy disambiguate name necessary two auto_ thing name append order definition unaffected a_0 b_0 b_1  a_1,,
3061,a86a9c5564d812ad43afc96ba0fe3957b9935aed,bing <bernd.beuster@gmail.com>, 2017-09-25 23:11:28 +0200, , fix omitted parameter 1014,,
3062,5323cf88ddd1c8ed879b7efd445c200b89184b9e,esley W. Terpstra <wesley@sifive.com>, 2017-09-25 11:25:46 -0700, , util add option.unzip,,
3063,60614055e360adefc416999f48e205c421a0ac77,esley W. Terpstra <wesley@sifive.com>, 2017-09-23 00:04:50 -0700, , diplomacy eliminate wasted identitynodes using cross module ref,,
3064,bc225a4e82df3e40bcfffdd5b406a03f01950ae9,esley W. Terpstra <wesley@sifive.com>, 2017-09-22 16:55:12 -0700, , diplomacy place monitor inside lazymodules sink used place monitor point problematic clock domain might wrong thus needed shove monitor lot furthermore cross module might even access wire point invoked,,
3065,cfb7f1340823b4eff953341ce771c5f95c74b333,esley W. Terpstra <wesley@sifive.com>, 2017-09-22 22:23:58 -0700, , diplomacy capture sourceinfo point edge parameter,,
3066,16969eb1f6f6a7071ffc9e2352ef557e0b8cb35b,esley W. Terpstra <wesley@sifive.com>, 2017-09-22 14:57:36 -0700, , diplomacy spelling fix,,
3067,b9a2e4c243bd487aff1161c6465c9e7b0e405949,esley W. Terpstra <wesley@sifive.com>, 2017-09-15 14:44:07 -0700, , diplomacy api beautification,,
3068,9217baf9d415c06fe17d96dffa72f5a05ac879ac,esley W. Terpstra <wesley@sifive.com>, 2017-09-13 18:06:03 -0700, , diplomacy change api auto create node bundle cross module ref,,
3069,53f6999ea8d58081f07b4335aeb74d6e2d7388e6,esley W. Terpstra <wesley@sifive.com>, 2017-09-13 13:44:06 -0700, , splitter reuse tlcustom node instead special diplomacy case,,
3070,6fa5250e1fb56e25e70985f553afd0e2d4b3f5eb,esley W. Terpstra <wesley@sifive.com>, 2017-09-12 12:22:47 -0700, , config fix warning,,
3071,17ba209ed014253f7d14640070022f88f09e3c3a,esley W. Terpstra <wesley@sifive.com>, 2017-09-12 12:16:28 -0700, , coreplex name lazymodules,,
3072,1fedabcb555b74a287b5c23932a35cc21e965dcc,esley W. Terpstra <wesley@sifive.com>, 2017-09-12 12:12:49 -0700, , tilelink invoke lazymodule point monitor binding,,
3073,dfc815f4d364c33f009937b38da4d8204a5319c7,esley W. Terpstra <wesley@sifive.com>, 2017-09-12 12:10:39 -0700, , rocket invoke lazymodule point use binding,,
3074,87d597c70d2a2b2e85e5957133b1e43222c57904,esley W. Terpstra <wesley@sifive.com>, 2017-09-12 12:09:58 -0700, , ahb apb remove unintentional var,,
3075,d89ee9d9d4c2dae9bbbd3253bf73e9b1a81b74bc,esley W. Terpstra <wesley@sifive.com>, 2017-09-11 23:33:44 -0700, , node grab name construction,,
3076,3656e975a1b0f6310b19243c25d2b7e6ddfdd98a,esley W. Terpstra <wesley@sifive.com>, 2017-09-11 19:31:44 -0700, , diplomacy valname capture val binding node,,
3077,5662d1de0b57acbdb5fa03d55577ab3cbcbc3114,enry Cook <henry@sifive.com>, 2017-09-22 09:30:30 -0700,1012, merge pull request 1012 halt catch fire halt catch fire,,
3078,81e136aa37ec29acf5ddaeb2a9d3627ffd70b67b,enry Cook <henry@sifive.com>, 2017-09-21 18:13:39 -0700, , rocket give tlb nice name,,
3079,30c8c8c5176466679d762d9b2a753562de20453c,enry Cook <henry@sifive.com>, 2017-09-21 18:02:32 -0700, , revert try give seqmems clearer name reverts commit attempt clarification instead result confusing generated verilog like ... deduplication identically dimensioned srams ...,,
3080,e0b9f9213a9509dbf3b513ddc21da90f4323cf6f,enry Cook <henry@sifive.com>, 2017-09-21 14:58:15 -0700, , make optional,,
3081,28b635e7215412958592d337a0442d422fbbc867,enry Cook <henry@sifive.com>, 2017-09-20 18:53:44 -0700, , tile add signal unrecoverable fatal error,,
3082,a887baa615e3219c6bdad7e11813ec347ed1536f,enry Cook <henry@sifive.com>, 2017-09-20 18:49:46 -0700, , rocket base trait reporting ecc error,,
3083,ffa3ab29ac7043cffeb204b2d3d3a0a5e1cd0ec0,egan Wachs <megan@sifive.com>, 2017-09-21 11:48:04 -0700,1006, merge pull request 1006 async_reset_reg async_reset_reg randomize register rst asserted anyway,,
3084,4f58aab26f1dc93e89b5afab66bca0951c320d36,im Lawson <ucbjrl@berkeley.edu>, 2017-09-20 17:17:55 -0700, , bumpplugins add sbt coverage 1004 advance plugin version incompatible current chisel3 code,,
3085,88c782cc70437543fa697b94f69199510b744acf,ndrew Waterman <andrew@sifive.com>, 2017-09-20 17:15:00 -0700, , report uncorrectable error channel,,
3086,6bc20942b5c5e500e1ac13d469fee4a0237f814f,ndrew Waterman <andrew@sifive.com>, 2017-09-20 17:01:08 -0700, , cache error response report access exception,,
3087,323a207bdd4fa2df7e1f37a45d4fa30453fc462f,enry Cook <henry@sifive.com>, 2017-09-20 15:34:45 -0700,1005, merge pull request 1005 trace rename trace.addr iaddr,,
3088,9b828a2640f564bd72de71d3d881ed2d7de1bdbf,ndrew Waterman <andrew@sifive.com>, 2017-09-20 15:15:21 -0700, , look error signal last beat,,
3089,cda89fbacb770a665a95fe6dd5cc12ffb173d8ee,egan Wachs <megan@sifive.com>, 2017-09-20 14:47:00 -0700, , async_reset_reg randomize register rst asserted anyway,,
3090,026fa14bf800746027c674f6db02d74983a06284,ndrew Waterman <andrew@sifive.com>, 2017-09-20 14:32:41 -0700, , rename trace.addr iaddr,,
3091,1cb91eed41adb7be4ab7c3c16c01cc35ea4db523,enry Cook <henry@sifive.com>, 2017-09-20 14:28:26 -0700,1003, merge pull request 1003 fetch write badaddr misaligned fetch exception,,
3092,5b2f458214467400bb8f40c7e585c17fdcc2c04d,ndrew Waterman <aswaterman@gmail.com>, 2017-09-20 12:18:03 -0700, , merge branch master fetch,,
3093,f1a506476b691ed13887efe1203793b8d41b037f,ndrew Waterman <aswaterman@gmail.com>, 2017-09-20 12:17:08 -0700,994, merge pull request 994 beu add bus error unit,,
3094,00cf0893502827b13486721354381dd3deda4e97,enry Cook <henry@sifive.com>, 2017-09-20 11:50:40 -0700,1002, merge pull request 1002 trace add instruction trace port,,
3095,f5bd6398631b0a6510bf9fa3bf7c471b62bd24cc,ndrew Waterman <andrew@sifive.com>, 2017-09-20 10:52:41 -0700, , write badaddr misaligned fetch exception optional wrong,,
3096,db57e943f316c7576b08a8ae7c1d6e7031ab52eb,ndrew Waterman <andrew@sifive.com>, 2017-09-20 00:04:33 -0700, , report error,,
3097,aaad73f01980063f1e47be14c9357d2d75ed8bf5,ndrew Waterman <andrew@sifive.com>, 2017-09-19 17:49:27 -0700, , add intra tile xbar,,
3098,afad25fcebc557e345f66e5ec8400c7f4f21279f,ndrew Waterman <andrew@sifive.com>, 2017-09-15 18:49:40 -0700, , integrate buserrorunit,,
3099,dbf599f6a1dfe941c48df4f00298a82dd5dafd96,ndrew Waterman <andrew@sifive.com>, 2017-09-19 12:05:00 -0700, , support sync make easier parameterize code synchronizer might always needed,,
3100,79dab487fcf52cef11a720f4ddbbe88af6d560d2,ndrew Waterman <andrew@sifive.com>, 2017-09-15 18:46:19 -0700, , implement bus error unit,,
3101,ed18acaae0eec22ae7de7d5132663666f8850026,ndrew Waterman <andrew@sifive.com>, 2017-09-15 18:41:19 -0700, , report error,,
3102,034ea722f47afdf370114ffc4c3a1df3c4ab21a2,ndrew Waterman <andrew@sifive.com>, 2017-09-15 18:41:50 -0700, , report error,,
3103,9a175b0fb12142408b61e44179029b80ea2099cb,ndrew Waterman <andrew@sifive.com>, 2017-09-15 18:44:55 -0700, , statically report error correction detection capability ecc code,,
3104,4d6d6ff641162bcbf9bfdfa4500828c9af239f4c,ndrew Waterman <andrew@sifive.com>, 2017-09-19 22:59:28 -0700, , add instruction trace port,,
3105,acea94bcef25e8862a32ed61c7fbec04f9c6b05a,ndrew Waterman <aswaterman@gmail.com>, 2017-09-19 22:38:53 -0700,1001, merge pull request 1001 address decoder address decoder improvement,,
3106,b4fc5104d4ded3b82cacc1224f0030a07a49a992,acob Chang <jchang@sifive.com>, 2017-09-19 19:26:54 -0700, , add cover property api refined config propertylibrary 998,,
3107,57e8fe0a6b3d1a9ef093d58a40361f6db0d75fb8,enry Cook <henry@sifive.com>, 2017-09-19 17:59:00 -0700,1000, merge pull request 1000 name seqmems try give seqmems clearer name use external tool,,
3108,87b92cb20697d986df60af066bb9405e429a6ffc,ndrew Waterman <andrew@sifive.com>, 2017-09-19 17:46:18 -0700, , scan addressdecoder bit left right heuristic brittle fix deduplication rockettile,,
3109,72bd89a2af550c5bc33fb05a337c3b30dfb5b8af,ndrew Waterman <andrew@sifive.com>, 2017-09-19 17:46:04 -0700, , add another addressdecoder debug message,,
3110,fb2ad11347d9a0531447d759ec9b9921a16f1d05,ndrew Waterman <andrew@sifive.com>, 2017-09-19 17:45:10 -0700, , improve addressdecoder optimization function function better time worse time,,
3111,8db5bbbae0859477d6a127b2f4fde94144190cbc,enry Cook <henry@sifive.com>, 2017-09-19 13:41:11 -0700, , try give seqmems clearer name,,
3112,cbd65cd247c7eee4141e5f15a14cd3d040de7373,egan Wachs <megan@sifive.com>, 2017-09-18 14:16:49 -0700,992, merge pull request 992 test_mode_reset reset_catch allow test mode override,,
3113,528deefdc754444e76146c896dc20d4edfffde9f,bing <bernd.beuster@gmail.com>, 2017-09-18 19:57:07 +0200, , change systemverilog statement standard verilog 997,,
3114,826fc8ba614b047f37390cfb9bef953aa5f578b7,egan Wachs <megan@sifive.com>, 2017-09-18 09:50:27 -0700, , merge remote tracking branch origin master test_mode_reset,,
3115,c24b275fd965c6e495317563c6243211a444f060,unsup Lee <yunsup@sifive.com>, 2017-09-17 15:59:32 -0700,996, merge pull request 996 fix dcache bug merge store yet pending,,
3116,d93d7b9fa414876f1f4cd210485699288bc5be3f,ndrew Waterman <andrew@sifive.com>, 2017-09-17 14:59:09 -0700, , merge store yet pending fix deadlock possibly memory corruption though unconfirmed following sequence manifest assuming byte aligned    ,,
3117,c85333f82626420cf825db140188506e712c0b04,egan Wachs <megan@sifive.com>, 2017-09-17 13:51:46 -0700, , merge remote tracking branch origin test_mode_reset test_mode_reset,,
3118,215e072e5c4ffd5ec5582464555336e13943cb6c,egan Wachs <megan@sifive.com>, 2017-09-17 13:51:40 -0700, , test_mode_reset fix typo,,
3119,9b75dd7e5b4f639c8c1a647d56920c733f6e8002,enry Cook <henry@sifive.com>, 2017-09-15 17:26:11 -0700, , merge branch master test_mode_reset,,
3120,641a8e7eabdb765c51dad92228d7d55c2cbf3eaa,egan Wachs <megan@sifive.com>, 2017-09-15 16:36:35 -0700, , test_mode_reset correct gender issue tie signal test harness,,
3121,e8702e2687bad74c817855441b8d0a52e72ad178,enry Cook <henry@sifive.com>, 2017-09-15 13:45:15 -0700,989, merge pull request 989 config cleanup clean various configs field params,,
3122,6cda4504acd023ab77d8b88f1b03e8a6e0ec0876,egan Wachs <megan@sifive.com>, 2017-09-15 12:30:39 -0700, , test_mode_reset use cleaner interface bundle option instead individual signal,,
3123,ffc514d1bca1d562a27fc987db933f300ba13a49,egan Wachs <megan@sifive.com>, 2017-09-14 13:17:37 -0700, , test_mode_reset add missing file,,
3124,a0396b63e8d8e54c4434b767b206d792b6db02cd,egan Wachs <megan@sifive.com>, 2017-09-14 13:15:24 -0700, , test_mode_reset fix one bulk connect gender issue,,
3125,44edc5fdc38d2de648c739db66f782d95bfabcef,egan Wachs <megan@sifive.com>, 2017-09-13 17:00:01 -0700, , test_mode_reset use simpler apply method,,
3126,82c00cb656833dceff3dd7927117b332d0d3755e,egan Wachs <megan@sifive.com>, 2017-09-12 16:05:13 -0700, , reset_catch allow test mode override,,
3127,e50d14415e0a2ca5b4349c17d1015542fac32c33,enry Cook <henry@sifive.com>, 2017-09-12 17:35:28 -0700, , tilelink verbose requires,,
3128,56dae946b6199f0abd3960a673bba51e0f615042,enry Cook <henry@sifive.com>, 2017-09-08 19:08:53 -0700, , coreplex also based xlen,,
3129,b86f4b9bb7021511eec4248148037ecbf4972bac,enry Cook <henry@sifive.com>, 2017-09-08 18:33:44 -0700, , config use field default config default also rename key class name value class name,,
3130,a7540d35b759c26bedb39ca04a9936a7a7f39078,enry Cook <henry@sifive.com>, 2017-09-08 16:21:05 -0700, , port use bigints instead longs new ... context,,
3131,37c5af1c0d91f7e5d2f6e15d511d80a0f8553f4d,enry Cook <henry@sifive.com>, 2017-09-08 16:17:45 -0700, , diplomacy add ... string context enables hex address literal containing underscore convert bigints,,
3132,063ca0ed4aeae602d4089f358ced1584bbb527c9,enry Cook <henry@sifive.com>, 2017-09-11 12:51:10 -0700,983, merge pull request 983 kill paddrbits remove global field paddrbits resetvectorbits,,
3133,1f606d924fee2955040840a8ae0837c539023c04,ndrew Waterman <aswaterman@gmail.com>, 2017-09-08 16:26:54 -0700, , perform place correction recent store 988 since correction update entire word waw hazard detection logic sufficient prevent overwriting recent store read word pending store drained,,
3134,9c0bfbd500cbcf08cace013102aa2f0b7e321a3e,enry Cook <henry@sifive.com>, 2017-09-01 17:50:54 -0700, , tile remove global field resetvectorbits reset vector width determined also move defs,,
3135,3133c321b7b771150168b687834fac5edd4a292a,enry Cook <henry@sifive.com>, 2017-08-31 19:07:08 -0700, , scratchpad remove dependency,,
3136,e46aeb734271c767babb0d1c94ffcf930b752e66,enry Cook <henry@sifive.com>, 2017-08-31 18:48:59 -0700, , tile remove paddrbits favor,,
3137,e7de7f3e823ffbf95fef2a0b9a6f143783393b84,esley W. Terpstra <wesley@sifive.com>, 2017-09-08 13:16:11 -0700,985, merge pull request 985 flop interrupt add parameter diplomatic edge,,
3138,53dfc5e9be29c495566b6ddf9dd4da58644150c7,ndrew Waterman <aswaterman@gmail.com>, 2017-09-07 18:17:56 -0700, , remove overzealous assertion 987 assertion made sure controller able write tag ram cache line refilled however benign fails metadata invalid point miss simply happen second time happens resolving tag ecc error hit miss,,
3139,e723a3f42bc47e53c41f2ae1ad22c9d68d9c8427,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 16:01:42 -0700, , memorybus fanout performance,,
3140,6879f5bfb1952df9733b3da3706eee2cab51e27e,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 15:42:40 -0700, , tilelink xbar allows fanout control,,
3141,e831acba9c5b54294e792783f0964fe8b40f2bdd,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 15:07:08 -0700, , adapter support bulk connection,,
3142,06a244f9f94873786a2916e0dfc56644a7f5562f,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 15:03:09 -0700, , diplomacy rename left right star refer source sink cardinality,,
3143,bef593c21a9eac6b52370cedd1a3fd6385addcff,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 14:56:09 -0700, , diplomacy edge capture parameter,,
3144,80ed27683e08d9b2a16ec173dd239c0255378301,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 14:33:09 -0700, , diplomacy protect api leakage,,
3145,1365c5f90c11a51889a9b03b3bb40c6f619fdb1e,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 14:25:33 -0700, , diplomacy implement disablemonitors scope,,
3146,a45035774408c5ca5115b9d2f03ae7c458298cd7,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 13:41:26 -0700, , tilelink monitor construction method unconditional whether monitor placed decided diplomacy,,
3147,7a8364ef08218e9b801a94ba5777835010e7b0a2,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 13:33:07 -0700, , diplomacy leverage new parameter default,,
3148,655a08f12e2104cc459eb22902fab3630c71d0f2,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 13:29:59 -0700, , config support default value field key,,
3149,09d8d476c572ac1a29f45073a8309ace7051badd,esley W. Terpstra <wesley@sifive.com>, 2017-09-07 13:29:14 -0700, , config require parameter key field good practice age enforce,,
3150,42f1ae27fc35378456db5b8f18e1b22f938b6bfd,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 16:07:58 -0700, , xbar use identitymodule encourage wider fanout,,
3151,5626cdd18f574ed8ae55a06f2b14f76f40347db0,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 16:07:31 -0700, , util add identitymodule useful dedup wire,,
3152,1a87ed1193a04695482a2a1eac47e02b05d2922b,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:58:34 -0700, , coreplex add configuration option,,
3153,fd8a51a9105837853ebf4e787342cb5faceeb690,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:40:13 -0700, , coreplex rename externalbuffers,,
3154,4911a7d44f7e0fa47aee7593eeec35f25021dc15,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:42:47 -0700, , tilelink bus toasyncslaves support bufferchains,,
3155,040f7e1d49b1f10da5fd6245944bc7e98e9acdee,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:58:04 -0700, , tilelink add easy bufferchain attachment,,
3156,d5c6494f593cf855999757c3476ba39941d44e38,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:37:22 -0700, , tilelink bufferchain,,
3157,80965e82307607ba2f9f06caf131ccd4a1f9e5a6,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 15:44:54 -0700, , tilelink buffer use new adapter api,,
3158,1b705f62f6a5d5dd315f1226254d0997bd7f63f2,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 15:30:25 -0700, , diplomacy support unknown star inference,,
3159,6bfea86dbfe478c8b628be481e488de33906aa24,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 15:04:46 -0700, , config support p.lift key optionally return value,,
3160,2d93262f712bb71868732302ac5e3da38c80411e,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:27:45 -0700, , use shiftqueues faster small cost much,,
3161,50d5d8c1fd8c39a919f8339a0413a2b87cacf100,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:26:26 -0700, , shiftqueue added helper object,,
3162,3e3024c2566e520be93dfb080aa9f5e8dce8e473,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 18:15:59 -0700, , shiftqueue fix bug flow case,,
3163,ed70b243bde723e205220762955774fa28bf02ff,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:21:09 -0700, , plic support configurable number interrupt register stage,,
3164,9b55063de67c921e37424454c44fd21aed1589b4,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 14:20:46 -0700, , clint support configurable number interrupt register stage,,
3165,929a92477941033c45ea3e3ec4c1675d057525ff,egan Wachs <megan@sifive.com>, 2017-09-07 13:32:54 -0700,975, merge pull request 975 async_reg cleanup register primitive,,
3166,1320f65ae6e55515084d30d598c9ee9be77b5801,egan Wachs <megan@sifive.com>, 2017-09-07 11:27:36 -0700, , merge remote tracking branch origin master async_reg,,
3167,b7acb6ca3ddabf2ace194370b1f4f6cfabc4b3ca,egan Wachs <megan@sifive.com>, 2017-09-07 11:26:42 -0700,986, merge pull request 986 jtag_vpi_reset jtag_vpi add hysteresis waiting init_done,,
3168,126d56b254a5971ea49153269187293d5f168b5c,egan Wachs <megan@sifive.com>, 2017-09-07 10:46:55 -0700, , synchronizer learn foldright work,,
3169,1da6cb85aba287f0bce48dfcb38cc18ded1f5cc7,egan Wachs <megan@sifive.com>, 2017-09-07 09:51:46 -0700, , shiftreg make register always closest output regardless type shift register created,,
3170,f68390e4585bfa1891660b5176980e53c438c7b9,egan Wachs <megan@sifive.com>, 2017-09-07 09:06:07 -0700, , jtag_vpi use parameter init_delay constant,,
3171,19eabb672897e4f07683bdc2966f4242ebdd84f9,egan Wachs <megan@sifive.com>, 2017-09-06 18:13:04 -0700, , jtag_vpi add hysterisis waiting init_done,,
3172,dcafb5fea36cb0fdd73de7fb2d2d0e4c58dbfacb,egan Wachs <megan@sifive.com>, 2017-09-06 11:07:19 -0700, , merge remote tracking branch origin master async_reg,,
3173,3c4b472f66ae56985b3e4ba433416820c12429cf,egan Wachs <megan@sifive.com>, 2017-09-06 10:37:59 -0700, , shift regs remove unnecessary primitive add actually necessary,,
3174,f1b7666d21e1a6df17cd3093c15492deacde9a3d,im Lawson <ucbjrl@berkeley.edu>, 2017-09-06 09:49:47 -0700, , jtagresettobool add explicit tobool cast required reset 984 add explicit tobool cast reset chisel3 compatability,,
3175,55a0df4186c841109cc969a8fd92762acb2d7cae,esley W. Terpstra <wesley@sifive.com>, 2017-09-06 02:38:55 +0200,982, merge pull request 982 frontbus3 add frontbus low bandwidth bus master attach,,
3176,777f052f95c1d3d1d10728303fbe3b48f5fc3bdc,egan Wachs <megan@sifive.com>, 2017-09-05 17:32:53 -0700, , regs add named initial value shiftregister primitive one place,,
3177,b1cacc56ad26b2f35102ccd71d85df741a2a14df,esley W. Terpstra <wesley@sifive.com>, 2017-09-05 16:41:39 -0700, , systembus restore correct order fifofixer buffer,,
3178,b74a419bfbb34f4ec2e56373386f701c31939245,esley W. Terpstra <wesley@sifive.com>, 2017-09-05 16:27:57 -0700, , frontbus fifofixer buffer xbar,,
3179,e9e46db6009a60c2e558ff5b31e2f4db20ee1363,egan Wachs <megan@sifive.com>, 2017-09-05 15:54:25 -0700, , sync reg rename file reflect generic shift register also file,,
3180,5df23c5514c6e5dde96f1009fdf75bfd2ac157be,egan Wachs <megan@sifive.com>, 2017-09-05 15:16:08 -0700, , synchronizer remove newlines unncessary gen,,
3181,e65f49b89ae0cdd38bca2bc632b403c4b5a5c8bb,esley W. Terpstra <wesley@sifive.com>, 2017-09-05 15:02:16 -0700, , frontbus attach splitter cross chip visibility,,
3182,5886025b1a2ec10c8bea501135dfc771d2ed277a,esley W. Terpstra <wesley@sifive.com>, 2017-09-05 13:33:34 -0700, , sbus pbus buffer already enough buffer sbus backside buffer pbus frontside atomicautomata enough design,,
3183,a902e159877cf94eee3af0d47b50a97c79e12613,enry Cook <henry@sifive.com>, 2017-09-01 18:18:13 -0700, , pbus clarify adding buffer attaching sbus,,
3184,8fc4d78c84b598bd02d67bd21f7362390580dc16,enry Cook <henry@sifive.com>, 2017-09-01 14:26:55 -0700, , frontbus provide fifofixer side front bus master connect,,
3185,667d966410d102bed5f8c6c13af2904bc00701aa,egan Wachs <megan@sifive.com>, 2017-08-31 13:00:37 -0700, , tlbuffer create wrapper module tlbufferchain allow stable naming,,
3186,94f06dc85c60cac6b15e4bf25d4ffdf8bc61cbca,egan Wachs <megan@sifive.com>, 2017-08-30 19:23:18 -0700, , pbus turn overkill buffering pbus sbus,,
3187,c353f68dc0cd11a86f3502b16982195ec554fdb1,egan Wachs <megan@sifive.com>, 2017-08-30 18:30:22 -0700, , bus name dummy buffer,,
3188,3bde9506c6903eb699dec3c7861e5b4104cce1e2,enry Cook <henry@sifive.com>, 2017-08-30 17:57:52 -0700, , coreplex allow buffer chain certain bus port,,
3189,57d0360c35931be0234f6795ec8e5dd897479cc8,egan Wachs <megan@sifive.com>, 2017-08-30 17:51:30 -0700, , frontbus name connection,,
3190,c99afe4c6649063ee541db65c78e61c5065a1ea7,egan Wachs <megan@sifive.com>, 2017-08-30 16:21:08 -0700, , bus name thing,,
3191,32cb358c81d9cf32e67b3cf21cd400cf71141e7d,enry Cook <henry@sifive.com>, 2017-08-30 15:23:10 -0700, , coreplex include optional tile name downstream name stabilization,,
3192,183fefb2b9d424f7ab9085b53996bfc57a7743d5,egan Wachs <megan@sifive.com>, 2017-08-30 15:27:56 -0700, , front systembus allow naming intermediate tlnodes get sprinkled,,
3193,d5b62dffda92cd1e701062e4247c8ef877b0e15d,esley W. Terpstra <wesley@sifive.com>, 2017-08-30 13:57:08 -0700, , systembus add stupidly many buffer sbus pbus probably reverted,,
3194,f7330028ccbf17966fa0293cecb4c752f54a0d9a,enry Styles <hes@sifive.com>, 2017-08-25 18:12:25 -0700, , add optional frontbus peripheral mastering sbus switch buffer order non tile master sbus buffer non side splitter,,
3195,173f185b17cb1a5a3631052149834e484bb310f3,esley W. Terpstra <wesley@sifive.com>, 2017-08-30 23:22:13 +0200,976, merge pull request 976 system buffer systembus add output buffering,,
3196,656609d610e412006da9abdd301e9c48664f5f19,esley W. Terpstra <wesley@sifive.com>, 2017-08-30 13:28:11 -0700, , systembus split fifofixers along bus boundary system lot periphery slave wan fifo fix periphery bus rather paying circuit cost sbus,,
3197,a3bc5f2e33fe98e9c1558557e4219bc84f85cb6f,egan Wachs <megan@sifive.com>, 2017-08-30 12:59:16 -0700, , synchronizer add generic shift register extend since asynchronously resettable shift register also useful primitive,,
3198,8139014c9efa3717155d0341e69cbc243a229b5e,egan Wachs <megan@sifive.com>, 2017-08-30 12:33:03 -0700, , syncrhonizers remove unused sync superclass,,
3199,9dd6c4c32d9166c33ac17f0c5c2b2ec07cb061fb,egan Wachs <megan@sifive.com>, 2017-08-30 12:00:14 -0700, , synchronizer new chisel way cloning type use simpler lambda function,,
3200,bd32f0c12218a12608df5f52325e92c7206feeb6,egan Wachs <megan@sifive.com>, 2017-08-30 11:58:25 -0700, , synchronizer properly pas parameter superclass,,
3201,483e63da19f061e7ecbce51324f8df315295c1ec,egan Wachs <megan@sifive.com>, 2017-08-30 11:50:25 -0700, , synchronizer correctly pas width,,
3202,91c3fa286521000de3871fb13848d7ac8d0f9391,egan Wachs <megan@sifive.com>, 2017-08-29 17:52:50 -0700,979, merge pull request 979 tlbuffer add nodedebugstring,,
3203,a62ce0afe630b40b5631a49e71ff75869738adc9,egan Wachs <megan@sifive.com>, 2017-08-29 10:36:46 -0700, , tlbuffer add nodedebugstring quick browsing property buffer,,
3204,c473538e3651e86c5e2b5ec5787e77b60a3032fd,egan Wachs <megan@sifive.com>, 2017-08-28 17:19:03 -0700, , merge remote tracking branch origin master async_reg,,
3205,451334ac73340d27d60182544ec87ea6821ca9bd,egan Wachs <megan@sifive.com>, 2017-08-28 17:18:54 -0700, , add deep synchronizer register output asyncqueue,,
3206,bf19440db56867e56e25ce55a2ebf6a31b6b2528,esley W. Terpstra <wesley@sifive.com>, 2017-08-26 02:47:04 -0700, , systembus use full buffer slave,,
3207,85c39b2f97b86be6e0e6c4d5f4fe99cef85edbb3,egan Wachs <megan@sifive.com>, 2017-08-24 17:47:04 -0700, , syncregs sure use case remove yagni,,
3208,4e773f4738606312830735608eb83b406d7c82b3,egan Wachs <megan@sifive.com>, 2017-08-24 17:42:31 -0700, , syncregs use synchronizer primivites,,
3209,130b24355f67fcbade119814cad7c408932f8cb3,egan Wachs <megan@sifive.com>, 2017-08-24 17:39:07 -0700, , syncregs use synchronizer primitive intxing,,
3210,8b462d15957dcc7b1167d06922d2172d35285cac,egan Wachs <megan@sifive.com>, 2017-08-24 17:34:07 -0700, , syncregs use common primitive asyncqueue grey code synchronizer,,
3211,3461cb47cca7cd525c0408bc327f1726f51f56fa,egan Wachs <megan@sifive.com>, 2017-08-24 17:26:38 -0700, , syncregs make reset catcher use synchronizer primitive,,
3212,c78ee9f0e4d67aa65d29e8f37c86885dbd66813b,egan Wachs <megan@sifive.com>, 2017-08-24 17:18:04 -0700, , syncreg refactor common code,,
3213,d83a6dc6afdaa41dd29ca35f249785fd0de1ba06,egan Wachs <megan@sifive.com>, 2017-08-24 16:47:15 -0700, , syncregs add utility synchronizing shift register,,
3214,bdaae40035630646aba52c897b5a6f25585f5164,egan Wachs <megan@sifive.com>, 2017-08-24 16:31:14 -0700,973, merge pull request 973 named_buffers systembus allowing naming tlbuffers get inserted,,
3215,7f683eeb24f35dcae473c6887d152cf972135cb5,egan Wachs <megan@sifive.com>, 2017-08-24 15:33:53 -0700, , async_regs make module predictable name,,
3216,0f75ebee92b9cf473ba9f32acae4a2192305b43c,egan Wachs <megan@sifive.com>, 2017-08-24 15:31:29 -0700, , async_reg rename file match scalastyle,,
3217,103b6bc6d351e290d180bacd5c60e5914d4230a3,egan Wachs <megan@sifive.com>, 2017-08-24 14:42:30 -0700, , systembus allowing naming tlbuffers get inserted,,
3218,17134125e1630428d8e7ec90ce1d71d8019a5cb6,esley W. Terpstra <wesley@sifive.com>, 2017-08-24 23:35:01 +0200, , systembus remove misnamed function 972 function actually cross connecting chip,,
3219,6e689f55ed28ac3ce4a296b0981c78a266a7f427,egan Wachs <megan@sifive.com>, 2017-08-21 16:48:25 -0700,965, merge pull request 965 quash_x async_reset_reg squash synchronous reg,,
3220,81890e3a42af687ae02d57595527895280e4b3c4,egan Wachs <megan@sifive.com>, 2017-08-21 16:06:36 -0700, , async_reg clean funky indentation,,
3221,4f4537986305a1e2e75c4e1000d356c292ed6f7e,egan Wachs <megan@sifive.com>, 2017-08-21 14:33:19 -0700, , async_reset_reg squash reset reg,,
3222,82df766f4a5b1efb24b8659eb11c8b12c410a291,ndrew Waterman <aswaterman@gmail.com>, 2017-08-18 00:10:19 -0700,963, merge pull request 963 interrupt order respect isa requirement interrupt priority order,,
3223,8087a205ccd7994cc2d9e4c562cc5417ea520f3b,ndrew Waterman <andrew@sifive.com>, 2017-08-17 22:23:42 -0700, , remove redundant check interrupt priority encoding already sort interrupt interrupt,,
3224,cbe7c51b50112aaa57da9f4e3c41023cf3437968,ndrew Waterman <andrew@sifive.com>, 2017-08-17 21:27:08 -0700, , respect isa requirement interrupt priority order http github.com riscv riscv isa manual commit,,
3225,b1719cfee064e3a7aa124c981ecb1d01e2c2cc3f,hreesha Srinath <ss2783@cornell.edu>, 2017-08-17 11:53:59 -0700, , fixing requirement paddrbits 961 previously requirement paddrbits checked equal greater bundle bit changing check match exactly case paddrbits greater address bit could run scenario cause possible address wrap around issue,,
3226,1db4b3be9a694e1c648aaa92a7295aa9c3adec07,egan Wachs <megan@sifive.com>, 2017-08-14 18:37:30 -0700,957, merge pull request 957 param_jtag_vpi jtag_vpi use parameterized black box,,
3227,8783d51c97afe77a745bf4e3fe0b431a387139d6,egan Wachs <megan@sifive.com>, 2017-08-14 17:25:47 -0700, , jtag_vpi use parameterized black box allow testharnesses override clock speed,,
3228,710a782145eee7f540bf1f6e23e2d16fc5667f6b,esley W. Terpstra <wesley@sifive.com>, 2017-08-14 15:48:42 -0700, , heterogenousbag empty bag combined 956 lead strange firrtl error two empty bundle,,
3229,e945f6e2656239308dc2c0dadc9e3ffc32969bdb,ndrew Waterman <aswaterman@gmail.com>, 2017-08-13 18:29:58 -0700,955, merge pull request 955 fix acquire release fix acquire release,,
3230,57a5965bf4ef87e10c842fe526ca5fca4e7af8b0,egan Wachs <megan@sifive.com>, 2017-08-13 16:45:59 -0700,954, merge pull request 954 max core cycle add max core cycle plusarg,,
3231,88332bd8852dc21002df412cacded529449c7d36,egan Wachs <megan@sifive.com>, 2017-08-13 15:20:47 -0700, , max core cycle add max core cycle plusarg,,
3232,3cbc5262ecf342314896519a699d1bf9cad0dee4,ndrew Waterman <andrew@sifive.com>, 2017-08-13 13:03:45 -0700, , permit new acquires release queue drained queue empty dirty miss could block seen wild could happen dirty probe response backed queue,,
3233,01907244920bb6e85d6fbaedd7bce6b7ab6741cd,ndrew Waterman <andrew@sifive.com>, 2017-08-13 12:23:16 -0700, , actually use channel acquire release queue oops ...,,
3234,41a2a03f90bee5ed3fa803b7ceebcfec155c9524,ndrew Waterman <aswaterman@gmail.com>, 2017-08-12 16:47:19 -0700,953, merge pull request 953 fix dcache ecc trigger ecc writebacks release flight,,
3235,7387f2a93afc49801a4c1294e1a166af6507b186,ndrew Waterman <andrew@sifive.com>, 2017-08-12 16:13:24 -0700, , block channel handling probe acquire release regression,,
3236,604abd5b074608fb80552381b61b1e3d83ef6179,ndrew Waterman <andrew@sifive.com>, 2017-08-12 15:28:03 -0700, , report ecc error ram actually read,,
3237,18fb052fc95204c672f1e2c253334a9539001a05,ndrew Waterman <andrew@sifive.com>, 2017-08-12 15:27:30 -0700, , dry,,
3238,176110b6d3828d1852427fb89c674c231f48111f,ndrew Waterman <andrew@sifive.com>, 2017-08-12 15:23:57 -0700, , trigger ecc writebacks release flight,,
3239,f191bb994cda3e5b5673afa118647385687b12cf,esley W. Terpstra <wesley@sifive.com>, 2017-08-11 18:10:27 -0700, , patternpusher expect certain output 952,,
3240,baf769f9241a9093fc422c08a56bd29f7be51279,esley W. Terpstra <wesley@sifive.com>, 2017-08-11 15:07:10 -0700, , tilelink add patternpusher device inject fixed traffic pattern 950,,
3241,a3358f34a0b3f7e68d47c5e36fb439cec3da69b3,ndrew Waterman <aswaterman@gmail.com>, 2017-08-10 17:12:09 -0700, , fix priority inversion two back back divide 948 first one killed unrelated reason e.g write port hazard second one still issue div sqrt unit later killed fact later instruction acquires resource needed former instruction lead deadlock,,
3242,fa867bc47804d138cc59add2a2c7a310c3fada14,esley W. Terpstra <wesley@sifive.com>, 2017-08-10 16:35:30 -0700, , plusarg_reader make synthesis path brainer 947,,
3243,0a591c5b5b68d09aa179d8dfb97bc0a9cf535047,ndrew Waterman <aswaterman@gmail.com>, 2017-08-09 18:39:47 -0700, , roll back use uinttooh1 946 appear equivalent old one seems fail vivado one seems pas yet conclusive,,
3244,0b8b13683182688f7b9bcc9754e6fd81182f9597,unsup Lee <yunsup@sifive.com>, 2017-08-09 10:38:35 -0700,943, merge pull request 943 fix ibuf fix ibuf bug,,
3245,721770244e88ba79920f205b52f629db69c12b5f,ndrew Waterman <andrew@sifive.com>, 2017-08-08 17:05:26 -0700, , fix ibuf bug examine packet xcpt signal might invalid case correct fix examine xcpt deleted code vestigial note use xcpt code indeed safe,,
3246,fb2c22ca8035ad24aec04af7d1e7797f42ce9964,unsup Lee <yunsup@sifive.com>, 2017-08-08 23:18:08 -0700,944, merge pull request 944 fix vlsi mem gen memgen also randomize ren rand register,,
3247,31b75987ca6908ed88c02567f1fcd28e84a45c70,ndrew Waterman <andrew@sifive.com>, 2017-08-08 20:57:31 -0700, , avoid width warning,,
3248,8705b0e070f455b48360c139505c98f638f0ed1d,unsup Lee <yunsup@sifive.com>, 2017-08-08 20:41:53 -0700, , memgen also randomize ren rand register,,
3249,97ad528a32f7904b76cd30fb5454b23b0b6acf31,ichard Xia <richardxia@richardxia.com>, 2017-08-08 18:50:29 -0700,941, merge pull request 941 bump riscv tool bump riscv tool bump riscv test csr test fix,,
3250,49ba31ac3488ddb6ce5f8cff3271c31650bdd59b,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 18:03:36 -0700,942, merge pull request 942 bus blocker lock bus blocker lock,,
3251,a9b1410f016d3dbc01cf5ef8bcfae43a464a57fa,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 17:10:01 -0700, , busblocker parameterize page granularity,,
3252,010ba9447437ca1c8e6f79778e42fdec4eedf378,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 16:44:51 -0700, , busblocker rename variable,,
3253,6d6fc38787b43790137bc20e383a387759f75dac,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 16:43:59 -0700, , busblocker lock bit affect prior pmp address next,,
3254,dd5934b6dc82ffd640e13d40d0d6aa13a47f6b75,ichard Xia <rxia@sifive.com>, 2017-08-08 15:58:55 -0700, , bump riscv tool bump riscv test csr test fix pull stable binutils,,
3255,0a351f677d34f2b00cec6dcc715bb268cde3da03,unsup Lee <yunsup@sifive.com>, 2017-08-08 16:05:21 -0700,940, merge pull request 940 fix ecc way merge store manifest waw hazard,,
3256,8cc41ab46b99fbd5e84f9b62e58c4191797efdcf,unsup Lee <yunsup@sifive.com>, 2017-08-08 16:04:53 -0700,936, merge pull request 936 vlsi mem gen improve use vlsi_mem_gen verilator flow,,
3257,809c7e8551f3f322aa0ef8b6409488ae424115fb,ndrew Waterman <andrew@sifive.com>, 2017-08-08 15:12:40 -0700, , merge store manifest waw hazard following sequence would drop first store eccbytes  nop  nop  first second store different ecc granule hazard check correctly allowed second one proceed third merged second even though conflicted first allow third merged second since second stored different ecc granule,,
3258,3ef6e4c9f211ac9fe988d4986a5e5ac6b5778293,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 15:06:55 -0700,939, merge pull request 939 bus blocker tilelink pmp controlled busblocker prevents bus access,,
3259,82e13443b2f67d48eec025ed8718f4bce469a452,ndrew Waterman <aswaterman@gmail.com>, 2017-08-08 15:03:28 -0700,937, merge pull request 937 critical path perform tag error detectoin correction cycle ram,,
3260,dd103ae7ecf6a32310c2997c4d69b4f2f15f4e2f,ndrew Waterman <aswaterman@gmail.com>, 2017-08-08 15:00:13 -0700,938, merge pull request 938 dtim ignore cacheable report dtim data cacheable,,
3261,8f261adc6ba3bd19f8b0832205168a6ee938a67a,esley W. Terpstra <wesley@sifive.com>, 2017-08-08 14:19:59 -0700, , busblocker change default policy deny,,
3262,0d76e96b886a46ca0c0382e82b9538df4ea82c0c,esley W. Terpstra <wesley@sifive.com>, 2017-08-07 18:30:38 -0700, , tilelink pmp controlled busblocker prevents bus access,,
3263,7935c61c1914240670c201ef2ee21c7f9e4ff7dd,ndrew Waterman <andrew@sifive.com>, 2017-08-08 11:55:04 -0700, , report dtim data cacheable otherwise attempt perform amos unsupported,,
3264,74d309c18e0f2eea6bae9a7a367e21281ddcfc23,ndrew Waterman <andrew@sifive.com>, 2017-08-08 11:52:35 -0700, , make vs. static property tlb input pin really support unified tlbs fake,,
3265,e92981b0bd127282720b87849c26e0db16ed8b7d,ndrew Waterman <andrew@sifive.com>, 2017-08-08 11:46:38 -0700, , dry,,
3266,62ccba304c102fb3606bf57495119ef41d89284b,ndrew Waterman <andrew@sifive.com>, 2017-08-08 10:21:30 -0700, , perform tag error detectoin correction cycle ram tag ram tend fast take slack make s2_nack faster,,
3267,6d1d2854641e6ff7712bb2d9075820617f866614,almer Dabbelt <palmer@dabbelt.com>, 2017-08-07 21:40:10 -0700,933, merge pull request 933 cinst print compressed instruction executing one,,
3268,ea4b1bc349897018e6d74d0cd7da85b5eff287a8,ndrew Waterman <andrew@sifive.com>, 2017-08-07 20:36:22 -0700, , use vlsi_mem_gen verilator flow,,
3269,b0f32c8f09810fa2beadbe4e125544ba67715355,ndrew Waterman <andrew@sifive.com>, 2017-08-07 20:35:40 -0700, , randomize disabled read port vlsi_mem_gen,,
3270,cc1e2af3367ade10c7a93ee65a0383a5d8b171b2,almer Dabbelt <palmer@dabbelt.com>, 2017-08-07 19:41:08 -0700,934, merge pull request 934 critical path revert remove one gate ecc check,,
3271,c8f8806df0ab412988b7b25424dcf221a6cb3b32,enry Cook <henry@sifive.com>, 2017-08-07 19:01:39 -0700,932, merge pull request 932 bus delayer tilelink allow insertion tldelayer tlbus outward node,,
3272,c4092dd0ccbfad77af352d4577f8f01dc2d8a36a,enry Cook <henry@sifive.com>, 2017-08-07 17:36:07 -0700, , tilelink improve entropy bus delayer,,
3273,402907990c2b05f70eb87f4847deca1e73d60b8d,ndrew Waterman <andrew@sifive.com>, 2017-08-07 17:33:20 -0700, , revert remove one gate ecc check reverts commit work fine optimistic behavioral ram real one,,
3274,2910d6fa2aa96c046a7db640deaa05002842cd0c,enry Cook <henry@sifive.com>, 2017-08-07 17:30:24 -0700, , tilelink make bus xbar protected suggestnamed,,
3275,fc0d5fcf989b1b0f4f0690639be45984dc054afc,almer Dabbelt <palmer@dabbelt.com>, 2017-08-07 17:21:08 -0700, , print compressed instruction executing one,,
3276,e27072e063076d334d01b061c49c8067087e996e,esley W. Terpstra <wesley@sifive.com>, 2017-08-07 16:56:13 -0700,931, merge pull request 931 fix ram model source reuse fix ram model source reuse,,
3277,c457c9cb9f7a02bb31276f50280be4a6e248ad87,enry Cook <henry@sifive.com>, 2017-08-07 16:43:06 -0700, , tilelink allow insertion tldelayer tlbus outward node,,
3278,d5a135914bd662d60722f802a9073af0a9f28d23,esley W. Terpstra <wesley@sifive.com>, 2017-08-07 16:04:02 -0700, , revert disable blocking unrelated reverts commit rammodel properly tolerate overlapping response face source reuse enable regression test,,
3279,03002b31065ade6d7a872344b9df51c3cb678416,unsup Lee <yunsup@sifive.com>, 2017-08-07 16:01:38 -0700,930, merge pull request 930 fix maskrom maskrom retain data channel ready,,
3280,f8b45564d18ce2a588edbc304f7f602324481b4f,esley W. Terpstra <wesley@sifive.com>, 2017-08-07 16:01:15 -0700, , tilelink rammodel must support source reuse multibeat response come back source might reused response reordering made multibeat response invalid need remember even valid bit cleared reuse,,
3281,558fc7f293e07d9434530a6c2225cb1a55d45627,unsup Lee <yunsup@sifive.com>, 2017-08-07 12:17:10 -0700, , maskrom retain data channel ready,,
3282,aff028f8f050d707ed0e126211760878d8b9744c,unsup Lee <yunsup@sifive.com>, 2017-08-06 23:04:55 -0700,926, merge pull request 926 bump tool bump riscv tool,,
3283,3d0051e799e22a0de70c92e616ec896185708272,ndrew Waterman <andrew@sifive.com>, 2017-08-06 17:24:49 -0700, , bump tool test fix,,
3284,7fd8bb11593a699d6de7cef6b889fb1801f7a2be,ndrew Waterman <aswaterman@gmail.com>, 2017-08-06 18:50:59 -0700,928, merge pull request 928 critical path critical path,,
3285,658e36f98b4f40b407c30f36d9cf47cc71a2e267,ndrew Waterman <andrew@sifive.com>, 2017-08-06 17:38:51 -0700, , reduce fanout frontend signal,,
3286,7d94074b05a91403dca88fb2f4195174d3f69f29,ndrew Waterman <andrew@sifive.com>, 2017-08-06 17:36:53 -0700, , remove one gate ecc check corrects via writeback word error matter entire line corrected,,
3287,d03fdc4f308c717095d65b09f31ca4111748256c,esley W. Terpstra <wesley@sifive.com>, 2017-08-06 17:32:23 -0700, , diplomacy seal trait 927 make sure base class call instantiate,,
3288,5030a8b15a9e3da760abf87a5d6d868599440f1e,unsup Lee <yunsup@sifive.com>, 2017-08-06 14:42:14 -0700,925, merge pull request 925 fix lazy raw module diplomacy provide default clock reset,,
3289,aa60c6944b62a4a4e7b3f7e49daf15e61873ca62,unsup Lee <yunsup@sifive.com>, 2017-08-06 13:40:07 -0700, , diplomacy provide default clock reset,,
3290,6389120dbd960bb7d9425d91d107dc24bcce862b,unsup Lee <yunsup@sifive.com>, 2017-08-05 17:02:22 -0700,923, merge pull request 923 critical path critical path,,
3291,39b7e930ca87ecfa1981bc3e680b7b31ae032869,ndrew Waterman <andrew@sifive.com>, 2017-08-05 16:13:47 -0700, , disable blocking unrelated,,
3292,83875e3a0c7c33655bbb5a4ad64de6db740b21c3,ndrew Waterman <andrew@sifive.com>, 2017-08-05 13:47:21 -0700, , flush fence.i always probed miss,,
3293,991e16de92e096fb0752e3f58e7e2468a6ca98b0,ndrew Waterman <andrew@sifive.com>, 2017-08-05 12:57:38 -0700, , remove probe address mux tlb response path,,
3294,b9b4142bb4d42c8e184e40ab820db9458266f58d,ndrew Waterman <andrew@sifive.com>, 2017-08-05 00:30:36 -0700, , get s2_nack critical path using compute next flush vs. replay require respectively fix get rid adder altogether reusing stage flush case construction hold,,
3295,bc298bf14668ec635cc5cd2ce73330cb3bd313c3,ndrew Waterman <andrew@sifive.com>, 2017-08-04 22:06:37 -0700, , optimize shiftqueue late arriving deq.ready,,
3296,6112adfbb05f2c2fef5e8f52c80911908f67ef1a,ndrew Waterman <andrew@sifive.com>, 2017-08-04 17:01:51 -0700, , get tlb tag parity check arbitration path,,
3297,8d9768455561573cacc56d49ce87dfa22e308ba9,ndrew Waterman <andrew@sifive.com>, 2017-08-04 17:01:31 -0700, , fix tlb perfctr counting conflict miss cold miss,,
3298,df7f09b9ce3d6eb0a8a86368e4df03e7f4000edb,ndrew Waterman <andrew@sifive.com>, 2017-08-04 14:59:56 -0700, , get ecc check critical path,,
3299,4bfbe75d74e9ad39cefa75930c44680a47cdbe35,ndrew Waterman <andrew@sifive.com>, 2017-08-04 14:59:32 -0700, , avoid pipeline replay fetch queue full,,
3300,a45997d03f0bcf6d51f02ff7772e8073fec12046,ndrew Waterman <andrew@sifive.com>, 2017-08-04 00:37:13 -0700, , separate parity error miss signal handle parity error pipeline flush rather faster frontend replay reducing critical path,,
3301,06a831310bc5736dac534ba92f2e810f86251245,ndrew Waterman <andrew@sifive.com>, 2017-08-04 00:40:18 -0700, , shave gate delay backpressure path deleted code holdover hwacha vector fence,,
3302,ecc2ee366cfb33bf026dc584ae67446fd568f6cb,ndrew Waterman <andrew@sifive.com>, 2017-08-04 00:39:10 -0700, , shave gate delay ibuf control logic take pipeline compute stall signal avoid using last logic level clock cycle,,
3303,82ff81e40da1674c9b231375af80e4d6d732efe2,ndrew Waterman <aswaterman@gmail.com>, 2017-08-04 10:16:59 -0700,924, merge pull request 924 dont build debug verilog build verilog twice emulator emulator debug,,
3304,7937db0c845522d8fe8e0bbb8c63752047d473cd,ndrew Waterman <aswaterman@gmail.com>, 2017-08-04 01:04:23 -0700,919, merge pull request 919 imiss perf counter fix miss perfctr,,
3305,21ac28b57a63d70e9a9415e02696d8dfaf025d2b,ndrew Waterman <andrew@sifive.com>, 2017-08-04 01:01:15 -0700, , build verilog twice emulator emulator debug since using chisel2 output either way,,
3306,017ac130c1af1ed82011bac1f42337af006fab7d,egan Wachs <megan@sifive.com>, 2017-08-03 16:52:56 -0700,922, merge pull request 922 bigger_tl_xbar tlxbar allow master slave issue warning,,
3307,50c85f1b621fb588eb79eecd9e2f524bb62e9039,egan Wachs <megan@sifive.com>, 2017-08-03 15:39:18 -0700, , tlxbar allow master slave issue warning,,
3308,ba4eecc0f05a0814efc3d05836725ffaa1e9766b,ndrew Waterman <aswaterman@gmail.com>, 2017-08-03 14:55:39 -0700,920, use uinttooh1 921 close 920,,
3309,f483bab4aaeff5186ef064d0cf972a874b7dac87,ndrew Waterman <andrew@sifive.com>, 2017-08-03 00:52:12 -0700, , fix miss perfctr old version counting prefetches,,
3310,1be1433f041bebdbf35eadfcf25989f3018b4eab,ndrew Waterman <aswaterman@gmail.com>, 2017-08-02 21:22:20 -0700,918, merge pull request 918 icache prefetch icache prefetch,,
3311,d66e8f8e80eef30837876f19869d9c061015486e,ndrew Waterman <aswaterman@gmail.com>, 2017-08-02 19:05:31 -0700,914, merge pull request 914 critical path fix critical path,,
3312,3fc7100048a153cadb0bddc4049e26ae5cfb0cf6,egan Wachs <megan@sifive.com>, 2017-08-02 18:39:59 -0700,917, merge pull request 917 fuzzer_order tlfuzzer allow ordered client created well fuzzer,,
3313,2537d0d54e80cc22439b696d61818f6f453efc60,ndrew Waterman <andrew@sifive.com>, 2017-08-02 17:10:35 -0700, , optionally prefetch next line miss,,
3314,744cdb2f72890d86c1ae1a39ed7758082f93d9f2,ndrew Waterman <andrew@sifive.com>, 2017-08-02 17:09:38 -0700, , make tlb report safe prefetch within page,,
3315,d9821a74cee000c62b04d002a390385cabdf06f6,egan Wachs <megan@sifive.com>, 2017-08-02 16:56:36 -0700,916, merge pull request 916 diplomacy pretty print transfersizes,,
3316,595415d207d675cfe7be0f5ba9a1988a3cdd86b6,egan Wachs <megan@sifive.com>, 2017-08-02 15:48:21 -0700, , tlfuzzer correct number ordered client created,,
3317,fc5c04ed4b64f76a8e2d020b1b4d3646c401273c,egan Wachs <megan@sifive.com>, 2017-08-02 14:44:18 -0700, , tlfuzzer allow ordered client created well fuzzer,,
3318,7d2dd3769f090d19d346c689460c2dde133660dc,ndrew Waterman <andrew@sifive.com>, 2017-08-02 11:49:43 -0700, , optimize hazard check critical path,,
3319,85bdae0fa829fc747d2207de7627ade03db543c5,egan Wachs <megan@sifive.com>, 2017-08-02 11:40:50 -0700, , diplomacy pretty print transfersizes,,
3320,2eb239d03f55c56ba28731309d4b11ae615e19db,ndrew Waterman <andrew@sifive.com>, 2017-08-01 15:19:25 -0700, , add option retime way mux subsequent pipeline stage,,
3321,9464c6db40e3e23f380b83017d5523906c3304a8,ndrew Waterman <andrew@sifive.com>, 2017-08-01 18:21:03 -0700, , mitigate frontend critical path,,
3322,735701382fbf341ae4a721db65e82702554756d7,ndrew Waterman <andrew@sifive.com>, 2017-08-01 15:24:58 -0700, , mitigate response valid critical path,,
3323,2ecea2ef602cba5578330eb24c7163a304217d8f,ndrew Waterman <andrew@sifive.com>, 2017-08-01 15:17:07 -0700, , use pipe queue channel cut path,,
3324,f988b915755e40ad9eed73066fb49d83b542e7ae,unsup Lee <yunsup@sifive.com>, 2017-07-31 22:28:11 -0700,912, merge pull request 912 add mask rom tilelink add mask rom,,
3325,6ef8ee5d4d1694e0e465720f0cd8ba14609d8521,unsup Lee <yunsup@sifive.com>, 2017-07-31 21:12:45 -0700, , tilelink add mask rom,,
3326,4b332498125e163937dd97bb64f7f658200cdc92,unsup Lee <yunsup@sifive.com>, 2017-07-31 19:14:16 -0700,911, merge pull request 911 fix dcache bug fix ready valid signaling bug,,
3327,42ff74bd346554ae3bb25b875e170cae9709533a,esley W. Terpstra <wesley@sifive.com>, 2017-07-31 18:33:09 -0700,910, merge pull request 910 tilelink map tilelink map,,
3328,e140893a0171da69bddabeee6749a03632a76bd9,ndrew Waterman <andrew@sifive.com>, 2017-07-31 18:06:54 -0700, , use entry queue processor side channel cache sink grant every cycle extra buffering help,,
3329,5681693ccc6ef8d8bc14177352acd1b39dc98959,ndrew Waterman <andrew@sifive.com>, 2017-07-31 18:05:14 -0700, , fix ready valid signaling regression broke,,
3330,d7fd9d2b82965a3f19ab23e7e998d454b65f1a7f,esley W. Terpstra <wesley@sifive.com>, 2017-07-31 16:51:11 -0700, , tilelink filter add another case,,
3331,71a250b071e251545b8863412d55ee045007d2f9,unsup Lee <yunsup@sifive.com>, 2017-07-31 16:46:22 -0700,909, merge pull request 909 tile buffer add optional tile boundary buffer,,
3332,b12610523095922bc76ee52fa11a01fb12bb9ebd,esley W. Terpstra <wesley@sifive.com>, 2017-07-31 16:29:20 -0700, , tilelink add tlmap make possible move slave,,
3333,13d3ffbcaa129746af2ec349dc437aef71257d8a,esley W. Terpstra <wesley@sifive.com>, 2017-07-31 16:00:21 -0700, , tilelink filter support arbitrary filter function,,
3334,7adfd5c431b27f14b9ab31fdd0001d196c0020dc,unsup Lee <yunsup@sifive.com>, 2017-07-31 16:14:11 -0700,906, merge pull request 906 critical path mitigate critical path,,
3335,07b4edfc8786c588f9e7cf3113a1bd00ccbd5aee,egan Wachs <megan@sifive.com>, 2017-07-31 16:13:01 -0700,908, merge pull request 908 combo breaker dcache break potential combinatorial loop,,
3336,f473e6bad05c8e0c948d6b03e7728fd6b871d632,unsup Lee <yunsup@sifive.com>, 2017-07-31 15:40:54 -0700, , tile add optional boundary buffer,,
3337,cb3529bbc35df2cfc8fcdba0cf948883133c0a0e,unsup Lee <yunsup@sifive.com>, 2017-07-30 22:31:19 -0700, , util tweak rational crossing avoid mux source,,
3338,11332c1226e3d5b670efae5eb5a1963609ca9943,enry Cook <henry@sifive.com>, 2017-07-31 14:03:30 -0700, , dcache break potential combinatorial loop making conservative,,
3339,d811692c3b9c4cf68ee598b36684d1a776268df4,ndrew Waterman <andrew@sifive.com>, 2017-07-31 01:43:04 -0700, , mitigate critical path seemingly irrelevant change shave several gate delay tl.a.valid path,,
3340,ea1840c4b1546946d86feb348d212e408f459261,unsup Lee <yunsup@sifive.com>, 2017-07-29 20:30:47 -0700,904, merge pull request 904 fix dcache bug fix ready valid signaling bug,,
3341,ac4339a8e7ca10946000d808137ba26313bbad78,ndrew Waterman <andrew@sifive.com>, 2017-07-29 11:48:36 -0700, , pas backpressure channel rather asserting,,
3342,edcd2c696c8cf93ca7ac1269bcaed3a14f4c268c,ndrew Waterman <andrew@sifive.com>, 2017-07-29 11:47:58 -0700, , avoid needle stall channel back pressure,,
3343,8e2e931770d45cd30330959614a480f44e29eeca,esley W. Terpstra <wesley@sifive.com>, 2017-07-29 01:12:08 -0700,903, merge pull request 903 monitor probe tilelink use monitor enforce probe sourcing,,
3344,56e28026a65ebfb50b7601f29338081a90bca48a,esley W. Terpstra <wesley@sifive.com>, 2017-07-29 00:22:21 -0700, , tlerror doe need fast cut loop systembus already flow buffer output,,
3345,540256e24aad0a7d8d3f5e5f8b07090d1e10a155,esley W. Terpstra <wesley@sifive.com>, 2017-07-29 00:13:33 -0700, , systembus slave output buffer,,
3346,eadf4e9fcc968ce3af5024e5455eb21a1cd15228,esley W. Terpstra <wesley@sifive.com>, 2017-07-29 00:03:24 -0700, , revert tile add option tile boundary buffer reverts commit crossing already buffering place appropriate adding doe help flow path,,
3347,68064ba260e8611c25cf46f6e6e14b05f9fc380a,esley W. Terpstra <wesley@sifive.com>, 2017-07-29 00:01:26 -0700, , systembus double buffer order master buffer xing fifofixer splitter xbar,,
3348,140086e2c5c07dc22903c602235178194f2c89e5,unsup Lee <yunsup@sifive.com>, 2017-07-28 20:12:10 -0700,902, merge pull request 902 perf improvement perf improvement,,
3349,a0db929003a435ad8ce375e63a7543b927cbc98a,esley W. Terpstra <wesley@sifive.com>, 2017-07-28 18:08:00 -0700, , tilelink use monitor enforce probe sourcing,,
3350,573890e102471bee1e0b60e0dec48fa5c2a7e853,egan Wachs <megan@sifive.com>, 2017-07-28 13:23:33 -0700,900, merge pull request 900 diplomacy verbose require,,
3351,fdb89357122d776e3a3301ced0669a143a1c2f96,ndrew Waterman <andrew@sifive.com>, 2017-07-28 13:14:04 -0700, , improve fidelity two perf counter,,
3352,4c82f6b77e853d66c56c0945d210c96c77fc3c02,ndrew Waterman <andrew@sifive.com>, 2017-07-28 13:13:52 -0700, , refill btb taken branch,,
3353,2e8b02e780ad725934745a86ea7535651830f327,ndrew Waterman <andrew@sifive.com>, 2017-07-27 23:33:39 -0700, , merge store hit ecc enabled avoids pipeline flush due subword waw hazard consecutive byte store,,
3354,838864870ebd6551f1d2c9ca7f05bf4e075f28ef,ndrew Waterman <andrew@sifive.com>, 2017-07-26 16:55:45 -0700, , bypass tlb refill signal halve tlb hit time cycle hit time cycle long avoid second pipeline replay effectively cycle instead,,
3355,ae1f7a95f68abfd3dd021f2e1609230684a7b1d6,ndrew Waterman <andrew@sifive.com>, 2017-07-26 15:09:17 -0700, , nack miss pending store effectively increased miss latency cycle store hit followed load miss since pending store drained releaseinflight check removed redundant,,
3356,7eeb9dfd8892f5d0a8eb2f57ca38bc852e218de1,enry Cook <henry@sifive.com>, 2017-07-28 10:52:59 -0700,899, merge pull request 899 wrapper dedup stabilize tile wrapper downstream tool,,
3357,f61fe2be1e2d445cf314b1f8cd04bec101bfcaba,egan Wachs <megan@sifive.com>, 2017-07-28 10:05:45 -0700, , diplomacy verbose require,,
3358,370cc392e05ddfa7471d24da01dca1844ce0345e,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 22:14:53 -0700,898, merge pull request 898 uncached acquire tilelink legal support acquire uncached region,,
3359,5f81c2243f64c660b43a8c774696cc6862c8742b,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 14:56:15 -0700, , tilelink add busbypass useful turn device,,
3360,9a36755b6aa6711087c7e3d14c47d920b809c733,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 18:22:06 -0700, , tilelink cachecork constructor helper,,
3361,45189c3e302dbd9da5c08f02431681294c61692c,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 14:07:24 -0700, , tilelink cachecork support error btot upgrade acquire.btot succeeds tot instantly cause grant.ton.error,,
3362,2e4f1611ed505d0e8f78c5ff4a1aae2bfd9024d9,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 11:10:34 -0700, , tilelink error device support acquire need want divert traffic slave,,
3363,b64b87ad0778582bb8583567d1d653f61f230a28,enry Cook <henry@sifive.com>, 2017-07-27 17:30:51 -0700, , tile add option tile boundary buffer,,
3364,289ef30dbc1d82b4d045a7693e9d1d12a3a269be,enry Cook <henry@sifive.com>, 2017-07-27 15:44:51 -0700, , coreplex change default,,
3365,266ed56e8d7209f57b23d84b5160004f2327d9c0,enry Cook <henry@sifive.com>, 2017-07-27 15:28:53 -0700, , tile turn slave port monitor,,
3366,9a483af6e8ac54c84d25cafab3221e27d9d33a44,enry Cook <henry@sifive.com>, 2017-07-27 15:16:48 -0700, , coreplex naming tile wrapper,,
3367,33852ef9652cbfe4537309aeb7d3d48360d3bf2c,enry Cook <henry@sifive.com>, 2017-07-27 14:23:03 -0700, , coreplex remove superfluous sink source wrapper,,
3368,651da73d89fb5caca984bec73afdfa0e71b9202b,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 00:25:07 -0700, , tilelink legal support acquire uncached region case exist get_effects put_effects uncacheable supportsacquire mmio uncached supportsacquire speculation may cached uncached supportsacquire llc cachecork applied slave never probe cached tracked supportsacquire slave might probe,,
3369,0ab5cb67b3e80700f06a823225fccdadcf62be23,esley W. Terpstra <wesley@sifive.com>, 2017-07-27 11:07:13 -0700, , tilelink fix rammodel handling amos early source reuse 897,,
3370,9804bdc34e81ae6e1674a7c0102480f167763443,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 16:01:21 -0700, , tilelink remove obsolete addr_lo signal 895 first implemented thought helpful made widthwidgets stateless case however put much burden master slave none benefitted signal furthermore even addr_lo widthwidgets information lossy widen information fill new high bit addr_lo,,
3371,3cceb866cfe899d2ce89538c280872034e06e017,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 16:01:07 -0700,896, merge pull request 896 fuzzer rage fuzzer rage,,
3372,d096d5d1c4e73a821a83960e9f0db93c32c5d6ff,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 12:52:29 -0700, , tilelink fix atomicautomata bug wrt early source reuse new fuzzer already found first victim,,
3373,6550ae2e314cb7e2da1debdc95e26d0f8effc216,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 11:57:24 -0700, , tilelink increase fuzzer source reuse aggression,,
3374,1efdca106c057aa0a152500030fac435091022b2,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 10:50:47 -0700, , tilelink rammodel support early reuse source,,
3375,138276fd872887c93235fb4e8b00be35643b457e,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 10:40:40 -0700, , tilelink sourceshrinker work also latency,,
3376,f02c921d0fdaba9bfcf4a4b0935524f79d100552,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 12:35:51 -0700,893, merge pull request 893 width update width widget enhancement,,
3377,b2edca2a6b4f154c33e581bd6f601390fbc78f2e,esley W. Terpstra <wesley@sifive.com>, 2017-07-25 19:09:54 -0700, , tilelink cut widthwidget dependency addr_lo,,
3378,ede87c1f730e020dabadde0b3aba0a5846a204aa,esley W. Terpstra <wesley@sifive.com>, 2017-07-25 18:35:06 -0700, , tilelink rewrite widthwidget beat splitter split data based address mask first version tilelink low address bit dependency addr_lo exposed easy replace,,
3379,0f5065fbf3cc04d9a1bac5d8aebb7a72a0295b18,esley W. Terpstra <wesley@sifive.com>, 2017-07-25 16:54:30 -0700, , tilelink widthwidget rewrite beat merging error properly reduced register latched needed previously shift register combine beat without inspecting address remove addr_lo dependency,,
3380,f0ffb7e31eb735bb76b975bd32e158eb8f9295c2,esley W. Terpstra <wesley@sifive.com>, 2017-07-26 10:21:31 -0700, , tilelink initialize toggle fragmenter 894 strictly necessary initial value doe matter good hygiene since drive cycle logic,,
3381,27d555717762e4120ff192ea8de968dd7af5c184,ndrew Waterman <aswaterman@gmail.com>, 2017-07-26 09:43:16 -0700,891, merge pull request 891 fix tlb fix tlb,,
3382,5a5b78b15eabc08fd4300b0a81867f3b231b5132,ndrew Waterman <andrew@sifive.com>, 2017-07-26 02:22:43 -0700, , improve tlb coding style,,
3383,5a9c673f41893905cd48efac4850e4d370470696,ndrew Waterman <andrew@sifive.com>, 2017-07-26 02:20:41 -0700, , fix tlb response bug sometimes would inform tlb translation superpage even though never case,,
3384,acca0fccf5687fa4eb509ac2b5146cbf05922287,ndrew Waterman <andrew@sifive.com>, 2017-07-26 02:13:43 -0700, , fix btb refilled indirect jump overloading btb hit signal mean part frontend changed control flow btb right thing control logic mean btb sometimes get refilled like commit make frontend use invalid btb entry number rather btb change control flow since entry number invalid btb treat miss refill kind hack palatable fix requires reworking rvc ibuf time right,,
3385,6916e5cbfbf932464d67ee380ec20d234ce30564,unsup Lee <yunsup@sifive.com>, 2017-07-25 16:35:31 -0700, , coreplex better name rockettiles verilog 890,,
3386,d43f02268b0ccdbc972030d97bab70e91d8ce941,ndrew Waterman <aswaterman@gmail.com>, 2017-07-25 16:26:47 -0700,889, merge pull request 889 acq rel jump frontend acquire release jump frontend,,
3387,c2b8b084615430f097e7f556659fc978337eba86,esley W. Terpstra <wesley@sifive.com>, 2017-07-25 16:23:55 -0700, , tilelink fix fragmenter source use bug 888 consider following waveform two beat burst  ddd dddd rule second use source first source released reuse first response beat however fragment request look like 3210 3210 210 3210 ... broken rule 210 twice inflight solve alternate a.source bit every time completes txn,,
3388,15878d469134e357f1e521017008b2cecaf3d64f,ndrew Waterman <andrew@sifive.com>, 2017-07-25 15:18:32 -0700, , perform control flow transfer within frontend,,
3389,62c4080585e9681a68de5afcc461bbbe3bcaabf4,ndrew Waterman <andrew@sifive.com>, 2017-07-25 15:17:26 -0700, , add rvc instruction pattern,,
3390,66d06460fab4110b886fa7626697cbf39ace8cfd,ndrew Waterman <andrew@sifive.com>, 2017-07-25 15:16:09 -0700, , add option acquire release,,
3391,86ccd935fc7f56a1da0053ec636374e5c8ec035c,ndrew Waterman <andrew@sifive.com>, 2017-07-25 15:14:15 -0700, , add method print perf event,,
3392,5df8f0d1eae9538439262f57584732fe07f3f97d,ndrew Waterman <andrew@sifive.com>, 2017-07-25 11:59:53 -0700, , add tlb miss counter,,
3393,3ced04b70a54f27292615de4ec99d91bcf055759,ndrew Waterman <andrew@sifive.com>, 2017-07-25 11:57:58 -0700, , mix trait connect,,
3394,c9e467a66866759b582780a36c04a2fa7dd5ab49,unsup Lee <yunsup@sifive.com>, 2017-07-25 00:55:55 -0700, , coreplex retire rtcperiod introduce 887,,
3395,68ed055f6d57af32b8673e30432b345a5e8b43ab,esley W. Terpstra <wesley@sifive.com>, 2017-07-24 21:41:17 -0700, , chiplink adjust bus view include splitter 886,,
3396,dc435af30af106a1b49a84196e7956187c9b6d3a,unsup Lee <yunsup@sifive.com>, 2017-07-24 20:24:59 -0700, , fix hasrtcmoduleimp 885,,
3397,01ca3efc2be16a09156ea06018c10886dbfd7058,enry Cook <henry@sifive.com>, 2017-07-23 08:31:04 -0700, , combine coreplex system module hierarchy 875 coreplex collapse peripheral coreplex coreplex better factoring tlbuswrapper attachement point diplomacy allow monitorless rocket connect monitor tile tim slave port rename chip package system coreplex sbus splitter tlfragmenter continuing spot battle requires without explanatory string pbus tilelink verbose requires use new system package regression sbus add explicit fifo attachment point delete leftover top level utils cleanup resetvector rtc,,
3398,f2002839eb243d14f13f3bb6ad04e1990d204b91,egan Wachs <megan@sifive.com>, 2017-07-21 21:55:32 -0700, , tlfragmenter continuing spot battle requires without explanatory string 882,,
3399,cf75c2049d0d1ebbed629fbd8a045acc669002d1,unsup Lee <yunsup@sifive.com>, 2017-07-19 20:22:16 -0700,878, merge pull request 878 fix fifofixer tileink fifofixer cope zero latency device,,
3400,21954c1c737930a0c0a31d3d53a30b0297a77fbf,unsup Lee <yunsup@sifive.com>, 2017-07-19 19:38:27 -0700, , tileink fifofixer cope zero latency device,,
3401,4d784ad693acc2d92389189c3123a91fa0ce2be2,oward Mao <zhehao.mao@gmail.com>, 2017-07-18 18:52:31 -0700, , add clonetype registerwriteio registerreadio 874,,
3402,8d793daf9c18a0d22ceab2a337b0a041c4bc54bb,esley W. Terpstra <wesley@sifive.com>, 2017-07-18 16:30:23 -0700,876, merge pull request 876 helper shiftqueue support constant propagation,,
3403,a9c58e9d9f95203040f72c1aa01654b492bb0314,esley W. Terpstra <wesley@sifive.com>, 2017-07-18 14:20:26 -0700, , diplomacy support creating shiftqueues well,,
3404,c0a3bb58e9789b098b1fa2d65cc8f008db481672,esley W. Terpstra <wesley@sifive.com>, 2017-07-18 14:20:04 -0700, , shiftqueue use vec bool support constant prop enq.valid,,
3405,6d0821f19a7a791df12df90421556aab8d649d43,olin Schmidt <colins@berkeley.edu>, 2017-07-18 07:27:03 -0700, , update readme reflect config name change 871 also update list file expected seen generated src,,
3406,416629b3bfbfd87d66a679c8c87bdd7337433ede,esley W. Terpstra <wesley@sifive.com>, 2017-07-17 22:32:17 -0700, , tilelink fifofixer fix domain domain case 873,,
3407,d09a9857290b6e9f7cc0b609dd74935b4b4ffdd2,esley W. Terpstra <wesley@sifive.com>, 2017-07-17 21:48:31 -0700, , zero fix attachment multichannel case 870,,
3408,fc75ada57773181499e52e6a06ad1b76bbec6231,esley W. Terpstra <wesley@sifive.com>, 2017-07-17 21:29:14 -0700, , tilelink monitor report line number connection failed 872,,
3409,ec5799478405ba3df212115d1013e2b409a91aee,oward Mao <zhehao.mao@gmail.com>, 2017-07-17 14:59:35 -0700, , fix tlfuzzer 869,,
3410,16e87091440ee1d78bc80dc8693fda76e7d5ea2c,esley W. Terpstra <wesley@sifive.com>, 2017-07-14 16:13:30 -0700, , tilelink legal error release hint ack 864,,
3411,9ade7af01392a610c9d333a21e0ceea389210650,ichard Xia <richardxia@richardxia.com>, 2017-07-13 17:08:21 -0700,862, merge pull request 862 plic max pri dts plic add maxpri well ndev dts,,
3412,f0481801df4d94c73b032bb603685aa344ee6816,ichard Xia <richardxia@richardxia.com>, 2017-07-13 16:52:57 -0700,863, merge pull request 863 rename offchip interrupt external interrupt rename offchip interrupt external interrupt,,
3413,35464782b513df87082d6b973602cdb6df06aa25,egan Wachs <megan@sifive.com>, 2017-07-13 15:57:10 -0700, , plic maxpriorities come params,,
3414,d62787357b6a3d4ef97243e10396f5915107d677,ichard Xia <rxia@sifive.com>, 2017-07-13 15:56:22 -0700, , rename offchip interrupt external interrupt,,
3415,f2533ce825a877ed5259525f0fda84affb373b97,hreesha Srinath <ss2783@cornell.edu>, 2017-07-13 13:40:02 -0700, , bootrom adding bootrom parameter 857 bootrom parameter currently control boot rom address size hang essentially set reset vector commit allows specifying different parameter value required,,
3416,f646bed3eafa7c11850fc6137d30b9101603b66f,egan Wachs <megan@sifive.com>, 2017-07-13 13:37:22 -0700, , plic use longer dts name max priority used singular really one max priority,,
3417,0800fd3ed99c1ca5fcde73905162df863911d73e,egan Wachs <megan@sifive.com>, 2017-07-13 13:18:50 -0700, , plic add maxpri well ndev dts,,
3418,b7f1ba34289c92275e229c1298c771615f8a54e9,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 22:20:31 -0700, , tilelink fifofixer must support null case 860 particular slave actually need fifo fixing also none fixed fifo,,
3419,0053a060aed936424dc8ad835b19d3b45f5c8799,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 19:44:23 -0700,859, merge pull request 859 fifo fixer configable fifo fixer configable,,
3420,4eface8a9e9a3599c4fcb2f096ed581cc5a7d253,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 16:20:22 -0700, , rocket require fifo order memory like region,,
3421,09b9d33a9a762b7f5e01b5aa2ee5c059c6bc6d40,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 13:55:31 -0700, , tilelink fifofixer policy parameter,,
3422,b363a94480380c0fde9974777ac267d4bd0a4e8e,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 16:19:19 -0700, , diplomacy add new uncacheable regiontype,,
3423,c8a76481692cea2f9de1947ce9fa943598666ec0,esley W. Terpstra <wesley@sifive.com>, 2017-07-12 15:03:17 -0700, , diplomacy evaluate nexus node map function,,
3424,af3976aa6795f74110e5323c19fc0f5f38f9dbca,esley W. Terpstra <wesley@sifive.com>, 2017-07-10 21:08:02 -0700, , regmapper add byte sized regfield helper function 854,,
3425,177ccbb663c66197c7b44e97207ebf90bfcef07a,egan Wachs <megan@sifive.com>, 2017-07-10 21:07:50 -0700, , regfield explanatory requires rtfc figure width actually 855,,
3426,287219da06a90a08e4e308e23adb10e8af5ac2ce,im Lawson <ucbjrl@berkeley.edu>, 2017-07-10 08:33:46 -0700,851, merge pull request 851 chisel3clock use chisel3 clock method,,
3427,29f5f77817eccb771b3598e4ab9038b52e49f823,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 22:44:28 -0700,853, merge pull request 853 sram error sram error,,
3428,5db0e770d5ab8476dbd2dcad77465a585e1e4774,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:13:48 -0700, , tilelink testsram emulate incompletely populated memory,,
3429,702143eb33234e4bc1278f71699c48a7803880e8,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:08:14 -0700, , tilelink sram emulate incompletely populated memory,,
3430,9310a33e77285bafe5f58a9777691566dc7e14f9,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:08:07 -0700, , apb sram emulate incompletely populated memory,,
3431,28fbf1af8e84ba4d8825fe82d05cf4fea93afe87,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:07:58 -0700, , ahb sram emulate incompletely populated memory,,
3432,df44b23956007162db32719446c3ca1f598354cb,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:07:08 -0700, , axi4 sram emulate incompletely populated memory,,
3433,b2cc4b99ed57556ff0c5d024ef1fbc7f71018061,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:13:07 -0700, , tilelink testsram report error illegal access,,
3434,e8cb6dafd359572c4a52d75292f37c3b87c3b4e5,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 21:04:05 -0700, , tilelink sram report error illegal access,,
3435,f1fb3be603e11e527b6137e6e0d811f4edd7de01,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 19:39:03 -0700, , ahb sram report error illegal access,,
3436,19851a7c9eaf9f06cbfbe0232730448465402040,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 19:38:45 -0700, , apb sram report error illegal access,,
3437,025f7d890b24fcb60ba8cad8300abfbfeb0caca5,esley W. Terpstra <wesley@sifive.com>, 2017-07-07 19:27:32 -0700, , axi4 sram report error illegal address 852,,
3438,2bf91a0558e2d0a5c977ec41fc3563dc1dfaecea,im Lawson <ucbjrl@berkeley.edu>, 2017-07-07 14:16:39 -0700, , use chisel3 clock method,,
3439,4c595d175c2c3d3dfa721a78a4a2a9fab009621b,enry Cook <henry@sifive.com>, 2017-07-07 10:48:16 -0700, , refactor package hierarchy remove legacy bus protocol implementation 845 refactors package hierarchy additionally remove legacy ground test configs remove legacy bus protocol implementation remove ntiles add device package add function util package,,
3440,c28c23150dffe70ec1bb356a4f21077a9765ba1e,egan Wachs <megan@sifive.com>, 2017-07-06 18:39:10 -0700,850, merge pull request 850 plic_undefzero plic undefzero true allow address alias,,
3441,76a1ae667ff9e5d5abc3b8eca9c698e6ef57be3a,egan Wachs <megan@sifive.com>, 2017-07-06 17:57:08 -0700, , plic undefzero true allow address alias spec unclear happens access unused register plic user simplicity turn register aliasing becomes performance area issue revisit,,
3442,a0cbc376b414de8c5479a885172e54ddfd2ce750,ndrew Waterman <aswaterman@gmail.com>, 2017-07-06 13:03:06 -0700,849, merge pull request 849 tlb memory system improvement,,
3443,e1cc0a0a0ee44ca71d07620db6a8022b6c83fcfb,ndrew Waterman <aswaterman@gmail.com>, 2017-07-06 12:03:24 -0700, , mask debug interrupt similarly interrupt 847 make single step exception higher priority debug interrupt,,
3444,b2351c5fbf8ba84f93f792aad973836fa84136f6,ndrew Waterman <andrew@sifive.com>, 2017-07-06 11:16:56 -0700, , use consistent casing,,
3445,be4eceec0d911c485db0fedf8104fd10fe7a11d4,ndrew Waterman <andrew@sifive.com>, 2017-07-06 00:26:32 -0700, , fix stupid probe bug,,
3446,90a7d6a34304bd3ca27206511f1cb727ad803760,ndrew Waterman <andrew@sifive.com>, 2017-07-05 23:53:52 -0700, , add tlb option,,
3447,438abc76d2edaf73ee6fb8bb354871e8f9df3326,ndrew Waterman <andrew@sifive.com>, 2017-07-05 23:40:52 -0700, , handle error cache error bit tag array report precisely access,,
3448,988caf5e34cb3ff698474804a80f0d83476a655b,egan Wachs <megan@sifive.com>, 2017-07-05 22:32:45 -0700,848, merge pull request 848 revert 839 bump firrtl revert bump firrtl,,
3449,029886d0d5f95e7df1c4df4eb0620b544aa13409,egan Wachs <megan@sifive.com>, 2017-07-05 21:13:47 -0700, , revert bump firrtl,,
3450,f6880555df0f4bf01a9cbdc26bac60125aed7ca9,ack Koenig <jack.koenig3@gmail.com>, 2017-07-05 14:59:58 -0700,839, merge pull request 839 bump firrtl bump firrtl,,
3451,734a178e4e2902e6d256bcb5725cf9863d63ac99,egan Wachs <megan@sifive.com>, 2017-07-05 13:52:26 -0700,846, merge pull request 846 travis delete cache update,,
3452,94262ea9508aece475e73899c62f1bf4869da6b4,egan Wachs <megan@sifive.com>, 2017-07-05 11:45:04 -0700, , update add header,,
3453,84c2bf550427a64e279438bdbe90ca3604738133,egan Wachs <megan@sifive.com>, 2017-07-05 11:40:36 -0700, , update clarify delete cache,,
3454,bb4452435fe0cc695020643556ebadd509be5f6a,ack Koenig <koenig@sifive.com>, 2017-07-05 10:44:18 -0700, , bump firrtl get const prop register name improvement,,
3455,ec9fbe26d825ba7e5426f3712b423667b26fb79a,ndrew Waterman <aswaterman@gmail.com>, 2017-07-04 16:20:11 -0700,843, merge pull request 843 tag ecc add tag ecc,,
3456,0ef45fac9b029af101ed7194188f27fdc20c7c4e,ndrew Waterman <andrew@sifive.com>, 2017-06-30 00:45:29 -0700, , add tag ecc,,
3457,e9752f76aeb118d370a00a0837b4f50493827267,ndrew Waterman <andrew@sifive.com>, 2017-06-28 15:24:58 -0700, , improve probe state machine reduce reliance s2_prb_ack_data due future ecc change shave cycle valid clean probe code cleanup,,
3458,85f37146d5e3d401b2c9758d1cb00b3f0e28d772,egan Wachs <megan@sifive.com>, 2017-07-03 15:31:41 -0700,842, merge pull request 842 fesvr multi bump fesvr multi core support,,
3459,ddd2b2236d0e647450457260258050d659fb1815,egan Wachs <megan@sifive.com>, 2017-07-03 13:23:27 -0700, , bump riscv tool riscv fesvr pick multicore fix,,
3460,3d28c0182d5c3d32cb70f2d92531b53e661cd94c,egan Wachs <megan@sifive.com>, 2017-06-28 23:10:00 -0700, , travis add branch whitelist master travis allows build branch update right process build always manually build master know riscv tool bumped rebuilds master cache hold riscv tool annoying error prone process requires extra admin permission change think leave build branch update get effect currently manually update master branch build master branch get build branch believe get build,,
3461,ee9789eb68abf135b4f73d9b9fffc569bcfa02df,ichard Xia <richardxia@richardxia.com>, 2017-06-30 18:50:49 -0700,840, merge pull request 840 fix dcache exception assignment order make sure dcache s2_xcpt data scratchpad case assigned initial assignment,,
3462,5b46350bc3e96da0859af9eda262c2aaccd8e1b5,ichard Xia <rxia@sifive.com>, 2017-06-30 17:44:16 -0700, , make sure dcache s2_xcpt data scratchpad case assigned initial assignment,,
3463,69ab3626ca57c9e6b6f60bc4d285420f84a25337,egan Wachs <megan@sifive.com>, 2017-06-30 16:05:32 -0700,837, merge pull request 837 plic_recode plic recode use knowledge,,
3464,8c92c50d8544d1d6e40b9cbcfaffc271924cdcc4,egan Wachs <megan@sifive.com>, 2017-06-30 14:25:09 -0700, , plic make assertion comment right,,
3465,f31ae008f39afc0ae341987fb413365a617c88a0,egan Wachs <megan@sifive.com>, 2017-06-30 14:15:26 -0700, , plic clean comment simplify checking,,
3466,76f8de75e35a805aba1bf877766095b2b6bc190e,egan Wachs <megan@sifive.com>, 2017-06-30 12:51:09 -0700, , plic comment tidying,,
3467,3da26b0aa8f8d776fa684fa03c72aef5a4313743,egan Wachs <megan@sifive.com>, 2017-06-30 12:32:58 -0700, , plic add assertion check one hot assumption,,
3468,85ac8d588cb2d5cde73ba92f14acb95b9ce29a9a,en Keller <bkeller@eecs.berkeley.edu>, 2017-06-30 11:50:40 -0700, , excise last instance run bmarks test 836,,
3469,237689b7999cf686dcbd4e19c8e6794ccfda2124,egan Wachs <megan@sifive.com>, 2017-06-30 11:06:27 -0700,838, merge pull request 838 more_plic plic use recoding technique complete well claim,,
3470,367d4aebe6df6192749a17860e0488efb37a9395,esley W. Terpstra <wesley@sifive.com>, 2017-06-30 10:15:53 -0700, , set complete unconditionally,,
3471,4e9f65b2ef0c8d1b90ab3a8088943ce06e01945f,esley W. Terpstra <wesley@sifive.com>, 2017-06-30 10:07:39 -0700, , simplify logic bugfix complete set unconditionally,,
3472,e8e709c941176462748840a9dd76741beb763177,egan Wachs <megan@sifive.com>, 2017-06-30 08:36:00 -0700, , plic use recoding technique complete well claim,,
3473,3dca2bc4a3d3cb7bad11d519f0ed5f3f8400793d,esley W. Terpstra <wesley@sifive.com>, 2017-06-30 01:07:29 -0700, , gah,,
3474,e43b7accf9882ee2279276b7e3142f46444704f8,esley W. Terpstra <wesley@sifive.com>, 2017-06-30 01:06:02 -0700, , fix compile error eliminate wasteful wire,,
3475,834bcf6b7e195be730aef74a78ffad3f8f30b397,egan Wachs <megan@sifive.com>, 2017-06-29 19:35:15 -0700, , plic simplify scala code,,
3476,eae4fe1469e22e467d286a79850041363750d452,egan Wachs <megan@sifive.com>, 2017-06-29 19:09:57 -0700, , plic recode use knowledge one interrupt claimed time,,
3477,e3c7bb3b1fbb46e5eff2322c9e618b45ec0b22e0,esley W. Terpstra <wesley@sifive.com>, 2017-06-29 19:07:12 -0700, , sram memorydevices use .reg .reg mem 835,,
3478,ae6971b6dba056539c2a0a862727c391944510ae,egan Wachs <megan@sifive.com>, 2017-06-29 13:38:20 -0700,834, merge pull request 834 resumereq race debug fix race resumereq resumeack,,
3479,0668f13d99c7a1a5ad1e5e8e23cf36483974acc2,egan Wachs <megan@sifive.com>, 2017-06-29 12:27:23 -0700, , debug fix race resumereq resumeack arbitrary dmi master fast clock running core slow clock race writing resumereq reading resumeack using jtag dtm doe occur practice clean running simulation fesvr future dmi master,,
3480,7dae3388e13ad8a3bed900e00b0c36199fee7e71,esley W. Terpstra <wesley@sifive.com>, 2017-06-29 00:18:19 -0700,830, merge pull request 830 flip dts idtim flip dts itim dtim reference,,
3481,5edc4546e3c00c198f8f8e057f4492e367967baf,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 21:40:01 -0700, , rocket add dtim itim ref cpu,,
3482,7d6f8d48f2d18c226f81c810d6e466b6de96f2ae,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 21:28:16 -0700, , revert rocket link dtim cpu reverts commit,,
3483,fbcd6f0eb2b874de818c8f4489dc4d0d48661743,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 21:28:08 -0700, , revert rocket link itim cpu reverts commit,,
3484,6e5a4c687f6c858ecb6498b662bc3e295daa7891,enry Cook <henry@sifive.com>, 2017-06-28 21:48:10 -0700, , diplomacy type connect always disables monitor 828,,
3485,992b480c74b5976ce8776432dca17c818b78b850,egan Wachs <megan@sifive.com>, 2017-06-28 21:28:51 -0700,825, merge pull request 825 debug_wfi debug wfi interaction,,
3486,5002d2accfb49d00e4d935ac40e3299339016d3f,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 17:45:06 -0700,827, merge pull request 827 dts improvement dts improvement,,
3487,39b06a917fadb75bb3546ce6faaf293060bc5914,egan Wachs <megan@sifive.com>, 2017-06-28 16:38:02 -0700, , bump riscv tool fesvr dont die,,
3488,66489ffa132512e405dd6b051bae1915a8c3f791,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 15:41:20 -0700, , rom sram add compatible field,,
3489,ca3030cba3e507f7d065f35f7ec8b5a1cc05af70,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 15:38:21 -0700,826, dcache fix gender inversion bug introduced 826,,
3490,02aa80a9580d334d8899580ce40521306e1ee4cf,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 15:12:46 -0700, , tlzero include version number,,
3491,48390ed604e12dbcb1b119cb2d4eb1c645ea8f7e,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 14:53:09 -0700, , rocket link itim cpu,,
3492,e6c2d446ccf85a409969e8b298fa5c6baca4ff4a,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 14:45:46 -0700, , rocket link dtim cpu,,
3493,3f6d5110cd575fded9f4e12a15162f9e39afa103,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 14:15:05 -0700, , rocket dtim dcache,,
3494,bca3db086637a97a0670c6bad633c8c0417a66cd,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 14:07:40 -0700, , diplomacy add rwxc permission also,,
3495,5436be54fff646b69c3e3248e937f0df51ad72f8,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 13:58:06 -0700, , periphery use simplebus mmio port,,
3496,171e1a4c0591bf07b154ba744fe30d655b846ff1,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 13:47:03 -0700, , diplomacy add simplebus describe bridge,,
3497,84dc23c215b8be4988296020ca6b7e9cbcfaf6f4,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 13:01:40 -0700, , device add reg name device,,
3498,0bf46edb6c4cb4fcc81ee3b17c022f23f8dc876e,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 12:40:43 -0700, , diplomacy support reg name dts output,,
3499,852f03282f01670fe31154c9f168193c7fe1f764,esley W. Terpstra <wesley@sifive.com>, 2017-06-28 12:00:44 -0700, , rocket give itim dtim compatible field driver match,,
3500,6c2b7706052725b6e04356dd7b004525103c672c,esley W. Terpstra <wesley@sifive.com>, 2017-06-07 13:49:51 -0700, , plic output address cell needed interrupt map interrupt controller,,
3501,936096dd42d9fec4c48deac8f9d47062e6e832e8,ndrew Waterman <aswaterman@gmail.com>, 2017-06-28 13:51:24 -0700,826, merge pull request 826 tlb2 various memory system improvement,,
3502,35b89d8023d40d23bbe0f781816b58f165225821,egan Wachs <megan@sifive.com>, 2017-06-28 13:36:53 -0700, , bump riscv tool fesvr die,,
3503,b9a934ae28b79ed42c3320ff91a29eb2e82a3bef,ndrew Waterman <andrew@sifive.com>, 2017-06-28 02:06:52 -0700, , support eccbytes,,
3504,8e4be40efc22126fa4a93a48e6817b09d77fa037,ndrew Waterman <andrew@sifive.com>, 2017-06-27 12:46:49 -0700, , propagate wb_reg_rs2 sfence asid would bug supported asids,,
3505,2077e4190b1d4c287b7612b0a1bf54f8bfdaa8f9,ndrew Waterman <andrew@sifive.com>, 2017-06-26 15:31:11 -0700, , make log sensible long latency operation show one write destination register two,,
3506,6f8fdff7627849f4547601324ab43a6657d8b9c5,ndrew Waterman <andrew@sifive.com>, 2017-06-21 00:44:36 -0700, , basic ecc support support ecc data tag support byte granularity,,
3507,61006001795700db3b169bf907b7b8ec05959d0e,ndrew Waterman <andrew@sifive.com>, 2017-06-21 02:19:13 -0700, , minor code cleanup,,
3508,9c78ac4d7833e6c41be01e0dae8f668777e22b32,ndrew Waterman <andrew@sifive.com>, 2017-06-21 01:35:41 -0700, , add grouped method augmenteduint like seq.grouped,,
3509,8989f5654c7c8c1cb8a260411c655c898b52e47d,ndrew Waterman <andrew@sifive.com>, 2017-06-21 00:44:13 -0700, , add swizzle method encoding,,
3510,3e04a99f6128e5448e785cde19d6d3db726acf60,ndrew Waterman <andrew@sifive.com>, 2017-06-08 17:44:48 -0700, , refactor frontend exception passing bundle leverage regularity add exception future need change much code,,
3511,cc2f87c2140c1ae8dd2db77cf2ae2920a7af515f,ndrew Waterman <andrew@sifive.com>, 2017-06-08 17:22:51 -0700, , forbid mode execution user memory http github.com riscv riscv isa manual commit,,
3512,8aa16a11f31208a6db4efa2561a1d7dd60ca4176,ndrew Waterman <andrew@sifive.com>, 2017-06-08 17:13:01 -0700, , reduce access energy refill width access width,,
3513,25f585f2a9eab302149a4da19bb74915cc9e4d55,ndrew Waterman <andrew@sifive.com>, 2017-06-08 11:21:44 -0700, , remove unused signal tlb interface,,
3514,d5f80df0ae093dfd7e9f02ae0229dfce85782408,ndrew Waterman <andrew@sifive.com>, 2017-06-07 18:15:33 -0700, , allow speculative refill cacheable region backpedaling shaving four cycle miss penalty obviously worth cost,,
3515,3fc75c27141c4fbcbede477de7e44a1095e884df,egan Wachs <megan@sifive.com>, 2017-06-27 17:40:58 -0700, , debug report unsupported consistently allow haltreq resumereq well,,
3516,e1fe0f245bdd13a5b90a3e77c681446dbd780298,egan Wachs <megan@sifive.com>, 2017-06-27 14:10:13 -0700, , debug reset debugint register none interrupt register,,
3517,136e4b6c27e460e3c98c56191b5c5167cbe00114,egan Wachs <megan@sifive.com>, 2017-06-27 13:39:44 -0700, , debug use consistent coding style reg init ... reginit,,
3518,3b9550ede38d833842086976f9b4c8e0872f3c84,egan Wachs <megan@sifive.com>, 2017-06-27 13:38:02 -0700, , debug correctly declare reg_debugint,,
3519,56839b2c625441db94268aaf1f6cf0989ca2fc9b,egan Wachs <megan@sifive.com>, 2017-06-27 13:34:55 -0700, , debug remove debuginterrupt dcsr longer part v13 spec,,
3520,665c2a349c921e5af239edd8861625faa02f4894,egan Wachs <megan@sifive.com>, 2017-06-27 13:31:29 -0700, , correct debug wfi interaction debug interrupt end wfi wfi end immedately single step wfi act like nop debug mode,,
3521,c9cfe46604ff61fddf923f9d6754cd5b2230069e,ihao Yu <yuzihao@ict.ac.cn>, 2017-06-28 02:22:08 +0800, , rocket rocket fix type mismatch 819,,
3522,8d07d0af381dae968552e0e3c15df7dd98dfbdac,ack Koenig <jack.koenig3@gmail.com>, 2017-06-26 18:47:50 -0700,820, merge pull request 820 bump firrtl bump firrtl get constant propagation improvement,,
3523,66f64a9759d45e2860c75abb9ae75a7f6129f4e5,esley W. Terpstra <wesley@sifive.com>, 2017-06-26 17:54:17 -0700, , tilelink2 toaxi4 interlock non fifo master 822 idcount implies one transaction inflight need interlock however stripbits possible non fifo master idcount case also need interlock,,
3524,e461e0f79628538388e6467fcba66a2a5950e221,ack <jack.koenig3@gmail.com>, 2017-06-25 23:59:40 -0700, , bump firrtl get constant propagation improvement,,
3525,72c46e6c05856cbdad0460a86c42c845b1ffe528,ndrew Waterman <aswaterman@gmail.com>, 2017-06-26 11:39:42 -0700,818, merge pull request 818 sashimi yzh faster verilator compile emulator makefile verilator add output split cfuncs flag,,
3526,fc85a3ce025117ca8c36484059469f7a6af1626a,ihao Yu <yuzihao@ict.ac.cn>, 2017-06-26 14:29:29 +0800, , emulator makefile verilator add output split cfuncs flag originally verilator generate large cpp file containing large function cost min compile using output split cfuncs large function splitted several function servral file greatly improve compile time make j32 compile time reduced min,,
3527,7a0655ae88eab8c03f27dc3d00df75ffcfe72536,esley W. Terpstra <wesley@sifive.com>, 2017-06-23 18:31:41 -0700,816, merge pull request 816 reduce axi queue reduce axi4 queue,,
3528,8ca6c109940bf51558e9dece3c3e945a58477bbf,esley W. Terpstra <wesley@sifive.com>, 2017-06-23 16:59:55 -0700, , tilelink2 toaxi4 strip low source bit converter place extra meta data low bit source example include tlfragmenter cachecork new argument make possible save axi4 space reclaiming bit upon conversion,,
3529,feecfb53edb4065c8648edcdda9fc45d3fcf04e5,esley W. Terpstra <wesley@sifive.com>, 2017-06-23 16:01:31 -0700, , axi4 deinterleaver need make unused axi,,
3530,9bea7c1c58a8bb6332e4fb805abd483ef6ef84e4,esley W. Terpstra <wesley@sifive.com>, 2017-06-23 12:13:48 -0700,815, merge pull request 815 reduce others reduce others,,
3531,2d8b2f4edde62381d2943bb2b9a52bd3dd420fb6,esley W. Terpstra <wesley@sifive.com>, 2017-06-23 00:28:05 -0700, , reduceothers remove constant balanced tree,,
3532,ad4b454b492d612db1254dc7bc3bd235141c8a9d,enry Cook <henry@sifive.com>, 2017-06-22 21:23:49 -0700, , isp passthru based edgesout edgesin 814,,
3533,48611266faa630e09fc37c0a0d800c4123239acf,esley W. Terpstra <wesley@sifive.com>, 2017-06-22 19:43:47 -0700, , diplomacy use reduceothers regmapper,,
3534,11d1cb02eb8b520138924cadbdeac1f365dd266c,esley W. Terpstra <wesley@sifive.com>, 2017-06-22 19:43:20 -0700, , util reduceothers produce nlogn cost ready valid logic,,
3535,1f18a37f01f1034b501a7f4c2edaaffb292d7186,cott Johnson <scottj@sifive.com>, 2017-06-22 13:33:15 -0700,813, merge pull request 813 scottj97 patch update readme rocket chip travis jenkins,,
3536,1f137cb9ff434b635149e1035fa428d81f9a8bef,ack Koenig <jack.koenig3@gmail.com>, 2017-06-22 12:34:41 -0700,800, merge pull request 800 ss2783 patch generatorutils support elaborate rawmodule,,
3537,aced18b3bbc7f1f499e3f903697afc56037f4615,olin Schmidt <colins@berkeley.edu>, 2017-06-22 12:07:09 -0700, , move rocc interface diplomacy tl2 807 move rocc interface diplomacy tl2 guard rocc arbiter prevent zero width wire,,
3538,bd803d278a7abe82664d713bfc230e58f6389653,cott Johnson <scottj@sifive.com>, 2017-06-22 10:16:10 -0700, , update readme rocket chip travis jenkins,,
3539,f1130b2faf4f7b67f6540966bd9e9c47d592b356,cott Johnson <scottj@sifive.com>, 2017-06-22 08:40:00 -0700,812, merge pull request 812 bump tool bump riscv tool get new riscv isa sim,,
3540,a7273bccbedfced7bfc189904bde662e1b4d35c8,cott Johnson <scottj@sifive.com>, 2017-06-21 22:34:25 -0700, , bump riscv tool get new riscv isa sim,,
3541,0fdaa286942a96220e19658a0a8a80f8ce8fee5f,enry Cook <henry@sifive.com>, 2017-06-20 19:24:28 -0700,811, merge pull request 811 isp tweak assorted change based isp use case,,
3542,bf431c0a53fb7eb61c7f2fe47c5004f8a49f136c,enry Cook <henry@sifive.com>, 2017-06-20 18:05:08 -0700, , groundtest fix test ram width,,
3543,2f2fe0a9736e675ac57c0ee2c55c54ca9efcb38b,esley W. Terpstra <wesley@sifive.com>, 2017-06-20 17:21:53 -0700, , clint ask know ntiles,,
3544,1c97a2a94c6874913f19370d3741cd76e9e4d6d2,enry Cook <henry@sifive.com>, 2017-06-20 16:11:57 -0700, , allow positionable plic clint change coreplex internal network name,,
3545,5552f2329425f771f9c916295b03346bbf2ba7e1,enry Cook <henry@sifive.com>, 2017-06-16 12:55:59 -0700, , tims explictly name generated address map,,
3546,6b79842e66d006cab055820563c226c3ba559435,enry Cook <henry@sifive.com>, 2017-06-15 18:09:23 -0700, , dcache left shift untagbits get tag always safe requirement coreplex 126,,
3547,7521050a48bad23abd7c2db21e3faed6824b2ae2,enry Cook <henry@sifive.com>, 2017-06-20 16:35:06 -0700,810, merge pull request 810 isp fix isp fix,,
3548,bb309e573f063188d05f9341651177da8470962f,esley W. Terpstra <wesley@sifive.com>, 2017-06-20 14:10:25 -0700, , tlsplitter special case case split necessary,,
3549,53f030c0371be788ec367012ec50d609522c3789,esley W. Terpstra <wesley@sifive.com>, 2017-06-20 14:03:01 -0700, , tlsplitter default policy roundrobin track commit,,
3550,1aa4f5ce3331518ad387d77aec9f9df21dbff1d4,esley W. Terpstra <wesley@sifive.com>, 2017-06-20 14:01:07 -0700, , tlsplitter qor improvement track commit,,
3551,f6e0dd12c8add3104c424611151a1e647ab38c07,esley W. Terpstra <wesley@sifive.com>, 2017-06-20 13:58:30 -0700, , tlsplitter used xbars track change made,,
3552,f396b4142dde8a7df48a5c744a08694f2c05a888,ndrew Waterman <aswaterman@gmail.com>, 2017-06-20 13:01:16 -0700,806, merge pull request 806 mulh improve integer mul div,,
3553,675f183dd212e491562de0f78d589ee4c02d4b4a,olin Schmidt <colins@berkeley.edu>, 2017-06-20 08:21:01 -0700, , refactor icache reusable frontends 808 refactor icache reusable frontends specifically one would like change fetch width number byte instruction,,
3554,a6d9884cc029c23347b7b17d36fec1e506e4ca14,ndrew Waterman <andrew@sifive.com>, 2017-06-19 12:07:19 -0700, , improve integer mul div signed integer multiplication latency deterministic would take extra cycle multiplier negative high part multiplication one cycle faster rv64 mulw take half many cycle mul positive remainder one cycle faster,,
3555,ff1f0170dc5eb131dfc30aa1e00f3f35b6df88ca,hreesha Srinath <ss2783@cornell.edu>, 2017-06-16 22:47:12 -0700, , changing systemverilog params verilog style 801 vivado 2016.1 synthesis support systemverilog string type parameter,,
3556,31415060fe90a59708fe36d31e30acfeb6fa2fd5,ichard Xia <richardxia@richardxia.com>, 2017-06-16 15:07:24 -0700,802, merge pull request 802 fix decode instruction ebreak check rvc declaring illegal instruction ebreak,,
3557,61c39da4753baabffbbfd179fce395df5c89cf73,ichard Xia <rxia@sifive.com>, 2017-06-15 19:49:59 -0700, , check rvc declaring illegal instruction ebreak,,
3558,d0f8cdd00c9e8ea130df6f6d052a0000c02bb31b,egan Wachs <megan@sifive.com>, 2017-06-16 07:31:56 -0700,804, merge pull request 804 travis attempt make build stage cache,,
3559,a89c0551b789d3932b6dd0bdcd4b7fe17b49fcb2,esley W. Terpstra <wesley@sifive.com>, 2017-06-15 23:04:17 -0700, , travis use travis_wait timeouts due inactivity,,
3560,30a3e3ef558c36b9977ed905cf00f7f17877c710,egan Wachs <megan@sifive.com>, 2017-06-15 21:31:15 -0700, , travis attempt make build stage cache first stage build riscv tool next stage build verilator,,
3561,93d423d202306a341efbec45c76ce7889bd76fb1,esley W. Terpstra <wesley@sifive.com>, 2017-06-15 15:56:14 -0700, , diplomacy optimize 798 make optimal circuit wider class range,,
3562,4059d9417f2d81c89f4e9cbb63506464f25251b5,hreesha Srinath <ss2783@cornell.edu>, 2017-06-15 14:33:02 -0700, , generatorutils support elaborate rawmodule,,
3563,d316aeb275dccf8b7272c15aece0e9a4acfea2ad,egan Wachs <megan@sifive.com>, 2017-06-15 13:55:46 -0700,799, merge pull request 799 bump riscv tool start multiple hart bump riscv tool pick fesvr allows starting hart,,
3564,5368ea60fe638530da47fe20a1ef82d8feae732f,enry Cook <henry@sifive.com>, 2017-06-15 13:07:19 -0700,757, merge pull request 757 isp port inter system port,,
3565,9a789fc0cf55ef9b2529dfafc48c44f8fe7c9a76,egan Wachs <megan@sifive.com>, 2017-06-15 11:05:07 -0700, , bump riscv tool pick fesvr allows starting hart,,
3566,2665a3eb2f3a1bd2141e5a843e3661c594f9a571,ack Koenig <jack.koenig3@gmail.com>, 2017-06-15 10:06:24 -0700, , bump firrtl 797,,
3567,c259e39fa3d23a7423e8e145f17cc3cfd33134ca,esley W. Terpstra <wesley@sifive.com>, 2017-06-14 15:58:29 -0700,796, merge pull request 796 buffer instance diplomacy bufferparams directly create queue,,
3568,1f8c4ba4ca3cb9f7ebb9aa1cf22a7420ef5dd846,esley W. Terpstra <wesley@sifive.com>, 2017-06-14 14:27:23 -0700, , coreplexnetwork force buffer coherence manager let create appropriate buffer matter need make sure buffer right place hierarchy hierarchical place route,,
3569,4a15d47061415ad28d6f132ebc464ef9c8373fc5,esley W. Terpstra <wesley@sifive.com>, 2017-06-14 13:45:12 -0700, , diplomacy bufferparams directly create queue,,
3570,36562ce48e0c5ec098e8da69fd681afe83cd7de9,esley W. Terpstra <wesley@sifive.com>, 2017-06-13 19:44:28 -0700,794, merge pull request 794 xbar debug deal lot source gracefully,,
3571,c85486e67ca9ea8899a7a5f987b634d2d5728052,esley W. Terpstra <wesley@sifive.com>, 2017-06-13 16:57:37 -0700, , travis give gcc slow build riscv tool,,
3572,b4b165112cc64354a31c834739576efc8155551d,esley W. Terpstra <wesley@sifive.com>, 2017-06-13 16:04:57 -0700, , put tlmonitor fragmenter slave edge largest number source bit far let exclude,,
3573,94f85e8bc877adb6cefda2abe45f95f834056c0e,esley W. Terpstra <wesley@sifive.com>, 2017-06-13 15:35:22 -0700, , tilelink2 tlmonitor create giant wire,,
3574,8264c0a77e1af7a5e6f61553f337c3f8179f1f4f,olin Schmidt <colins@eecs.berkeley.edu>, 2017-06-13 14:32:35 -0700, , add debug print xbar mapping,,
3575,8278d22fcd297964f24c2b5ccd2189f604d1546d,enry Cook <henry@sifive.com>, 2017-06-13 15:50:12 -0700,776, merge pull request 776 lazy raw module imp use simplify top level trait,,
3576,80a3278139bd422e4c6c45c4b34027cae38351ce,enry Cook <henry@sifive.com>, 2017-06-13 14:24:40 -0700, , travis travis_wait,,
3577,9bbde9767c5f4f0ad38841f653ac5340ab49939c,enry Cook <henry@sifive.com>, 2017-06-01 16:06:36 -0700, , rocketchip top level system multi module cake pattern layer instead standardized naming convention comment periphery mix testharnesses use new periphery helper method,,
3578,2e8a40a23f2baa20dc940f2804fc8f730b367fb7,enry Cook <henry@sifive.com>, 2017-05-02 01:36:38 -0700, , diplomacy allow lazymoduleimps based rawmodules multiiomodules add monitorbase class connect return type,,
3579,4a24e9a6c668c4b6ff8b8b324fd5dcb57555663d,ndrew Waterman <aswaterman@gmail.com>, 2017-06-09 18:27:19 -0700,792, merge pull request 792 fix fdiv fix fpu control bug div sqrt,,
3580,76af15a6ff88d3cf88133c0cc9c6d8e0c077eafd,ndrew Waterman <andrew@sifive.com>, 2017-06-09 13:35:38 -0700, , fix fpu control bug div sqrt examining stage control signal instead mem stage control signal refactored code group signal together sort bug likely going forward,,
3581,e69badb2054c6f66f64589acb1491a88c17b80b5,ndrew Waterman <aswaterman@gmail.com>, 2017-06-09 15:49:25 -0700,791, merge pull request 791 tlb fix reset regression,,
3582,8552c77972af9632be746767a9e0c84f9e79f81f,ndrew Waterman <andrew@sifive.com>, 2017-06-08 17:46:37 -0700, , fix reset regression 357 rely tlb response mask using s2_valid,,
3583,0812f9387da188ce2fd967721aaceea8887fe99a,ack Koenig <jack.koenig3@gmail.com>, 2017-06-08 17:39:21 -0400, , bump firrtl get performance bug fix 790 new feature include version bumping _rand instead _gen termporary variable used randomization printing full runtime,,
3584,5a4daebbcc023b507660d5edd967cc69a8869133,ndrew Waterman <aswaterman@gmail.com>, 2017-06-08 11:12:52 -0700, , minnum minimumnumber 766,,
3585,8cb250cfe6708962275e766c3dabc2ca95a2f54e,ndrew Waterman <aswaterman@gmail.com>, 2017-06-08 01:50:00 -0700, , fix fmul sign 789,,
3586,60c896b48c591b0df0d3452624421826d40f318d,eway Colin <colin4124@gmail.com>, 2017-06-08 01:40:13 +0800, , typo 786 typo,,
3587,d45fc0d67090ae9d8b6eebe031a090dba453ac95,ndrew Waterman <aswaterman@gmail.com>, 2017-06-06 00:46:03 -0700,785, merge pull request 785 fmul fix fix fmul sign zero,,
3588,f0a59a81c82ba9e3f4d9a3ee7ab327e5abbe239a,egan Wachs <megan@sifive.com>, 2017-06-05 18:21:07 -0700,783, merge pull request 783 plusarg_reader add ability add documentation string,,
3589,07ad9203ff67b612f8b0676ef87d6772bca8dd25,ndrew Waterman <andrew@sifive.com>, 2017-06-05 17:25:27 -0700, , fix fmul sign zero,,
3590,8d2e9a86318a1aa521a35271c638af4becb14967,egan Wachs <megan@sifive.com>, 2017-06-05 17:23:44 -0700, , merge remote tracking branch origin master,,
3591,87a5665e4312ee84d473b090da956fd33816ced8,esley W. Terpstra <wesley@sifive.com>, 2017-06-05 16:54:00 -0700, , axi4 block writes master outstanding read 782 axi4 block writes master outstanding read tilelink2 toaxi4 rename variable source like axi keep confusing tilelink2 toaxi4 improve stall circuit delay bother decoding axi compute stall,,
3592,7afd5e60704daaa13402a5f2eb53e493bc0a0a3b,egan Wachs <megan@sifive.com>, 2017-06-05 16:18:57 -0700, , remove unnecessary whitespace fix grammar,,
3593,8440c4b1c44e38de5b766c4e9f44d5b891a5cf67,egan Wachs <megan@sifive.com>, 2017-06-05 16:16:52 -0700, , plusarg_reader add ability add documentation string,,
3594,274d908d98617f928e47b192cc2f68a3f7ded512,olomatnikov <solomatnikov@users.noreply.github.com>, 2017-06-05 10:20:28 -0700, , changed tlxbar arbitration policy roundrobin 781,,
3595,efce8f06b8be5cdda53bf34fc1f295cf9b0ed748,ndrew Waterman <aswaterman@gmail.com>, 2017-06-03 03:58:52 -0700,769, merge pull request 769 new div sqrt incorporate new div sqrt unit,,
3596,16ecbdd5b298ca03646f9bb4b037e61cd8c6978b,ndrew Waterman <andrew@sifive.com>, 2017-06-02 14:52:52 -0700, , reduce fanout critical miss signal,,
3597,27b143013fccf27cd289f72f1588cca9086a457e,ndrew Waterman <andrew@sifive.com>, 2017-06-02 14:47:54 -0700, , improve itlb qor need check cacheability remove gate delay pmp path,,
3598,0ffb2c8baf2404f3503dc00b3fe0c821e9d8382a,ndrew Waterman <andrew@sifive.com>, 2017-06-01 02:22:18 -0700, , simplify improve qor shiftqueue,,
3599,8229bdee03ad2fdec94e313f1bd0a75f586561a2,ndrew Waterman <andrew@sifive.com>, 2017-05-31 14:57:56 -0700, , remove unboxing fma critical path,,
3600,7504b47bbe33b76f58fbe824d727b9b425f84c68,ndrew Waterman <andrew@sifive.com>, 2017-05-31 14:53:46 -0700, , improve code quality int unit,,
3601,84c4ae775f956639c0b522d09afa950780c681ee,ndrew Waterman <andrew@sifive.com>, 2017-05-30 16:51:35 -0700, , improve qor int conversion,,
3602,07968df183fa60d667d11d3bf8c8e996f837583a,ndrew Waterman <andrew@sifive.com>, 2017-05-30 16:51:21 -0700, , refactor classify,,
3603,6ecd58a977c2ddbebb46eb4d8993dec17ea62612,ndrew Waterman <andrew@sifive.com>, 2017-05-24 19:05:50 -0700, , incorporate new div sqrt unit,,
3604,b1917e79154bc97c03489c91b01f61181ae39b01,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 18:13:53 -0700, , coreplex add ispport trait add cross connect point,,
3605,81d372137a51b3f46b6b80b45ef81ebfc71c494d,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 17:55:57 -0700, , coreplex unconditionally insert splitter tile l1tol2,,
3606,d002cec6ac8238f709306ae91604722defa23157,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 17:46:13 -0700, , nodenumberer add adapter map inter chip fabric,,
3607,5a2a6b0386647039acc90dd42d69ce097d512c3c,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 17:29:22 -0700, , diplomacy add customnode type allows direct overload method,,
3608,fed1f53afadba00baccf2469cad1f3186cc31eff,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 16:09:57 -0700, , tilelink2 add tlsplitter used isp port,,
3609,a4bf678954e9be143eb2432599f8a213969d2de4,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 15:11:48 -0700, , tilelink2 fix latent xbar truncation bug introduced switched diplomatic seems lucky coincidence nothing run yet,,
3610,ce12a64f4b4fb74d40b3cab79d80fbc7e25c67a2,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 14:55:04 -0700, , tilelink2 support splitternodes,,
3611,de39af7f65c55f79884ecacbf93ef115b3ac84b3,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 14:48:00 -0700, , tilelink2 make xbar method reusable,,
3612,0a2a93c27dbf26f2d27f9750b2008a4d93084188,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 14:34:54 -0700, , diplomacy add new splitter node type,,
3613,c695237050dbace9003636fe72d7bec91460af14,esley W. Terpstra <wesley@sifive.com>, 2017-05-19 12:52:01 -0700, , diplomacy make resolution flexible,,
3614,4679545b60ca7f4def01bdafd330fc9f256555c6,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 20:41:26 -0700, , travis front load longer running test tolerate output 779,,
3615,cdbf67be68df712385568d18ed9be104c5ebf9bd,dwardcwang <edwardcwang@users.noreply.github.com>, 2017-06-02 18:53:14 -0700,774, add note wire jtag_mfr_id 778 close 774,,
3616,63b1f4f0478cfc127951f39fc0ef30c0b5c40722,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 18:52:55 -0700,777, merge pull request 777 print axi coreplex improve memory map axi map output,,
3617,e0741a2097e32b3811cf1303c9a3bc50456a9503,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 16:30:16 -0700, , axi4 map unused master source space,,
3618,6b7a9f0c953d38c9f0c2208abce0a2fdab61de9d,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 15:52:32 -0700, , revert bump firrtl get performance bug fix 772 reverts commit bump firrtl chisel library version,,
3619,80c63c0da69eeb61f1886c384c30a79044c86573,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 15:29:30 -0700, , rocket include hartid cache master name,,
3620,d25ad10592260eca4cc884fe17bd524a9ad1e432,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 15:09:35 -0700, , diplomacy require master name,,
3621,475ac93cdfe678b17b4c9ee23f5d18d2464e6acb,esley W. Terpstra <wesley@sifive.com>, 2017-06-02 13:53:22 -0700, , coreplex print memory map using dts also write json,,
3622,ae8734da053466e18c0f7fff13522ffca3aa96dd,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 23:25:26 -0700, , diplomacy report cacheability resourceaddress,,
3623,985d9750e6be56a90afe34e243bff792f081d3ca,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 23:01:10 -0700, , tilelink2 xbar qor improvement,,
3624,9317a0089665eca1ce52ee251524d8b48f4bc2ed,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 18:34:04 -0700, , tilelink2 toaxi4 sort print axi used,,
3625,38e6512c0fa90bf6746e0967cdbbb8cfd617fedb,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 17:16:48 -0700,775, merge pull request 775 unify end unify end,,
3626,eb14329c63deedfb13adc56c9dd16a62ea6921ff,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 15:29:45 -0700, , tilelink2 combine manager resource,,
3627,1f531b1593a4eefc86bc3682a8aaddadefe81390,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 15:26:04 -0700, , tilelink2 improve round robin arbiter qor,,
3628,5994714970c7c0ee5687e6c4c6701b5ad4372bd7,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 15:16:01 -0700, , diplomacy move manager unification meta data pma circuit already perform address unification qor gained throwing away true complete diplomatic address node information defer unification pretty printing dts address map,,
3629,0fe625c52f120a060b00b08ce004d3a663c240a5,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 14:59:53 -0700, , diplomacy improve pma circuit qor,,
3630,dfb6340927259de2cdb69834819afda85ad4e26b,esley W. Terpstra <wesley@sifive.com>, 2017-06-01 14:34:09 -0700,755, merge pull request 755 verilator plusargs verilator plusargs,,
3631,6a7e6ab3250fb1993e5e924b6eb609448e8032e5,esley W. Terpstra <wesley@sifive.com>, 2017-05-18 22:54:40 -0700, , plusarg_reader support verilator,,
3632,9eae1fa3775026550e2336e566b1a6397ac7f172,esley W. Terpstra <wesley@sifive.com>, 2017-05-18 22:52:28 -0700, , verilator bump version 3.904,,
3633,6124bf0cc244177fb151b0acd2cc360dbf8a1bc9,unsup Lee <yunsup@sifive.com>, 2017-05-31 07:45:46 -1000, , sort entire printed address map 773,,
3634,8e45dd9352c6b28ae396e2206c2e9011dad2eef6,ack Koenig <jack.koenig3@gmail.com>, 2017-05-30 20:21:29 -0700, , bump firrtl get performance bug fix 772,,
3635,8d04e0efb875abd212fdeea8e177309b96de06e3,egan Wachs <megan@sifive.com>, 2017-05-30 17:29:23 -0700,771, merge pull request 771 jtag_vpi_tab jtag vpi make work without debug_pp flag,,
3636,6aa13b4e0125d3d5cde06a036ca4a0a5c2bea585,egan Wachs <megan@sifive.com>, 2017-05-30 15:46:45 -0700, , jtag vpi make work without debug_pp flag,,
3637,f61e30763f020f1e9111c9be8a4007b55cfc5b0b,egan Wachs <megan@sifive.com>, 2017-05-26 15:51:43 -0700,768, merge pull request 768 flush_jtag_vpi jtag_vpi attempt aggressively flush simulator output,,
3638,e3e77d68e6b7affc24dca56622ab95b6b5abf55c,acob Chang <jchang@sifive.com>, 2017-05-26 13:11:15 -0700, , ptw doe require atomic memory operation take requirement 767 bug fix csr manifest compiling config extension,,
3639,04933720277e4681db68eeae8fc4a4ce4021cf4f,egan Wachs <megan@sifive.com>, 2017-05-26 11:48:45 -0700, , jtag_vpi attempt aggressively flush simulator output needed listener,,
3640,618468a06b0635f1fa20e5c63dbc4fc11ac9ac7e,ndrew Waterman <aswaterman@gmail.com>, 2017-05-24 21:38:56 -0700,764, make plusarg_reader default args work vcs 765 resolve 764,,
3641,dbc5e7c49460f99259f89fc11d979b906a307a4a,ndrew Waterman <aswaterman@gmail.com>, 2017-05-23 12:52:25 -0700, , add tlb miss performance counter 762,,
3642,b2b4c1abcd6526ed8aa44579ae71cda9bc16bb6e,ndrew Waterman <aswaterman@gmail.com>, 2017-05-23 12:51:48 -0700, , separate tag ecc data ecc option 761,,
3643,940614625e25b2e1414c7f81420262a029a6bb89,enry Cook <henry@sifive.com>, 2017-05-22 19:37:11 -0700, , tlcachecork unsafe flag _really_ unsafe 760,,
3644,7f1d3c445fbed98e4e16c508a23b92a90e349c3b,esley W. Terpstra <wesley@sifive.com>, 2017-05-18 22:49:59 -0700, , plusargs tilelink timeout detection command line 752 util plusarg give chisel access command line tilelink2 add progress watchdog monitor,,
3645,20704b1454361526300f470fa327d2f9219ba1f2,esley W. Terpstra <wesley@sifive.com>, 2017-05-18 22:20:21 -0700,753, merge pull request 753 debug_tests debug test,,
3646,24a533e77cfd976f3a71eb80f2c40b8f5ed5ead6,egan Wachs <megan@sifive.com>, 2017-05-18 13:10:22 -0700, , debug bump riscv tool pick correction gdbserver,,
3647,304e82486f07848805aa1c51823b2aa48084c3f2,egan Wachs <megan@sifive.com>, 2017-05-18 12:26:34 -0700, , debug update makefile openocd part riscv tool,,
3648,26194b307897b6a6f1bcb5c0887edd480498990e,egan Wachs <megan@sifive.com>, 2017-05-18 12:00:16 -0700, , bump riscv tool pick latest version debug test,,
3649,ada5439c3e3a59b473947e221e7cc84fe69e6333,olin Schmidt <colins@berkeley.edu>, 2017-05-18 18:46:29 -0700, , dont use env force cache 754,,
3650,55e8d28868ed97d47e73241ff111252ab3419afd,esley W. Terpstra <wesley@sifive.com>, 2017-05-18 14:14:54 -0700,747, merge pull request 747 try travis stage try using new travis staging feature,,
3651,d0c00eccb960a68b97225ae35a841686eef6d174,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-18 11:33:23 -0700, , cache transfer across sudo flag change,,
3652,617dd6fe1e6face5638793e535dd129348472d0f,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-18 11:06:43 -0700, , try travis suggestion jvm stage,,
3653,08eb7b04107d827e268700b1871b95f7a7232bad,ack Koenig <jack.koenig3@gmail.com>, 2017-05-18 10:54:30 -0700, , bump firrtl bug fix annotation propagation dce 751,,
3654,991a67ac688813afe700ebadd6c5ed11438aecc5,enry Cook <henry@sifive.com>, 2017-05-17 16:28:42 -0700,749, merge pull request 749 unit test speedup unit test speedup,,
3655,733ebbce0e47f257f234e2cec074ddc326902fd7,enry Cook <henry@sifive.com>, 2017-05-17 14:53:56 -0700, , update readme.md 748,,
3656,66d660ff60471821b98c2831c2fd836cad4afa38,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 14:41:04 -0700, , use yaml condense script replication,,
3657,748a48f667d1533cf8b70db57c80753a0fc27710,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 14:02:14 -0700, , unittest balance run time test,,
3658,bea24895076ca267ff6b640e03403619654382c4,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 12:17:08 -0700, , unittest make overall test duration configurable,,
3659,c8ba6b2febe9a0fa66d998f6da68186712c9fa89,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 11:56:01 -0700, , unittests accept configurable number transaction run,,
3660,f6f40b1442c3ed3051a9dd2172f306cefae08327,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 11:37:23 -0700, , unit test accept timeout override,,
3661,4acc3021583e5e8bcf28f0341f6dd610479a7394,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 11:26:11 -0700, , unittest disable xbar test regression covered test,,
3662,0c382204d4ef360958c25a84f17bffb370f7c347,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:38:52 -0700, , give stage,,
3663,62a54e6bdbd855808dd62230ef84fcd9ed36e5c9,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:36:49 -0700, , inline env matrix,,
3664,2f3e22aff61088c3c7049b3b9b21056a4c6c056f,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:34:11 -0700, , matrix outside job,,
3665,f3775cbbbf6d2a56052991a7097de38a91e02a22,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:31:13 -0700, , try moving matrix job,,
3666,dfabf68d9c85d0a2825b680c14a74ec6054dd554,enry Cook <henry@sifive.com>, 2017-05-17 12:28:46 -0700,746, merge pull request 746 fix bundle ref diplomacy provide connect access edge without bundle,,
3667,b7dc4155226dcfd6dec565676ef131231e857ea4,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:28:01 -0700, , maybe order deploy last,,
3668,b9fc169367b9039275bb333a18b2cea83d3368d5,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:24:41 -0700, , try another stage organization,,
3669,83a5230e914b9d43495c326962b9699726754b55,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 12:13:31 -0700, , change install script,,
3670,bce613ce38e91a39157d67be4bd54d6b9ca48cc6,olin Schmidt <colins@eecs.berkeley.edu>, 2017-05-17 11:58:09 -0700, , try using new travis staging feature idea let avoid building tool suite,,
3671,8c3736e0dc19f7ab6670a85a0d9917f7ff8b33cf,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 06:47:21 -0700, , tilelink2 remove ready valid fuzzer obsoleted tldelayer,,
3672,1f2236cdb3ac91512f08b80c4f4d76a3a1a47b01,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 06:46:07 -0700, , diplomacy appease jack removing unused 1st bundle argument,,
3673,f2d16d49c2c94c7255a0eb9385d2800a1a03bac0,esley W. Terpstra <wesley@sifive.com>, 2017-05-16 21:01:58 -0700, , tilelink2 widen tlmonitor interface unnecessarily,,
3674,191dad78009c808130b9d80807d1a2f95be301e9,esley W. Terpstra <wesley@sifive.com>, 2017-05-16 20:51:55 -0700, , diplomacy provide connect access edge without bundle forcing bundle exist early mess module ownership,,
3675,65053978dc51aabe87ca553e810c66888982a632,esley W. Terpstra <wesley@sifive.com>, 2017-05-17 06:28:37 -0700,745, merge pull request 745 tile xbar tile xbar,,
3676,d8996ea85f234e339836aac987df352000974663,egan Wachs <megan@sifive.com>, 2017-05-16 22:56:58 -0700, , empty commit force travis,,
3677,5f22e91a7fc828f7b2e552a7b6aebe2bfc0ec822,enry Cook <henry@sifive.com>, 2017-05-16 16:44:53 -0700, , rocc fix,,
3678,a19fc2549e650cbbc9661f26dc089fabb34322c3,enry Cook <henry@sifive.com>, 2017-05-16 16:12:01 -0700, , tile add tilebus xbar,,
3679,ad087dd18d16bd9ae027a1d7f85fe10d09b84821,esley W. Terpstra <wesley@sifive.com>, 2017-05-15 15:51:35 -0700,742, merge pull request 742 ucb bar true rational supporting true rational crossing,,
3680,3e2b477c0a840a4ae63bfe3587c8055d9f079d00,esley W. Terpstra <wesley@sifive.com>, 2017-05-14 15:11:29 -0700, , rational adjust comment add case,,
3681,2119df5a609362bc1b16a926f14f0c91bd8c6b94,esley W. Terpstra <wesley@sifive.com>, 2017-05-14 13:29:36 -0700, , vsrc add clockdivider3 used simulate unaligned clock,,
3682,05e7501e7a60211f82d58db3eb3cf001537831a5,esley W. Terpstra <wesley@sifive.com>, 2017-05-12 06:25:58 -0700, , build include chiselname give example using 738,,
3683,18725a05b0bcb678db16810a3c8bd003ff9af0cb,esley W. Terpstra <wesley@sifive.com>, 2017-05-12 05:32:57 -0700, , dts tweak 740 rocket report isa string rocket report micro architecture core,,
3684,a69fcd50ddac27468dba1a335d6fb39ab6e543d0,ack Koenig <jack.koenig3@gmail.com>, 2017-05-12 00:36:49 -0700, , bump firrtl add new global dce 741,,
3685,23706113c293d3ae5388a355734ce15622df84d9,almer Dabbelt <palmer@dabbelt.com>, 2017-05-11 21:04:33 -0700, , bump riscv tool get mcmodel medany fix 739,,
3686,5f3a4ada1bc7563effe27b326c516b53c0d9e539,enry Cook <henry@sifive.com>, 2017-05-09 11:12:17 -0700, , diplomacy add legalize method addressset,,
3687,3af40bff8b45d6977f98063024cf6cea7006e1f4,enry Cook <henry@sifive.com>, 2017-05-08 18:48:40 -0700, , tilelink better address masking fuzzing,,
3688,9720a53eae9229cbec7cecf658aa14050fc76679,esley W. Terpstra <wesley@sifive.com>, 2017-05-09 18:22:59 -0700,735, merge pull request 735 ucb bar early ack frag fix tilelink2 keep earlyack fragmenter source distinct,,
3689,3eaa973da71eefb7a01b75a37006c065fdb617fc,esley W. Terpstra <wesley@sifive.com>, 2017-05-09 16:34:29 -0700, , tilelink2 add earlyack regression,,
3690,3e7bdcbf5e66013bb453054a2eb7f783ff37a1a8,esley W. Terpstra <wesley@sifive.com>, 2017-05-09 16:37:36 -0700, , tilelink2 fragmenter ignore error valid,,
3691,43c9f5fe7e6b655696d5d531e85c9bbaaa757b3c,esley W. Terpstra <wesley@sifive.com>, 2017-05-09 16:29:21 -0700, , tilelink2 keep earlyack fragmenter source distinct,,
3692,19db0389b67cb101ade175f0b6f34ddbb8720d1d,almer Dabbelt <palmer@dabbelt.com>, 2017-05-09 09:34:47 -0700,732, merge pull request 732 ucb bar vectored stvec support vectored stvec interrupt,,
3693,3a9bbd7e58e91ea5fab29d08742599a6866ed68c,ndrew Waterman <aswaterman@gmail.com>, 2017-05-08 14:08:09 -0700, , merge branch master vectored stvec,,
3694,fd76f45f658f144c2efb936522834a7f0b2c1f1d,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 10:48:32 -0700,731, merge pull request 731 ucb bar axi zero width axi4 support axi4 lite properly,,
3695,2d8a49cc0637b500fd29df9201ecf44e4ce07bbd,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:56:45 -0700, , tilelink2 fragmenter client must request global fifo,,
3696,36f4584bb1d81ba91403b3af3bf48d6647570341,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:31:35 -0700, , axi4 test axi4 lite regression,,
3697,3209e588458308d0dfc46a5fd358b5b19e4f9521,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:30:40 -0700, , axi4 sram support userbits,,
3698,db76ff2d8689f96ba344106d3f07915755f4305b,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:07:45 -0700, , axi4 deinterleaver must gather also single order guarantee complete sent without sinking deinterleaver must job even axi lite,,
3699,8fc27b0bf21cfaaf50425a802bdb786f79f8c7ad,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:03:07 -0700, , axi4 idindexer single doe imply response interleaving slave may never send process thus read response interleaving still interleaving break axi4totl,,
3700,4847c3259993eafbc2dcd833298cc14c84d2dcfc,esley W. Terpstra <wesley@sifive.com>, 2017-05-08 00:00:40 -0700, , tilelink toaxi4 must interlock till last beat axi4 make guarantee burst handled atomicly thus could part way read burst suddenly write cut ahead visible later violating fifo,,
3701,8169ba64116c3ec6f0552634ca2e1ec29203565c,esley W. Terpstra <wesley@sifive.com>, 2017-05-07 13:10:51 -0700, , axi4 idindexer handle width,,
3702,7eefc12705f76f96746472b61fc3559e44b946ed,ndrew Waterman <andrew@sifive.com>, 2017-05-07 15:14:51 -0700, , support vectored stvec interrupt http github.com riscv riscv isa manual commit,,
3703,c6135a02dfd88265313c442aaee377b2a7cabb66,ndrew Waterman <andrew@sifive.com>, 2017-05-05 15:17:35 -0700, , revert rocket hard wire uxl sxl field reverts commit waffled matter priv spec http github.com riscv riscv isa manual commit,,
3704,dd1546fd6903b78e28d062fd165704281bb6a49c,ndrew Waterman <andrew@sifive.com>, 2017-05-05 14:42:14 -0700, , check ppn lsbs superpage ptes http github.com riscv riscv isa manual commit,,
3705,431e726c29cc95e7a92c0fc1e66261c1c2815a47,unsup Lee <yunsup@sifive.com>, 2017-05-04 01:42:48 -0700,727, merge pull request 727 ucb bar fix axi2tl timeout wes fix axi2tl timeout writes backed,,
3706,1b3b228790aa4b10916198be2236cf9d2a5690b2,cott Johnson <scottj@sifive.com>, 2017-05-03 19:29:47 -0700, , itim support putpartial,,
3707,398600d4dad56fd200e0df41f21b762113bba1e3,ndrew Waterman <andrew@sifive.com>, 2017-05-04 00:24:13 -0700, , interlock prevent itim hazard tl.a.valid tl.d.valid tl.d.ready,,
3708,1cc665717d22432c9b1584d7aebe9f26ed457ea3,cott Johnson <scottj@sifive.com>, 2017-05-04 00:07:08 -0700, , wes fix axi2tl timeout writes backed,,
3709,e21b74c23251b67481725a53bd98f424c99c1dae,ndrew Waterman <aswaterman@gmail.com>, 2017-05-03 18:48:49 -0700,724, merge pull request 724 ucb bar rvc speculative fix rvc uncacheable instruction memory performance bug,,
3710,fa6ecdf813d18b23dc175a9e056a53329db653db,ndrew Waterman <andrew@sifive.com>, 2017-05-03 17:52:06 -0700, , fix rvc uncacheable instruction memory performance bug incomplete fix sometimes requesting pipeline replay necessary,,
3711,7b3d87a2e64ca25584f8b38920dfbfc801451de5,enry Cook <henry@sifive.com>, 2017-05-03 16:30:10 -0700,723, merge pull request 723 ucb bar fuzz range allow fuzzing range overridden,,
3712,1f1240baf1a4b223a49f8a4261b3452f5d5ce597,enry Cook <henry@sifive.com>, 2017-05-03 15:29:14 -0700, , fuzzer allow fuzzing range overridden,,
3713,cd547fabbde7df224f024d1a9273cbe6b78ca9f2,enry Cook <henry@sifive.com>, 2017-05-03 11:25:24 -0700,695, merge pull request 695 ucb bar pipeline mmio pipeline axi4 mmio,,
3714,f8c92d26699c5f55a017e5e2e2220a8d887da755,egan Wachs <megan@sifive.com>, 2017-05-03 08:37:12 -0700, , merge branch master pipeline mmio,,
3715,4efcb5a1390700f70b2140106ddd521576b9d4c1,ndrew Waterman <aswaterman@gmail.com>, 2017-05-03 07:54:46 -0700, , increase frontend decoupling 722 reduce pathological rvc stall,,
3716,05ca88fb47fa3985b5c0e7d89ff20a6c2713f85c,enry Cook <henry@sifive.com>, 2017-05-03 01:59:59 -0700, , merge branch master pipeline mmio,,
3717,922a8ef5e0db89638c70ea223019474415d5a009,egan Wachs <megan@sifive.com>, 2017-05-02 19:24:19 -0700, , correct seip,,
3718,4dd3345db2b366b05f235a90d9c26ecaa27326c1,enry Cook <henry@sifive.com>, 2017-05-02 16:23:26 -0700, , merge branch master pipeline mmio,,
3719,1ecd63611fa56f646232ed1338f5497fad75c35c,unsup Lee <yunsup@sifive.com>, 2017-05-02 15:42:28 -0700,718, merge pull request 718 ucb bar dtim putpartial add putpartial support dtim,,
3720,3a1a37d41b874ad265f1403e8bcbb7dd87c30299,ndrew Waterman <andrew@sifive.com>, 2017-05-02 03:04:41 -0700, , support putpartial,,
3721,938b089543c3b27d50bd13e41be82363b4e423ae,ndrew Waterman <andrew@sifive.com>, 2017-05-02 01:59:47 -0700, , remove legacy device use amoalu going change amoalu api removing dependent dead code,,
3722,f8151ce786d63947c80eb13ceed29be1acd8decd,ndrew Waterman <andrew@sifive.com>, 2017-05-01 17:36:39 -0700, , remove subword load muxing,,
3723,044b6ed3f92439ddee20fb4cd78eae0e2eda3f5b,ndrew Waterman <andrew@sifive.com>, 2017-04-30 02:22:19 -0700, , improve logical ops amoalu integer alu shave muxing,,
3724,f49172b5bc052622202ce5254d2ae38227a5773a,ndrew Waterman <andrew@sifive.com>, 2017-04-29 16:47:49 -0700, , support byte halfword atomics,,
3725,fe280187a1fe645222a560351c909bb157be893e,esley W. Terpstra <wesley@sifive.com>, 2017-05-01 22:52:33 -0700, , axi4 fragmenter cut input channel ready axi4 forbids input lead combinationally output.for axi4totl direction front load cut .readyaxi4totl make channel irrevocable,,
3726,3d06f01a2cea7bdab4e36ef3af735f4cbb7aae61,esley W. Terpstra <wesley@sifive.com>, 2017-04-28 08:41:31 -0700, , rocket turn early ack itim,,
3727,58a4529cc52aec640e85a75f3b9c7e4839f73db3,esley W. Terpstra <wesley@sifive.com>, 2017-04-27 17:55:51 -0700, , axi4 last missing piece safe fifo ordering,,
3728,b0b5601e8d8cc4aa9bb7ff02a49a4a27b961794a,esley W. Terpstra <wesley@sifive.com>, 2017-04-27 16:21:01 -0700, , axi4 totl correct error handling illegal awaddr 0x2 bit bus remapping aligned address error device may make mask inconsistent address size,,
3729,661015a78d6cefada1c07e126faec6f49dd7c20a,esley W. Terpstra <wesley@sifive.com>, 2017-04-27 14:40:49 -0700, , axi4 switch arbiter round robin,,
3730,976af7a8c7f69251328624be09a322d0197d0f76,esley W. Terpstra <wesley@sifive.com>, 2017-04-27 13:21:25 -0700, , tilelink2 better width inference left right,,
3731,40f18e6e430efd942339e2f8576778c542543a22,esley W. Terpstra <wesley@sifive.com>, 2017-04-26 20:49:18 -0700, , diplomacy optimize idrange overlap detection,,
3732,30f1f1e7c7b72e97fc57b08b0adf75a353370bca,esley W. Terpstra <wesley@sifive.com>, 2017-04-26 17:42:04 -0700, , rocket turn early ack dtim,,
3733,6ee69454c3d964ccd3b5990066f12d2dbf78b9d6,esley W. Terpstra <wesley@sifive.com>, 2017-04-26 17:39:57 -0700, , tilelink2 fragmenter support early ack,,
3734,e09fa866b7a3941f51a5c3e877c33a1c6e1a7290,esley W. Terpstra <wesley@sifive.com>, 2017-04-26 16:48:35 -0700, , tilelink2 fifofixer change client request status client fifo doe matter downstream fifofixers still present legitimate single domain client care,,
3735,b040a462c955cc18084df0cc0d2b8d07bb985594,cott Johnson <scottj@sifive.com>, 2017-04-26 16:46:57 -0700, , wes change remove user bit external axi interface add cycle latency make sure external axi compliant,,
3736,a71f708dc79b5d8be158d9c48d73b30c5daa1711,esley W. Terpstra <wesley@sifive.com>, 2017-04-26 13:18:55 -0700, , rocketchip move error device 0x3000,,
3737,d27e1928dd86fd0244390885b936c470d29207f0,esley W. Terpstra <wesley@sifive.com>, 2017-04-25 18:49:33 -0700, , axi4 make maxflight per master parameter,,
3738,e1a072a644d4fb93200fcaddcbaeec941f4908af,esley W. Terpstra <wesley@sifive.com>, 2017-04-25 17:56:06 -0700, , axi4 massage test case shape,,
3739,9f08c484bdc868f16138bc188cd79261620960cc,esley W. Terpstra <wesley@sifive.com>, 2017-04-25 17:55:06 -0700, , tilelink2 toaxi4 provide fifo order semantics,,
3740,61a6f94196b8a4aee3457d42852992d963f927f5,esley W. Terpstra <wesley@sifive.com>, 2017-04-21 17:13:51 -0700, , axi4 get unit test legal,,
3741,bf5cb396b956a93d9f6f49171544c46cb8282e65,esley W. Terpstra <wesley@sifive.com>, 2017-04-21 17:13:09 -0700, , rocketchip relax mmio interleaving requirement,,
3742,24f577c156f1fa0bb3f5c76319cb4827b279a8e4,esley W. Terpstra <wesley@sifive.com>, 2017-04-21 17:12:35 -0700, , axi4 deinterleaver ensures channel doe change till last,,
3743,b4188ee62599e570142960f9f9b014f1910e89b7,esley W. Terpstra <wesley@sifive.com>, 2017-04-21 12:30:41 -0700, , axi4 totl supporting pipelined mmio,,
3744,ca2cb033cdb6ffae09290f5c4ebfd8ad207ca198,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 18:54:50 -0700, , rocketchip fix axi4 fragmenter,,
3745,e100a943eabe32851067ffc780b0d85fbe0fb724,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 15:20:20 -0700, , axi4 simplify fragmenter using user bit,,
3746,7a1d107c9ec88993a58b4e925f277c7e326b88e4,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 12:09:02 -0700, , rocketchip include errorslave default,,
3747,641a4d577af5b8c0bcaf88d7f446316851dc71ee,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 11:49:07 -0700, , tilelink2 error device returning error demand,,
3748,a580b17ece03f786a815e581c333ac4bde9d21a1,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 11:20:16 -0700, , axi4 idindexer reduce number needed,,
3749,06efc01d96e40c425c79cdfc92dd7de3b9a1e001,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 17:32:49 -0700, , axi4 adapter remove user bit,,
3750,f1217519f109da8de1dd0cd9f9a2aa7e3af4572e,esley W. Terpstra <wesley@sifive.com>, 2017-04-21 16:59:59 -0700, , axi4 registerrouter concurrent response illegal axi,,
3751,5163ccd11f4b84fb4c16b6df2c8299811f6c22ae,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 17:58:07 -0700, , axi4 registerrouter support user bit,,
3752,de6ea9b44249a82f5ce3d820f7d8cf6f12009d3a,esley W. Terpstra <wesley@sifive.com>, 2017-04-20 17:43:41 -0700, , axi4 support user bit sram,,
3753,396ecacda4105b77b57fb222b1f0611bcff87ccf,esley W. Terpstra <wesley@sifive.com>, 2017-03-17 17:06:04 -0700, , axi4 add optional user bundle field,,
3754,d6e69066a59e20c614ac0c89ba7dac66fb06a9c7,ndrew Waterman <aswaterman@gmail.com>, 2017-05-01 17:41:25 -0700, , fix itim load 716 incorrectly set ready signal caused bad data read ram,,
3755,dd85d7e0a0c9e7bceb269350639537f3f293de34,ndrew Waterman <andrew@sifive.com>, 2017-04-28 15:02:21 -0700, , raise io.resp.valid io.s1_kill high previous cycle solomatnikov found bug manifest rocket frontend mask io.resp.valid s2_valid,,
3756,d67738204f7772cf93aac593aba0bb7d8f645f2b,egan Wachs <megan@sifive.com>, 2017-04-28 14:49:24 -0700, , interrupt pessimistic synchronization 714 interrupt pessimistic synchronization different interrupt type issue interrupt number assignment interrupt allow option synchronize external interrupt coming plic interrupt realized abstract thought scala interrupt use consistent async periph core ordering interrupt properly condition external interrupt interrupt clint also synchronous periph clock,,
3757,9b688ce7e25c985be6c07b089be73529d724561c,ndrew Waterman <aswaterman@gmail.com>, 2017-04-28 02:55:01 -0700,707, merge pull request 707 ucb bar itim itim,,
3758,7416f2a17e081dd0d065bde96b12dd3caa33778a,ndrew Waterman <andrew@sifive.com>, 2017-04-28 02:10:33 -0700, , unbreak groundtest,,
3759,8fd5ecdff8c2609f60a93b411d2c43a81f7452c0,ndrew Waterman <andrew@sifive.com>, 2017-04-27 19:46:39 -0700, , set mmio load without affecting qor,,
3760,7c70aa593e3757036eaa9ea7bf2bad609e7bd99b,ndrew Waterman <andrew@sifive.com>, 2017-04-27 19:35:20 -0700, , minor stylistic qor improvement plic,,
3761,3d0ed80ef6eac67938f831b46295a783439d3334,enry Cook <henry@sifive.com>, 2017-04-27 15:22:52 -0700, , new parameter resetvectorbits maxhartidbits,,
3762,bdb526a9f0cc7be7f1c7bd0c8214185c4a86ca72,enry Cook <henry@sifive.com>, 2017-04-27 14:51:28 -0700, , coreplex defaultcoreplex rocketplex,,
3763,99de42d34c5563050e2c07b2af67663e59a50581,ndrew Waterman <andrew@sifive.com>, 2017-04-27 15:30:02 -0700, , swap order itim widthwidget fragmenter accidentally reversed,,
3764,8c10caeef9ba773afb537c83f0ecb0bb8cbf268d,ndrew Waterman <andrew@sifive.com>, 2017-04-27 14:31:50 -0700, , express pmp mask generation incrementer adder apparently always pick idiom use instead,,
3765,e99fa057ac3c1270ccde26e8cdba08ec2599beee,enry Cook <henry@sifive.com>, 2017-04-27 14:02:05 -0700, , cleanup scratchpad node,,
3766,b2b4725522c7d69b81204d98eb98a0683eda5410,ndrew Waterman <andrew@sifive.com>, 2017-04-26 22:43:00 -0700, , fix zero width wire issue itim disabled,,
3767,e23ee274f6d6047e3827d36c1c2c5ba86a12f594,ndrew Waterman <andrew@sifive.com>, 2017-04-26 20:11:43 -0700, , size hartid field ntiles xlen,,
3768,dc753bfa956aff98864f46aecab0500b14124918,ndrew Waterman <andrew@sifive.com>, 2017-04-26 18:24:39 -0700, , fix elaboration itim disabled,,
3769,80d826b94a9555a28690477ab755b5e8df4c777e,ndrew Waterman <andrew@sifive.com>, 2017-04-26 15:54:43 -0700, , make dtim deduplicatable,,
3770,418879a47f14da45871a5a59049d524b92a188ce,ndrew Waterman <andrew@sifive.com>, 2017-04-24 17:14:23 -0700, , add instruction tightly integrated memory,,
3771,ee6702e5e007ee1fd291c79309a5f6cb8389b6a0,ndrew Waterman <andrew@sifive.com>, 2017-04-26 12:19:21 -0700, , support indexing entry seqs zero width wire special case close 706,,
3772,2e23d4663100402850057fcb67e450fb68816a13,ndrew Waterman <andrew@sifive.com>, 2017-04-25 20:18:13 -0700, , use val instead def ecc calculation allows nicer looking code avoid generating lot redundant node,,
3773,635f119422b7a5ab2749914b8e78c9b10f590065,enry Cook <henry@sifive.com>, 2017-04-26 16:47:49 -0700,709, merge pull request 709 ucb bar bump hardfloat bump hardfloat,,
3774,ebe27614d2b7e3332ca778966a33925ad7139dbd,enry Cook <henry@sifive.com>, 2017-04-26 15:37:29 -0700, , bump hardfloat,,
3775,0a9f632cb0912f18b835dc21fddbedd7bf070dcf,enry Cook <henry@sifive.com>, 2017-04-26 14:32:10 -0700,708, merge pull request 708 ucb bar debug_busy_data debug prevent writes data progbuf busy,,
3776,7ad4cc36f7d42b53ef1f3b88d99af48875e0ef21,egan Wachs <megan@sifive.com>, 2017-04-26 11:11:21 -0700, , debug prevent writes data progbuf busy,,
3777,e9db531e81d0f7650861a15c4203baf23276ac2e,egan Wachs <megan@sifive.com>, 2017-04-25 20:20:27 -0700, , point riscv tool readme dependency 705 pointed point master branch people get correct list dependency,,
3778,1bdb24700231d3c10253a92f01456379c956d6dd,enry Cook <henry@sifive.com>, 2017-04-25 17:43:28 -0700,697, merge pull request 697 ucb bar add narrowdata option asyncqueue,,
3779,7f5f1c7631c5dd8b5d94c8788763576c6a44e335,enry Cook <henry@sifive.com>, 2017-04-25 14:58:11 -0700, , merge branch master,,
3780,95591cc60843be9cf46b0da475fc9f790842567c,enry Cook <henry@sifive.com>, 2017-04-25 14:57:58 -0700,704, merge pull request 704 ucb bar verbose require miscellaneous uncore cleanup,,
3781,9bb0d923811003ae08c2f2f2f72f208e8d270eac,enry Cook <henry@sifive.com>, 2017-04-25 11:23:22 -0700, , merge branch master,,
3782,60d71efa366ba8d4aebe2b173886193274ce6d34,enry Cook <henry@sifive.com>, 2017-04-25 11:10:19 -0700, , ahb make hreadyout fuzzing sram parameter,,
3783,ca435c2f40e1a507d45395ec61c6d6e2f7dfac44,enry Cook <henry@sifive.com>, 2017-04-25 11:09:09 -0700, , uncore verbose requires,,
3784,f3ab23d0681d01db9de480450b679e1729153247,esley W. Terpstra <wesley@sifive.com>, 2017-04-25 09:18:41 -0700, , dcache fix stupidly wrong crossing comparison 703,,
3785,4807ce7cedae3a3394f9aae9349a8faa67011af0,esley W. Terpstra <wesley@sifive.com>, 2017-04-24 23:28:04 -0700, , dcache put flow absorb back pressure without restarting pipeline 701 dcache put flow absorb back pressure without restarting pipeline used pipelined mmio doe come cleanly first beat work second beat get stalled pipeline restarted quick hacky test absorb beat perhaps better fix made achieve effect dcache provision stage possible,,
3786,9c1d12696552c70313c0c0ba22fef49287187d88,esley W. Terpstra <wesley@sifive.com>, 2017-04-24 19:12:37 -0700, , allow speculative fetch uncacheable memory hit 700 aswaterman,,
3787,11ff4dfbb9bf3702a6113990907e021442618685,esley W. Terpstra <wesley@sifive.com>, 2017-04-24 15:58:33 -0700, , rocket seip int present enabled 699,,
3788,d0f3004097336bfff9222bf7e472308c159e7a12,esley W. Terpstra <wesley@sifive.com>, 2017-04-24 15:13:58 -0700, , tilelink2 help tool save register widthwidget 691,,
3789,65928dc6a0779f3f89fffcfbc7aa6d2fbda1b23e,ndrew Waterman <andrew@sifive.com>, 2017-04-24 01:16:21 -0700, , push auipc jalr,,
3790,36a79719759bb5c5c0115b90f440d090ae2ea51b,ndrew Waterman <andrew@sifive.com>, 2017-04-22 22:13:40 -0700, , bypass scoreboard reduce mmio latency,,
3791,845e6f7458d1e5f04bb0c6117007eeb47097fb9a,ndrew Waterman <andrew@sifive.com>, 2017-04-22 22:12:26 -0700, , filter duplicate test suite botched refactoring,,
3792,f2d4cb8152218ff6ce2c01d7ba4bb90ccd01a1b2,ndrew Waterman <andrew@sifive.com>, 2017-04-22 21:35:19 -0700, , update speculatively fetch stage,,
3793,3b2c15b64890c17de30085f67a35c0a85aab6f2c,ndrew Waterman <andrew@sifive.com>, 2017-04-21 18:01:56 -0700, , use tininess rounding fpu,,
3794,c36c171202aedc1c78568aa234c1751a23e23be2,ndrew Waterman <andrew@sifive.com>, 2017-04-21 18:01:32 -0700, , use correct interrupt priority order,,
3795,bf861293d968ff16712b6950996b15656c167c2b,ndrew Waterman <andrew@sifive.com>, 2017-04-21 18:01:09 -0700, , add shiftqueue use,,
3796,d24d8ff84badd3bf10303598db415d429ef331ff,ndrew Waterman <andrew@sifive.com>, 2017-04-19 16:51:39 -0700, , stall frontend making easier add feature later,,
3797,061a0adceb26a9f539bc12b8d57dfcb1477df280,ndrew Waterman <andrew@sifive.com>, 2017-04-18 17:55:04 -0700, , fetch smaller parcel,,
3798,0aa8f7d61dfc7d283056547403034c0cd6362a23,en Keller <bkeller@eecs.berkeley.edu>, 2017-04-21 16:31:17 -0700, , add narrowdata option asyncqueue option reduces number wire cross clock boundary useful feature clock boundary coincides voltage boundary case number level shifter reduced however introduces path cross sink source sink domain option disabled default,,
3799,c72b15f2a09c55845425dcf63248adb62e38c1ba,egan Wachs <megan@sifive.com>, 2017-04-21 14:49:48 -0700, , require statement make rtfc,,
3800,458d80cb189eca90dd9ef7f79c7f22525d223d27,ndrew Waterman <andrew@sifive.com>, 2017-03-31 11:38:29 -0700, , verilator rename start dump start match vcs,,
3801,2faf8ea239949eb8ee8eb23b43d3a2fe6959174a,ndrew Waterman <andrew@sifive.com>, 2017-03-31 11:37:37 -0700, , add dump start option vcs start dumping waveform cycle control stop cycle max cycle,,
3802,54820e094da58a68b2fb4a5ea4858bcd3f9b6586,enry Cook <henry@sifive.com>, 2017-04-20 13:18:39 -0700, , make require statement diplomacy verbose 693 diplomacy add verbose requirement bump firrtl,,
3803,ef8a8197639d710741c80b908f2ce9509d6b43e6,enry Cook <henry@sifive.com>, 2017-04-20 11:28:00 -0700, , miscellaneous periphery improvement 689 fifofixer work around zero width wire single source periphery sourceshrinker take maxinflight parameter,,
3804,9002e7e53299598027f41b95dba1666310923699,egan Wachs <megan@sifive.com>, 2017-04-20 09:18:39 -0700, , debug debug module need handle dmi nops even dtm send,,
3805,cc7f0a5b7ae67a008d09c13d9eb32b7166ccb74f,egan Wachs <megan@sifive.com>, 2017-04-19 14:07:21 -0700, , debug whitespace cleanup,,
3806,5934779082642e53fc1cb52ae628261d805dc05b,egan Wachs <megan@sifive.com>, 2017-04-19 13:56:47 -0700, , debug clean validreg assertion,,
3807,0c013a56c03e25871f48e0b97a5d35082c9828b7,egan Wachs <megan@sifive.com>, 2017-04-19 13:17:22 -0700, , debug make dmi nops really nops simplifies design cdc issue,,
3808,67404a665b723642d35a076bf20555968f04ca87,ndrew Waterman <andrew@sifive.com>, 2017-04-19 16:52:23 -0700, , using cache legal even cacheable memory,,
3809,1be13d6b4c2679e8890eca51447ace26380cd264,egan Wachs <megan@sifive.com>, 2017-04-19 19:44:51 -0700, , plic avoid hazard enable claim enforce concurrency,,
3810,3dfd58407506b914cf3159f4069560f8993652ed,egan Wachs <megan@sifive.com>, 2017-04-19 18:57:23 -0700, , regmapper remove pipe regmapper queue pipe device declare concurrency actually accept transaction cycle complete previous one unexpected behavior,,
3811,b4d17c76d152084c5aba676bb45252c3657c8f34,esley W. Terpstra <wesley@sifive.com>, 2017-04-19 16:16:05 -0700, , coreplex make rational synchronous crossing configurable 688,,
3812,408107447c1376938471a512881d21a67d54d18c,egan Wachs <megan@sifive.com>, 2017-04-18 21:41:52 -0700, , debug dmi response busy zero error 685,,
3813,d82a0dc23158cbc0231065b3243a770d9ed513ff,ndrew Waterman <andrew@sifive.com>, 2017-04-17 23:48:30 -0700, , mitigate exception critical path yet,,
3814,c99ce7ce5dbd082961d0c27546cfb618caf84a9e,ndrew Waterman <andrew@sifive.com>, 2017-04-17 22:42:16 -0700, , report exception nacked access,,
3815,5934c7b4b91c0e19d4f8f7ae8baa6ec034d59391,ndrew Waterman <andrew@sifive.com>, 2017-04-17 21:31:06 -0700, , fix description test suite,,
3816,a956b78dd21d604c9bf60818c92b71b2d38a4d5d,ndrew Waterman <andrew@sifive.com>, 2017-04-17 20:44:29 -0700, , tlbpermissions merge across region type care whether side effect,,
3817,6de6f38894a6bd221b82d4eb94a15193053b4806,ndrew Waterman <andrew@sifive.com>, 2017-04-14 23:57:32 -0700, , pipeline exception response,,
3818,657f4d4e0c6bd1668983090ccc428b3f8e4b0d42,ndrew Waterman <andrew@sifive.com>, 2017-04-17 17:27:00 -0700, , permit early grant acks broadcast hub,,
3819,cc9ec1d51a1359cd9f2d88e4183eedfa0d3ba020,ndrew Waterman <andrew@sifive.com>, 2017-04-17 17:25:29 -0700, , send grant acks early accept release acks early need block channel cycle grant allow processor get least one request preventing livelock,,
3820,728569c71776b92c78aed70554abda1fc538abdc,ndrew Waterman <andrew@sifive.com>, 2017-04-15 00:53:31 -0700, , reduce access exception generation critical path,,
3821,a59a3f15e4c7373f1ec6269422260826455cb152,ndrew Waterman <andrew@sifive.com>, 2017-04-14 18:23:44 -0700, , disable test scratchpad configs,,
3822,c366007a0d04193ae60988efb5d730e01333eef8,ndrew Waterman <andrew@sifive.com>, 2017-04-14 18:22:12 -0700, , tighten pmas misaligned access cacheable memory even scratchpad misaligned access region get put effect,,
3823,74a7838de0debf9dc4889ec64893bcb363fc7a1d,ndrew Waterman <andrew@sifive.com>, 2017-04-14 16:18:11 -0700, , tlbpermissions merge region different type,,
3824,7871ec82c4176b17689469ba34ba2b6bdb9a62bc,ndrew Waterman <andrew@sifive.com>, 2017-04-14 01:09:13 -0700, , guarantee probe forward progress storm,,
3825,71eaed7d60a0af6611b18fb6b33961065debae73,unsup Lee <yunsup@sifive.com>, 2017-04-18 03:10:27 +0900,675, merge pull request 675 ucb bar debug update bring line spec,,
3826,1ad5ef7aa2c9cac5ea234136dd98a1c97a5f6d42,unsup Lee <yunsup@sifive.com>, 2017-04-17 00:24:09 -0700, , bump chisel,,
3827,debcbca7ded48b7aee928cb46f03ca1525fdc4b6,ndrew Waterman <andrew@sifive.com>, 2017-04-15 00:54:49 -0700, , make pmp tolerant size size,,
3828,aad4f350bf5903767ec624dd27619ec287a669a3,unsup Lee <yunsup@sifive.com>, 2017-04-14 23:42:57 -0700, , bump tool,,
3829,a454edaaf72a0bcee73ddee0dfec1217fb479a12,ndrew Waterman <andrew@sifive.com>, 2017-04-14 15:12:17 -0700, , treat exception step purpose single stepping,,
3830,9cf86fa10534fa8683ac0d0cfed83d781641a088,egan Wachs <megan@sifive.com>, 2017-04-14 10:33:05 -0700, , debug checkpoint pointing riscv tool pick tweak debug riscv test,,
3831,9a6e7afc933a4a6aaf2971f8cb507847d088c37b,egan Wachs <megan@sifive.com>, 2017-04-14 10:32:06 -0700, , debug bump openocd latest version newprogram examined risc core message,,
3832,af6b2d8051474bf7729165219ffc463847a0dbb6,egan Wachs <megan@sifive.com>, 2017-04-13 12:27:32 -0700, , debug data region aligned correctly detect bit core,,
3833,b44d5f9386bd4fe72a29c5bd643557871ed217f8,egan Wachs <megan@sifive.com>, 2017-04-12 21:18:01 -0700, , debug correctly consider .transfer bit command,,
3834,79477fbea63625e2c5c289733f253b162ac2924e,egan Wachs <megan@sifive.com>, 2017-04-11 15:50:32 -0700, , debug properly consider transfer bit,,
3835,2dc4be629400d3082ba0d576bbba1846d4dad4dd,egan Wachs <megan@sifive.com>, 2017-04-11 09:27:02 -0700, , debug remove preexec simplify state machine since always execute,,
3836,c5cb8b714f2cf37447fc8b910898aebbbb419584,egan Wachs <megan@sifive.com>, 2017-04-11 09:26:33 -0700, , debug bump version location openocd pick fix hartsel,,
3837,db5d0737f0a555394e38cdfc8c813735509db3de,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 19:35:17 -0700,682, merge pull request 682 ucb bar jchang add hook print debug information graphml file,,
3838,7b8af96fc2f7dd3cce312e9f75eeb197cbacc24c,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 17:01:12 -0700, , diplomacy use circle node,,
3839,2f22fca61531ed08c65f98362df0b65328747256,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 16:53:40 -0700, , rocket reverse input edge better output,,
3840,ae8fd0c60f1d0319fa29821dea0c819c59a017ee,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 16:35:43 -0700, , graphml draw unconnected lazymodules,,
3841,fcf774f125b383709ef1f93a21e60e33101cb7a6,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 16:17:56 -0700, , graphml reverse interrupt arrow,,
3842,d3925f0998b044495fdf394760c94e3d38774753,acob Chang <jchang@.sifive.com>, 2017-04-14 14:21:22 -0700, , add hook print debug information graphml file,,
3843,153178ac4f3c50cc64dba352a23eff7f233254b9,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 18:08:33 -0700,678, merge pull request 678 ucb bar rammodel atomics rammodel atomics,,
3844,ba8be17c9a5ffbb86fe34c2845562395ce47f341,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 15:00:41 -0700, , tilelink2 rammodel use crc16 check amo response,,
3845,6aeec673f23895f64bcf2a6b1bb67f354bfa11af,esley W. Terpstra <wesley@sifive.com>, 2017-04-14 13:14:10 -0700, , util add crc calculator,,
3846,d794218ec3e6484a88cd4f3a784a11694f6e193f,esley W. Terpstra <wesley@sifive.com>, 2017-04-13 11:41:44 -0700, , tilelink2 rammodel check atomic result,,
3847,4f0ae1eab7afe87285c30dcc7e7f2761d87d2f6a,esley W. Terpstra <wesley@sifive.com>, 2017-04-13 11:51:10 -0700, , tilelink2 annotate test generates rammodel output,,
3848,0b65fe95328e14b307d294b0dea780f8920f759d,esley W. Terpstra <wesley@sifive.com>, 2017-04-13 11:41:21 -0700, , unittest put atomicautomata regression,,
3849,248acbd1b4d0d3875a0039b1c20e8ec6c1640c7c,esley W. Terpstra <wesley@sifive.com>, 2017-04-13 10:26:05 -0700, , tilelink2 add generic tl2 atomic evaulation unit,,
3850,fd7f4a4c0f0aa9ea83be81ea75e6e9e063f03211,egan Wachs <megan@sifive.com>, 2017-04-13 16:12:22 -0700, , jtag make easier assign mfr externally,,
3851,34d45b4fb073556208e61069ba1130b7d8da5077,ndrew Waterman <andrew@sifive.com>, 2017-04-13 17:51:19 -0700, , fix whitespace error,,
3852,fdfcffb0b20f96856d8e9906922ff808a2612ff1,ndrew Waterman <andrew@sifive.com>, 2017-04-13 15:57:57 -0700, , catch bad physical address msb size size,,
3853,6fbbccca3e120d11db054dbb349215adce36e9c0,ndrew Waterman <andrew@sifive.com>, 2017-04-13 15:54:24 -0700, , improve seq indexing qor,,
3854,d203c4c654bbfa3dcb7e367c83def35f703cce8a,ndrew Waterman <andrew@sifive.com>, 2017-04-12 21:49:37 -0700, , check amo operation legality tlb,,
3855,6359ff96e5c308f9a1fdcfae3fe7ad843cff66b9,unsup Lee <yunsup@sifive.com>, 2017-04-14 15:25:51 +0900, , several bug fix 676 replicate scratch slave channel resp amo req dtim port support put partial mask hole dtim use isread instead isamo fix looking wrong acquire message rename acq helper method delete isread iswrite altogether,,
3856,b9e042d2bf61eda5dd522ce623a138911b1a6504,ndrew Waterman <andrew@sifive.com>, 2017-04-11 19:55:14 -0700, , unconditionally write badaddr possibly zero http github.com riscv riscv isa manual commit,,
3857,bef88c4c306fbf1248c30c1c7928c26963203263,egan Wachs <megan@sifive.com>, 2017-04-11 19:54:46 -0700, , add pointer package dependency readme 670 tell people look find package dependency information,,
3858,907d369bdea61e51b845bf29eca1991e3ca0514b,im Lawson <ucbjrl@berkeley.edu>, 2017-04-11 19:12:35 -0700, , remove test obsoleted new encoding proposal 672,,
3859,37c9ab34597b72ab9126195b8f15cd2708d8fe1f,esley W. Terpstra <wesley@sifive.com>, 2017-04-11 15:55:37 -0700,671, merge pull request 671 ucb bar cork add diplomacy restriction,,
3860,1c36ab8bf75fc41ef33b166fee0fcdb3e4e1349f,esley W. Terpstra <wesley@sifive.com>, 2017-04-11 12:35:44 -0700, , fragmenter forbid multiple sink otherwise slave might respond different different request fragmenter would violate requirement control signal remain unchanged burst,,
3861,84dc2ae822f300f3e399424574155ea1adee60f5,esley W. Terpstra <wesley@sifive.com>, 2017-04-11 12:34:18 -0700, , cachecork remove probe support,,
3862,9a983c12a349a65f26c5833580a1fbfff3457ba0,ndrew Waterman <andrew@sifive.com>, 2017-04-10 18:42:34 -0700, , implement new encoding proposal http msg isa dev _r7hblzsed8 cwpyjkmzcqaj,,
3863,470c6711a7a2a7be2f3fddff36dbd6d1f3d11b87,ndrew Waterman <andrew@sifive.com>, 2017-04-10 18:40:49 -0700, , cse hand per terpstra,,
3864,71bf9295059c037195c1ae3bb4bcbbc8d5d14f33,esley W. Terpstra <wesley@sifive.com>, 2017-04-09 20:06:23 -0700, , maskgen support wider granularity result 665 sometimes useful generate mask bit correspond larger unit byte,,
3865,a43bf2feaeb47f768b8adbf0856e81b289d78b9c,ndrew Waterman <andrew@sifive.com>, 2017-04-07 19:14:05 -0700, , add vectored interrupt support http github.com riscv riscv isa manual commit also added test doe indeed pas want bump riscv tool alone http github.com riscv riscv test commit,,
3866,051acee76cd18b62c379e7cf6bccac11eba5941a,egan Wachs <megan@sifive.com>, 2017-04-07 15:22:16 -0700, , debug fix detecting nonexistent hart,,
3867,01372e1686da0e378a7524a99e49d457361319e8,egan Wachs <megan@sifive.com>, 2017-04-07 13:58:04 -0700, , use wire correctly assign value,,
3868,9ae4838708c3f568f55cc1144386ad075ea81387,egan Wachs <megan@sifive.com>, 2017-04-07 11:48:54 -0700, , jtag get rid chisel deprecation warning,,
3869,22c6f728c319e7f35f6f601beabf9095b26abd2d,egan Wachs <megan@sifive.com>, 2017-04-07 09:54:51 -0700, , debug use flag resume instead program buffer untested,,
3870,d361e9e34337e04dffab8f03d15fcc260371be8f,egan Wachs <megan@sifive.com>, 2017-04-06 18:27:51 -0700, , debug temporarily leave preexec place,,
3871,0e2c34b0d6f4fff70f2203ebe8f2df3ee0759fb4,egan Wachs <megan@sifive.com>, 2017-04-06 18:00:16 -0700, , debug update register map new spec,,
3872,df5caba7bf10bec3d4d1cce8f5c5e73a757d2c61,egan Wachs <megan@sifive.com>, 2017-04-06 10:33:17 -0700, , debug make easier override part default debug config 655 handle single step pipeline stall flush pipeline flush approach broke changed pipeline stage flush happens debug make easier override part default debug config fix typo debug code generation pulling opcode actually break anything fix clarity,,
3873,5c458322b550dde91f4a0233038514e3e8e6e699,ndrew Waterman <andrew@sifive.com>, 2017-04-05 19:55:57 -0700, , bump chisel withreset bugfix,,
3874,c861c4925eb9c5598ed909ce234736d0b9c3a4fd,ndrew Waterman <andrew@sifive.com>, 2017-04-04 12:01:59 -0700, , signal access exception invalid ptes ppn interpreted case,,
3875,2e09253d261895381b6af89a87f8acf0414367a8,ndrew Waterman <andrew@sifive.com>, 2017-04-03 00:45:26 -0700, , revive parity option pipeline parity check second stage data ram access parity check become critical path,,
3876,43917dd59fd72eb4554c324971c3aa9ca0e6fc62,ndrew Waterman <andrew@sifive.com>, 2017-04-02 22:26:40 -0700, , get s1_kill signal critical path,,
3877,744fb2e4b9b3cf2255d3d6b7845a13368a03df30,ndrew Waterman <andrew@sifive.com>, 2017-04-02 22:25:13 -0700, , cut imem.resp.ready critical path flow queue necessary rvc decode latency much higher,,
3878,3e72f9779f1cefbf7b1f4d16600eb6bd8244970e,ndrew Waterman <andrew@sifive.com>, 2017-04-05 17:52:31 -0700, , handle single step pipeline stall flush pipeline flush approach broke changed pipeline stage flush happens,,
3879,c5b0b6fb85d239d3d063c3acb5346aa1f6ac1f74,egan Wachs <megan@sifive.com>, 2017-04-04 16:49:17 -0700, , debug bump openocd version pick read_mem fix use memtest64 instead likely fail simples0test,,
3880,260174054291a63a7ee6479af56fbb4bc4df43a4,egan Wachs <megan@sifive.com>, 2017-04-04 13:43:39 -0700, , debug fix typo related sel mapping function,,
3881,b94f1f15b0d50e6a485d9b219563e84cf991f5b4,egan Wachs <megan@sifive.com>, 2017-04-04 13:22:51 -0700, , debug redirect dmi nops control register thing hang reset,,
3882,eef05cc1fcc1bd5b4281576d0cd8f99d7795b4af,egan Wachs <megan@sifive.com>, 2017-04-04 11:07:33 -0700, , debug enforce mapping hartsel hartid use reasonable default data progbuf size,,
3883,127f121ef257322f320ef8b745d1b648ec9f413b,olomatnikov <solomatnikov@users.noreply.github.com>, 2017-04-05 08:29:45 -0700, , preserve id_do_fence 651,,
3884,19f0ae64a0d978f7ee107f46c49c4a7e8339c115,ndrew Waterman <andrew@sifive.com>, 2017-04-03 16:26:57 -0700, , set id_reg_fence amo fence actually executed performance bug correctness bug randomly stalling garbage bit coming avoided solomatnikov,,
3885,629e9a2ef6a56a1d2f9ccba73a65be4ce17aa7da,egan Wachs <megan@sifive.com>, 2017-04-03 16:36:53 -0700, , debug put debugrom back inside overall debug module 647,,
3886,d2c1bdc2ce8a53da85a158e254683485d3f565d1,egan Wachs <megan@sifive.com>, 2017-04-03 13:31:35 -0700, , debug control 639 debug bump openocd version one drive reset set cmderr appropriately debug export dmactive ndreset signal top level drive reset intended testharness,,
3887,716533f77fe3d4f377cb3f3a174e973b92c658d6,unsup Lee <yunsup@sifive.com>, 2017-03-31 20:52:49 -0700,643, merge pull request 643 ucb bar update pmp encoding bump riscv tool,,
3888,983a561720ef5d677430a05ba98afb368dec5faa,unsup Lee <yunsup@sifive.com>, 2017-03-31 19:20:08 -0700, , bump riscv tool,,
3889,410e9cf736482b9b2397699780100aa1c0890784,ndrew Waterman <andrew@sifive.com>, 2017-03-31 01:33:22 -0700, , bugfix reworked,,
3890,9f371abf3bcf2bb8c2f3937970187cf11bd59b6e,enry Cook <henry@sifive.com>, 2017-03-31 01:56:36 -0700,638, merge pull request 638 ucb bar riscv tool priv 1.10 resturn riscv tool priv 1.10 branch pre merge debug v0â,,
3891,e92eaa71569fb2d1561393d9a94a0f76570b7cdd,enry Cook <henry@sifive.com>, 2017-03-30 22:31:29 -0700, , merge branch master riscv tool priv 1.10,,
3892,e8f337e963faab7a864f392df34bbb07c2b6de9c,enry Cook <henry@sifive.com>, 2017-03-30 22:30:12 -0700,636, merge pull request 636 ucb bar name ram name ram consistently,,
3893,dec567ab0ceb43070fe9e3ea6234e0d01651d827,egan Wachs <megan@sifive.com>, 2017-03-30 20:22:54 -0700, , resturn riscv tool priv 1.10 branch pre merge debug v013 version,,
3894,b9550e8523c5d6168e81ebb6b8a532ae4c08d515,enry Cook <henry@sifive.com>, 2017-03-30 17:36:01 -0700, , merge branch master name ram,,
3895,b6da81a66c7d4969da4e12ad0a52456b4b48f062,enry Cook <henry@sifive.com>, 2017-03-30 17:35:26 -0700,624, merge pull request 624 ucb bar debug_v013_pr debug v013 wip,,
3896,a8a2ee711ce6012c834f2ce2cdca1e94fbc7e335,ndrew Waterman <andrew@sifive.com>, 2017-03-30 15:50:54 -0700, , give ram consistent name,,
3897,2720095b8e4030efe77fb0770a1ab727f96e3f2b,ndrew Waterman <andrew@sifive.com>, 2017-03-30 15:44:34 -0700, , give ram consistent name,,
3898,70e7e90c02cf526adb7b13a8b3d4aa124cf58468,ndrew Waterman <andrew@sifive.com>, 2017-03-30 15:43:38 -0700, , remove splitmetadata option cache property specific cache actually independently tunable knob,,
3899,bcaee9834ce5d0d1700c43da61cde41701788de6,enry Cook <henry@sifive.com>, 2017-03-30 13:22:33 -0700, , travis_wait,,
3900,0828ebe9111d4741e0825ea5ef1a94824e1948d6,egan Wachs <megan@sifive.com>, 2017-03-30 11:46:28 -0700, , debug_v013 bump fesvr use autoexec feature memory writes,,
3901,9de06f8c8369990936721764a890549f9346403e,egan Wachs <megan@sifive.com>, 2017-03-30 08:01:11 -0700, , merge remote tracking branch origin master debug_v013_pr,,
3902,c61714a465f2fa95edc1434a8dc152e6545fea07,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2017-03-29 14:27:33 -0400, , pas model variable emulator.cc enables hot swapping top level test harness specifying model mytestharness building emulator,,
3903,fd39eadcd67f8532107a0a35e1ba777b5dc94b46,ndrew Waterman <andrew@sifive.com>, 2017-03-30 00:31:34 -0700, , new pmp encoding,,
3904,2f2b47209836fa68e26c9e29b4e752d2904b7dc2,esley W. Terpstra <wesley@sifive.com>, 2017-03-29 23:51:59 -0700, , rocket split interrupt controller node,,
3905,a2fc51d65ef4f59ac192382834fc07e5af2122e7,esley W. Terpstra <wesley@sifive.com>, 2017-03-29 23:50:58 -0700, , soc compatible simple bus scanned platform device,,
3906,9f85b2e99676d7b0238b5cbf09741e18b2215805,lex Solomatnikov <sols@sifive.com>, 2017-03-29 23:46:18 -0700, , allow make remove .vpd file ctrl,,
3907,3546c8d133f9a0b0dc615e1cc401a89145224bb3,ndrew Waterman <andrew@sifive.com>, 2017-03-29 22:20:58 -0700, , pmps supported csrs exist,,
3908,8f73a58d903dd0a7c7e4113fd1a1f3b25c60d4ce,ndrew Waterman <andrew@sifive.com>, 2017-03-29 09:49:31 -0700, , report access exception page fault page table walk fails,,
3909,25232070ec0de89db0d45889e3278168c0123dff,ndrew Waterman <andrew@sifive.com>, 2017-03-29 09:48:32 -0700, , redundantly set resp_ae ptw,,
3910,80fb0029629c9f00608a99406cfbf2a4e30bbc7e,ndrew Waterman <andrew@sifive.com>, 2017-03-29 22:04:51 -0700, , use vec lvalue,,
3911,d3bc99e2537fdca11b25d06033825b9ff2735ee1,enry Cook <henry@sifive.com>, 2017-03-29 19:14:04 -0700, , get local interrupt tile,,
3912,0b9fc94421d64dce54dee2f6b192d5d4203d810d,olomatnikov <solomatnikov@users.noreply.github.com>, 2017-03-29 23:07:17 -0700, , assertion back back uncached cached ops 631,,
3913,a14b7b5794047bd17a7951cbcf03f01616ac6dc8,egan Wachs <megan@sifive.com>, 2017-03-29 21:42:36 -0700, , debug_v013 bump riscv tool slightly efficient fesvr,,
3914,24509fc69f269d698090629e9644eeb284195f17,egan Wachs <megan@sifive.com>, 2017-03-29 15:20:07 -0700, , debug_v013 bump fesvr pick minor error printing code,,
3915,d8033b20fc9fdcda55824f176e2f4c9831415cd8,egan Wachs <megan@sifive.com>, 2017-03-29 14:58:04 -0700, , merge remote tracking branch origin master debug_v013_pr,,
3916,f6e72a3ef63e223f15b028c622d5fbe0a8dbf55c,egan Wachs <megan@sifive.com>, 2017-03-29 14:46:01 -0700, , debug bump riscv tool pick fesvr version work debug v013,,
3917,375a0392794619bee7380dd2b6d66eb3efdf9c68,egan Wachs <megan@sifive.com>, 2017-03-28 21:14:22 -0700, , debug use proper write clear behavior fesvr code using correct spec,,
3918,ca9a5a1cf74ee02dbc1a8b746d5c136669d060c8,egan Wachs <megan@sifive.com>, 2017-03-28 21:13:45 -0700, , debug fix simdtm hooked fesvr,,
3919,ff38ebdf5ef20c77bb656f79be7a0a1892f553f5,egan Wachs <megan@sifive.com>, 2017-03-28 21:12:57 -0700, , debug bump fesvr version initial debug v13 work yet,,
3920,8dfbf4532abda94d45913f7babb1fd7a85afee66,ndrew Waterman <aswaterman@gmail.com>, 2017-03-28 19:59:56 -0700, , use mhz default timebase 628 defaulting prevents linux booting,,
3921,44fb3be7d0ed724e7547a2f83bf1204de0294d52,ndrew Waterman <andrew@sifive.com>, 2017-03-28 16:04:02 -0700, , fix mmio cache refill concurrency bug dcache structural hazard s2_req disallow cache refill initiation mmio load flight,,
3922,db3ed12ce3b31a26ccedbc3ccd6d2a931e876da4,ndrew Waterman <andrew@sifive.com>, 2017-03-27 22:58:17 -0700, , fix regression groundtest dummyptw initialize field ptwresp determinism prevent sort problem future,,
3923,4215f480ef5178816530fffd3226a667e6012318,ndrew Waterman <andrew@sifive.com>, 2017-03-27 22:06:52 -0700, , write instruction badaddr illegal instruction trap,,
3924,d6ab929c41d782aed81998cf0dab1a4ab7a9fdcd,egan Wachs <megan@sifive.com>, 2017-03-27 21:25:37 -0700, , debug remove older version jtag interface superseded one jtag package,,
3925,cbc8d2400acd9af248e3591bffcf32a399edc99b,egan Wachs <megan@sifive.com>, 2017-03-27 21:24:44 -0700, , debug remove old verilog file replaced chisel version,,
3926,bb64c9290643ccba8bfc440405f423b777f9a052,egan Wachs <megan@sifive.com>, 2017-03-27 21:21:48 -0700, , csr bring functionality line v13 spec ebreak doe cause exception debug mode start debug rom,,
3927,42ca597478659c921b56befd4e7b7cabf8eeb84a,egan Wachs <megan@sifive.com>, 2017-03-27 21:19:08 -0700, , debug breaking change fesvr updated well replace v11 debug module v13 module correct instantiating interface rename debug bus dmi debug module interface use diplomacy interrupt debuginterrupt seperate device tldebugrom,,
3928,43804726acbe27abe89ada5bac99ac523f474a15,egan Wachs <megan@sifive.com>, 2017-03-27 21:05:05 -0700, , tilelink2 helpful requirement message,,
3929,0c3d85b52b4bdc882ded60eddd15ce5737c6318a,egan Wachs <megan@sifive.com>, 2017-03-27 21:01:36 -0700, , debug add generated rom content register field,,
3930,877e1cfba1c092cd17452c3e92f336afdcfd8cc3,egan Wachs <megan@sifive.com>, 2017-03-27 20:51:54 -0700, , debug add script generate v13 debug rom content,,
3931,ed38787c36ed84cc309c84d52b7fd688d45d3ec1,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 19:28:30 -0700,622, merge pull request 622 ucb bar priv 1.10 various priv 1.10 change,,
3932,05cbdced78d66be7e8f2491c04641113f008b0c8,ndrew Waterman <andrew@sifive.com>, 2017-03-27 17:53:48 -0700, , work around zero entry vec issue chisel,,
3933,ab300f798564ec42ac453b56703021550ca92419,egan Wachs <megan@sifive.com>, 2017-03-27 17:28:04 -0700, , update,,
3934,3fc74f3d080fba084c186b4c367c5ca2a6ed4823,egan Wachs <megan@sifive.com>, 2017-03-27 17:27:20 -0700, , create,,
3935,d42d8aaea7678e615b6e24aed9173d281a389898,ndrew Waterman <andrew@sifive.com>, 2017-03-27 16:35:47 -0700, , make seip writable,,
3936,c7c357e71674fc0b5ca018d4ac040ade2cb0b5ce,ndrew Waterman <andrew@sifive.com>, 2017-03-24 14:49:12 -0700, , add local interrupt core yet coreplex,,
3937,069858a20ce101310c49900af0da211838931e92,ndrew Waterman <andrew@sifive.com>, 2017-03-26 18:18:35 -0700, , rocket separate page fault physical memory access exception,,
3938,ea0714bfcba3546e14cd022faafe8a4c0c27e968,ndrew Waterman <andrew@sifive.com>, 2017-03-26 21:56:35 -0700, , rocket hard wire uxl sxl field http github.com riscv riscv isa manual commit,,
3939,5b339b6bbdaad6e1599c3738ae598983b6add2ba,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 15:24:03 -0700, , tilelink2 monitor catch incorrect use source,,
3940,75eba294ec4a575d0ad6bf746ef98cd27acb1801,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 15:21:08 -0700, , dcache release correct well,,
3941,4959771c97f48f16737b1ebf31c5ad5e1ff4e99b,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 15:19:16 -0700, , revert use source mmio reverts commit,,
3942,fa7ead6357675b50856a2d95fc3c14c61b731fa2,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 15:19:05 -0700, , revert use reg vec instead seq reg dcache mmio reverts commit,,
3943,861651587b8b7d5995da80d92f0f30f83fe6bb01,egan Wachs <megan@sifive.com>, 2017-03-27 15:52:04 -0700, , debug update makefile use new openocd allow easier debugging 619,,
3944,7014263c29cc2e1d309500d8f604a0c41b5bf106,egan Wachs <megan@sifive.com>, 2017-03-27 14:55:28 -0700, , update license.sifive 618 bump year sifive license,,
3945,70fa10fc5597c72654833a091417ea2ac87fbd6d,egan Wachs <megan@sifive.com>, 2017-03-27 03:29:07 -0700, , util add synchronous deassert async reset 615,,
3946,08c4f7cea66774eedc61edfe32212ea3ab46a220,egan Wachs <megan@sifive.com>, 2017-03-27 02:45:37 -0700, , rockettile create wrapper syncrockettile well 616 rockettile create wrapper syncrockettile well guarantee debuginterrupt synchronous tlclk even though true current implementation true future implementation decoupling allows debuginterrupt asserted across tlclk gating reset scenario therefore even syncrockettile debug interrupt need synchronized coreclk cycle synchronization sufficient even though interrupt may synchronized synchronize simplify code expense cycle latency could still nice use parameter hard coding rockettile actually use syncrockettile wrapper get properly synchronized reset,,
3947,722b0d521f87dc5368ccc0c708cd0ed8adeecef4,esley W. Terpstra <wesley@sifive.com>, 2017-03-27 00:01:05 -0700, , bootrom also setup sbi hang 617 way program started debugger still dtb handy,,
3948,11507ac7d6d3935bce083e84ca61625a22f7f8ea,egan Wachs <megan@sifive.com>, 2017-03-26 18:43:24 -0700, , tlrom use resource parameter rather assuming simpledevice allows flexibility e.g considering rom part device,,
3949,bf648514e311e01e98a4d77db86eeb2ebb824e10,egan Wachs <megan@sifive.com>, 2017-03-16 16:06:30 -0700, , tlrom allow name compatibility string provided subclass,,
3950,8e6beb80beb66f62c23b14b39daf859a29e25fe5,egan Wachs <megan@sifive.com>, 2017-03-26 18:03:21 -0700, , add ucb art chisel jtag 612 jtag add ucb art chisel jtag junction jtag add missing utils file tristate jtag move top level package,,
3951,0e2b7800892a83740d18e98e923428b3203014dc,ndrew Waterman <andrew@sifive.com>, 2017-03-26 12:27:43 -0700, , bump hardfloat giving 5th rounding mode finally,,
3952,e710e32f10948c3bd81b485ba58fe1f1b63aacd8,ndrew Waterman <andrew@sifive.com>, 2017-03-26 11:32:26 -0700, , implement new encoding proposal single precision value stored regfile double precision fsd single precision value store proper double fld restores either double single,,
3953,7180352067743ac57ce8987b257cc7083237473c,ndrew Waterman <andrew@sifive.com>, 2017-03-26 11:30:11 -0700, , fix groundtest provide missing signal tlb,,
3954,5d1165c8504cd698dd196c6af3fa8f5875b76063,ndrew Waterman <andrew@sifive.com>, 2017-03-26 11:12:41 -0700, , express pmp mask generator using carry chain allows optimized like adder improving qor critical path,,
3955,bb42f3bf3bcb7b3909410f34d011a4d326d05df8,ndrew Waterman <andrew@sifive.com>, 2017-03-25 15:41:43 -0700, , wip fpu subword recoding,,
3956,986e1754bedff7c1f172fa9b9d47d44e3f701a1b,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 23:32:50 -0700,611, merge pull request 611 ucb bar expose back side bus rename l2frontendbus fsb expose bsb,,
3957,537274b6455e1dce83e466d7c9fd16dbc85554c1,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 22:53:46 -0700, , coreplex move buffer inside coreplex make hierarchical place route easier,,
3958,5bbb75e078ec8e01d2ff6046ada68654d5f1e788,unsup Lee <yunsup@sifive.com>, 2017-03-24 21:37:47 -0700, , rename l2frontendbus fsb expose bsb,,
3959,996a31364ac71d56d1eae4d18ac9d319a7b12d2c,enry Cook <henry@sifive.com>, 2017-03-24 22:30:18 -0700, , rocket remove hard coded paddrbits 610 fall back global variable check compatible memory seen rocket tilelink master port,,
3960,19485a9861ba912af96a28c3278547d456b60e65,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 21:54:13 -0700,609, merge pull request 609 ucb bar dtb rom dtb bootrom,,
3961,e74226564c64620c3ada0d801b293facd2a298c7,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 20:59:33 -0700, , travis add dependency device tree compiler,,
3962,f36b1766f8d68cf9cc33ca2b0d8c6156b2a8c038,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 16:07:59 -0700, , tlrom use smallest rom implementation work content everywhere else still zero,,
3963,ac205ca10a51beec0b0ac53e24edf6fe2aa21f0c,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 16:00:00 -0700, , bootrom move 0x10000 space dtb multicore big,,
3964,34f8ce653a4ab7aaf27d33b1c87fc638d2582009,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 15:55:57 -0700, , bootrom follow sbi hartid dtb,,
3965,9a2f0d01a15653dbd6dba370f0d324d0fe0ee8c9,esley W. Terpstra <wesley@sifive.com>, 2017-03-24 14:35:11 -0700, , generatebootrom use compiled dtb,,
3966,17b1ee30370fb6cc0cec6ee51e5487d4d39f6fa0,ndrew Waterman <andrew@sifive.com>, 2017-03-24 15:55:51 -0700, , default pmps support pmps,,
3967,97006ab396d9b0f9d3ad01ba8b468e49c8b42ac7,ndrew Waterman <andrew@sifive.com>, 2017-03-24 13:01:47 -0700, , modulate pmp privilege passsthrough usingvm,,
3968,3f0d2fe8261cb29994499d60985f1d5d56a12928,ndrew Waterman <andrew@sifive.com>, 2017-03-24 13:00:47 -0700, , instantiate ptw unconditionally keep pmp datapaths intact ptw get optimized away usingvm case,,
3969,30415215b8c6b63cbcd813aaa3d3a53bef70e39e,ndrew Waterman <andrew@sifive.com>, 2017-03-23 23:43:19 -0700, , check exception access,,
3970,ccd5bc9a91ce6433d58c58c6921b65bb6ad65882,ndrew Waterman <andrew@sifive.com>, 2017-03-23 18:02:13 -0700, , improve qor pmp homogeneity checker,,
3971,0182b6ca07b1efd707d6457b7e12a85057c6c1c5,ndrew Waterman <andrew@sifive.com>, 2017-03-23 13:40:45 -0700, , bump tool,,
3972,e9cadf29d281920fc886a3a19a4675930845a09d,ndrew Waterman <andrew@sifive.com>, 2017-03-23 13:18:32 -0700, , improve dcache mmio qor need store cmd field perspective cache mmio response data treated load,,
3973,fb6498f2c30fc9fa13756e025e44dbca53108af7,ndrew Waterman <andrew@sifive.com>, 2017-03-23 13:17:54 -0700, , use reg vec instead seq reg dcache mmio,,
3974,0538dc77ce8c0d017d8168298c4dcb99034977b7,ndrew Waterman <andrew@sifive.com>, 2017-03-23 13:07:14 -0700, , use source mmio make code bit cleaner,,
3975,3951e577895f372ca70fba478dc7b4c164188465,ndrew Waterman <andrew@sifive.com>, 2017-03-22 19:25:02 -0700, , force tlb entry clock gate group ameliorates pmp critical path figure without asuint astypeof,,
3976,8d7f1d777e459230a95107ee274646f7d796117a,ndrew Waterman <andrew@sifive.com>, 2017-03-22 17:19:30 -0700, , fix embarrassing typo,,
3977,10c39cb8d6659bc970b1882c0699ce13f21c3e52,ndrew Waterman <andrew@sifive.com>, 2017-03-22 17:18:04 -0700, , disable mprv mode,,
3978,d3bda9574cee5b9d09a7bcb380070a0608ff4ab8,ndrew Waterman <andrew@sifive.com>, 2017-03-21 12:01:32 -0700, , put page homogeneity checker pmp avoids redundancy itlb dtlb,,
3979,9e05200e5140e66a8d4d3a142f4851a3bab0d54c,ndrew Waterman <andrew@sifive.com>, 2017-03-20 15:05:42 -0700, , require pmp range aligned access size e.g. range permit access 0x0 0xb allow byte access 0x0 0x7,,
3980,29e67279ba9980743e7c3ced5b83cba915d44a38,ndrew Waterman <andrew@sifive.com>, 2017-03-20 15:05:15 -0700, , add comment,,
3981,4c8be13a4d271cae3cd8bd479ded3bba5d60cb99,ndrew Waterman <andrew@sifive.com>, 2017-03-20 13:34:35 -0700, , improve homogeneity circuit qor,,
3982,59d6afa132a496b0f21b6507836aef0459f13176,ndrew Waterman <andrew@sifive.com>, 2017-03-20 05:47:35 -0700, , mideleg medeleg present without privileged trap,,
3983,38808f55d55e8ef14c155b05c2391843a6372bbf,ndrew Waterman <andrew@sifive.com>, 2017-03-20 05:21:50 -0700, , share pmp mask gen,,
3984,86d84959cfb650b9dbdee490bb51442d970b551b,ndrew Waterman <andrew@sifive.com>, 2017-03-20 01:34:47 -0700, , wip pmp,,
3985,288877942291d5156c3e0e4effaf79a4ed95eae4,ndrew Waterman <andrew@sifive.com>, 2017-03-20 01:32:10 -0700, , flush pipeline stage mem fix sptbr write instruction translation hazard,,
3986,44ca3b60ab2ba3c425841adc012068d264f9f799,ndrew Waterman <andrew@sifive.com>, 2017-03-20 01:30:09 -0700, , retime ptw response valid bit save gate delay also reduces wire delay allowing flop closer respective tlbs,,
3987,a03556220c7ef0c06b37c871473e625db0d1ffbc,ndrew Waterman <andrew@sifive.com>, 2017-03-20 01:29:26 -0700, , default tlb size davidbiancolin,,
3988,1875407316a0802636dd67d2622eaa8b10a2d296,ndrew Waterman <andrew@sifive.com>, 2017-03-20 01:21:47 -0700, , get tlb permission check clock gating critical path,,
3989,a4164348b40e30ff265d7d32af60496dc82ab87e,ndrew Waterman <andrew@sifive.com>, 2017-03-20 00:19:38 -0700, , expose mxr mode,,
3990,0380aed329238c4f62e0273c20ec11d48b76238f,ndrew Waterman <andrew@sifive.com>, 2017-03-19 21:38:50 -0700, , pum sum,,
3991,2a413e4496c21b1a8e1ecd621dff71063fe8bd24,ndrew Waterman <andrew@sifive.com>, 2017-03-16 15:28:42 -0700, , remove fruitless debug,,
3992,29414f3a239174201938a345ac8565726892fdbb,ndrew Waterman <andrew@sifive.com>, 2017-03-16 12:54:08 -0700, , simplify interrupt stack discipline http github.com riscv riscv isa manual commit,,
3993,723352c3e229be379f0c47abe25eaf5c7dbd0160,ndrew Waterman <andrew@sifive.com>, 2017-03-15 18:00:32 -0700, , mitigate pmp critical path,,
3994,7484f27ed368fa7a4c58eaaa11e01b75f806d9e3,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:25:55 -0700, , gate exception cause pipeline register separately narrow justify gating separately pipeline register one clock gate pmp critical path,,
3995,3ea822c2cf16f62e71213081d036270740c6ca73,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:23:30 -0700, , make blocking default nonblocking cache overdesigned rocket class core blocking cache appropriate default,,
3996,487b8db5ef967916c5a8803aab0697e9827ac34c,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:22:39 -0700, , address pmp critical path,,
3997,03fb334c4ce665228abf838f15c2cc75ba16c983,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:21:13 -0700, , take mprv calculation critical path,,
3998,f0796f0509914770c188147eb4d3ca12dfa8f46c,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:18:56 -0700, , pas correct access size information pmp checker,,
3999,a6874c03f76c4d9c28d48a019c739f0b6bf3bd7d,ndrew Waterman <andrew@sifive.com>, 2017-03-15 15:17:40 -0700, , remove decoupledtlb,,
4000,78f9f6b9ef72178129d7f7796d6bcae792c2e978,ndrew Waterman <andrew@sifive.com>, 2017-03-15 12:50:05 -0700, , sfence.vma rs2 flush global mapping,,
4001,1b950128e107aec1d0b99331b0ecb692bcb45d58,ndrew Waterman <andrew@sifive.com>, 2017-03-15 12:04:29 -0700, , ptw always use mode privilege exception occurs page table walk coincidentally progress e.g. illegal instruction executes data tlb refill processor might enter mode however ptw access proceed without privilege avoid bypassing pmps note argument apply nonblocking cache replay queue access already checked pmps cache correctly ignores access exception reported replay provided exception reported initial access,,
4002,aace5268579b1f3ff9b96e751c2d9c90e4eaf308,ndrew Waterman <andrew@sifive.com>, 2017-03-15 01:18:39 -0700, , wip pmp,,
4003,b1b405404d9825a0bac8f72a5a3bc17f22965bbc,ndrew Waterman <andrew@sifive.com>, 2017-03-14 14:37:09 -0700, , set prv entering debug mode debug mode mostly behaves like mode approach avoids check debug bit permission check,,
4004,cf168e419bfde4f9306961f316b789b27ab5cccf,ndrew Waterman <andrew@sifive.com>, 2017-03-14 13:54:49 -0700, , support sfence.vma rs1 argument one little invasive flush specific entry tlb need reuse cam port since tlb lookup critical path wish avoid muxing another address simple data side datapath already carry rs1 tlb path amo address calculation trickier tlb lookup address come fetch stage trick temporarily redirect rs1 redirect instruction sfence.vma,,
4005,797c18b8db5798f39861309eb30fd98127cc4042,enry Cook <henry@sifive.com>, 2017-03-23 21:55:11 -0700, , make requirement failure verbose 608 tilelink verbose requires xbar diplomacy verbose requires,,
4006,bd08f10816e93ab8d592841a9bd84977045b86ca,esley W. Terpstra <wesley@sifive.com>, 2017-03-23 18:19:04 -0700, , tilelink2 make sink optional 607 tilelink2 make sink optional cachecork add special case sink,,
4007,19eb9b6906ca66fe47dd71dc2b4b08ae00bc7229,esley W. Terpstra <wesley@sifive.com>, 2017-03-23 16:28:32 -0700, , l1tol2 put flow exit 606 xbar connects largest component design core bank already full buffer core side however valid path going come back ready path putting flow also output l1tol2 cut path half cost ipc,,
4008,055b8ba1f019c8c2372f7abe36f2fd2de7c1fe15,enry Cook <henry@sifive.com>, 2017-03-22 14:38:33 -0700, , rocket avoid preserve traversal order 603,,
4009,4f78eafbdf10c1b0c6d19edbe7e6a50e9135d410,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 14:59:11 -0700,602, merge pull request 602 ucb bar mmio pipeline pipeline mmio,,
4010,76f083b469d7e594cef2f11520d59b740e75d6e8,ndrew Waterman <andrew@sifive.com>, 2017-03-21 14:15:16 -0700, , fifofixer channel message channel response,,
4011,3609254e4adb9a56ba6fc8e87b11e1666bae6d04,ndrew Waterman <andrew@sifive.com>, 2017-03-21 13:52:06 -0700, , structural hazard mmio store response stall though,,
4012,5eae7e1da46a1bd313dd7f6274b3b8d665217304,unsup Lee <yunsup@sifive.com>, 2017-03-21 09:03:50 -0700, , make dcache s1_nack conservative pipelined mmio request,,
4013,4c00066746b127fbe1aa32585740486ff9ea97a3,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 20:58:07 -0700, , rocket describe dcache two client fifo cached,,
4014,81d717e82f6b37f439e15a8136ad996ec61b4719,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 18:52:03 -0700, , coreplex guarantee fifo tile need,,
4015,198afddb4b3a1e2d762eede595206364a6dbcb36,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 16:29:03 -0700, , tilelink2 add fifofixer,,
4016,c33f31dd3cece314309f02f9c86dd8646ee3a9f8,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 15:42:09 -0700, , tilelink2 rammodel weaken fifo requirement check,,
4017,930438adba90c867077507831841734c9875232d,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 15:30:58 -0700, , tilelink2 sourceshrinker destroy fifo behaviour,,
4018,fd521c56a672de4b76f86a70ce0ad94d3d57a245,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 15:15:54 -0700, , tilelink2 add client side fifo,,
4019,d4c9c13fb44001bf9b7cd53137e0adc48496e270,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 15:23:34 -0700,600, merge pull request 600 ucb bar monitor spec update monitor spec,,
4020,4eef317e8491b120d4fb9ec1f6cb2372a5209f4b,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 14:48:51 -0700, , registerrouter support device gap,,
4021,431cb41e270b9eceb345ba9203a2cb6c23e28bcf,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 13:41:29 -0700, , tilelink2 parameter clarify client minlatency,,
4022,04892fea013939b6a44ca9d9c2d75e5de5fe7381,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 13:41:19 -0700, , monitor support early ack,,
4023,278f6fea24239cafb77533b3ed56c4a9810c4f3a,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 13:27:24 -0700, , tilelink2 define request response based spec,,
4024,778e189bbad78a63f50b6c69c231bffb77ec2824,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 11:44:13 -0700, , monitor probeackdata releasedata may carry error,,
4025,48c7aed4e175871a9c5798272072ac0a4fbf328a,esley W. Terpstra <wesley@sifive.com>, 2017-03-20 11:34:19 -0700, , monitor probe supported client legal,,
4026,5a50acfd9d97c4f2f25da623099249816cbbdaa8,esley W. Terpstra <wesley@sifive.com>, 2017-03-19 18:49:11 -0700,595, merge pull request 595 ucb bar ignore ignore,,
4027,0c92283a6112a72bf3997aebf226068753b4751a,esley W. Terpstra <wesley@sifive.com>, 2017-03-19 17:18:50 -0700, , rocket icache tie ready,,
4028,c9459fe4eb6b49af76a48f9e7b0dd032e71d8bdf,esley W. Terpstra <wesley@sifive.com>, 2017-03-19 17:02:24 -0700, , tilelink2 xbar use unnecessary port,,
4029,7971947d6c19f79c01c84164ca6ae788ac8ddf8c,esley W. Terpstra <wesley@sifive.com>, 2017-03-19 16:34:23 -0700, , tilelink2 monitor inspect bit valid forbidden,,
4030,a4ca424a2245dd8af5dc93dcc21541bd2d3fcba6,esley W. Terpstra <wesley@sifive.com>, 2017-03-18 22:24:20 -0700, , ahbtotl finally get error signal right 594,,
4031,d4272db067162da7cae65977ae1cdc2e283f113c,esley W. Terpstra <wesley@sifive.com>, 2017-03-18 04:14:50 -0700, , travis run job 593 run time cause test time double past 50minute build deadline fixed,,
4032,f6daa782d3926389f379d5c5c686f9868fce39fc,esley W. Terpstra <wesley@sifive.com>, 2017-03-17 19:34:40 -0700, , ahbtotl fix order update d_pause 592,,
4033,dcc9827ab4c23cfb22eead14babdd2f5972c39ff,egan Wachs <megan@sifive.com>, 2017-03-17 15:36:10 -0700, , rename prci.scala clint.scala 591 internals renamed changing top level name match,,
4034,db55a1d75530091fc9a249b056c479c9de318dd9,esley W. Terpstra <wesley@sifive.com>, 2017-03-17 11:00:49 -0700, , fragmenter fix bug underlying device support larger burst 589,,
4035,eb953c40f0a7b06119b6664a4b2ae06d08ae0109,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 20:55:39 -0700,587, merge pull request 587 ucb bar ahb fix ahb rewrote tltoahb avoid retracting request stall,,
4036,9b5b3279a66852a466b9f6788110f72ae327e731,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 18:18:29 -0700, , ahbtotl report error idle cycle,,
4037,5efd38bf971790e38e6ebc4ac84a34c40fd531a4,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:35:30 -0700, , apb put aflow option regression,,
4038,882a7ff8ffbc70577cc9ffb7a27330ab50b8400e,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:34:28 -0700, , tltoapb use standard aflow parameter name,,
4039,e31b84af33cf809b58363f081f7a82f31381bf2e,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:32:17 -0700, , axi4 use common bufferparams,,
4040,ca2c709d2983b11f00ca00d7c317e5a761d0e255,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:19:36 -0700, , tlbuffer move tlbufferparams,,
4041,778c8a5c9751f8c7262b710c8e2db286d2d9de7f,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:17:05 -0700, , toahb appease ahb vip,,
4042,963d244094bf40d202958162a06f7e027c4a3ae9,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:13:57 -0700, , unittest try aflow setting tltoahb,,
4043,604a164b97fdbe8f0fd631ab3c153305d67bdf4f,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 15:10:54 -0700, , tltoahb rename parameter aflow,,
4044,bb4957536805607a7545878ec098be5a0eb8bd4c,esley W. Terpstra <wesley@sifive.com>, 2017-03-16 14:36:30 -0700, , ahb rewrote tltoahb avoid retracting request stall,,
4045,4f5f686c7ed1011d8cc45ab277a65556214a8d72,enry Cook <henry@sifive.com>, 2017-03-15 18:09:26 -0700, , bump riscv tool 586,,
4046,625919722cfa91a8030965b3f15132c02b4ff75b,esley W. Terpstra <wesley@sifive.com>, 2017-03-14 19:28:09 -0700,584, merge pull request 584 ucb bar ahb ahb master port support,,
4047,c95c2ca9c83397e335c321c353ced2f9c300e584,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 16:24:57 -0700, , ahb include bridge unit test,,
4048,0c5fd760892fc1bff5d6c7be18a05dcd3f701a2b,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 15:06:51 -0700, , ahb implement totl bridge,,
4049,7f71df09255c1ba046875e3c0586d14c521e1b88,esley W. Terpstra <wesley@sifive.com>, 2017-03-14 10:28:52 -0700, , apb better test coverage,,
4050,5885bf29b5c77dc6583612e582edc934f81e3a21,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 16:09:42 -0700, , axi4 improve test harness,,
4051,d98fd942f165d2a0293dd6ed5e5117650bbf2e1e,esley W. Terpstra <wesley@sifive.com>, 2017-03-14 17:37:41 -0700, , tilelink2 optimize supportsx check circuit,,
4052,3c5c877409a45155f41a08898911771e6176a86c,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 19:55:27 -0700, , tilelink2 make tlbuffer api flexible,,
4053,6fc3ec3d63f01a173a36d45c0e5ef9ddc8812d9e,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 16:03:21 -0700, , tileink2 add testram zero delay ram useful testing tlram always answer cycle need ram answer,,
4054,e9c694522bfa22e54fc8485bf5ad07d803240c66,enry Cook <henry@sifive.com>, 2017-03-14 13:20:19 -0700,578, merge pull request 578 ucb bar priv 1.10 privileged architecture update,,
4055,bb0390630cd09e2c5db71d00964bfdd9d35d5965,enry Cook <henry@sifive.com>, 2017-03-13 21:40:12 -0700, , merge branch master priv 1.10,,
4056,1322a02637f4d1abd8eb0c43200f6971e195c723,eway Colin <colin4124@gmail.com>, 2017-03-14 11:36:53 +0800,571, fixed hasti handle master one slave 571 576,,
4057,4eb261c895b7b1ad5d1ae0092c6bf0fcec8addd8,enry Cook <henry@sifive.com>, 2017-03-13 15:31:51 -0700,582, merge pull request 582 ucb bar fuzzing fuzzer enhancement,,
4058,d6f571cbbb5debc2b0b584203aea2cdc02bb7e67,ndrew Waterman <andrew@sifive.com>, 2017-03-13 14:49:46 -0700, , implement mstatus.tsr,,
4059,1fea0460ba014847232f00c1ef8a3a0c602c2fe6,ndrew Waterman <andrew@sifive.com>, 2017-03-12 20:42:51 -0700, , support superpage entry tlb,,
4060,2d267b49400bde88e6bb066cf1a039ddd42e8b0a,ndrew Waterman <andrew@sifive.com>, 2017-03-11 19:29:25 -0800, , support corner case tlbpermissions crap yes set set empty,,
4061,90b5cc96cb3ed742b25a206f0dc4abcef268c9ca,ndrew Waterman <andrew@sifive.com>, 2017-03-11 19:28:59 -0800, , gracefully handle empty port addressdecoder,,
4062,c84755985396fd568ebd3b80398f4ff62d9ee19a,esley W. Terpstra <wesley@sifive.com>, 2017-03-10 15:13:17 -0800, , tlb add helper api determine homogeneous page permission,,
4063,eaf474a08103ed61116a4bd94306ea469d095913,esley W. Terpstra <wesley@sifive.com>, 2017-03-13 13:16:17 -0700, , lfsr use random intial value start register need make sure initialize randomly stuck,,
4064,fe287864ef6e13510ac26c0a7d36b67ccbfc44bb,enry Cook <henry@sifive.com>, 2017-03-13 13:13:30 -0700, , bump firrtl,,
4065,1a3fec61c00e7ddad1f17a2325c941ed08e2df16,enry Cook <henry@sifive.com>, 2017-03-13 11:59:18 -0700, , merge branch master priv 1.10,,
4066,d2da33e4b162fe862f0cb057ccfe55a979a1b251,esley W. Terpstra <wesley@sifive.com>, 2017-03-11 02:53:11 -0800, , fuzzer use different lfsr seed based simulator seed,,
4067,bb6108abd5a1929e94929eb94d2e4d00f1cab88f,esley W. Terpstra <wesley@sifive.com>, 2017-03-10 17:10:41 -0800, , test include random delay,,
4068,0c7fb8739062cb663cdae619d56484cf5d88aac3,esley W. Terpstra <wesley@sifive.com>, 2017-03-10 16:48:57 -0800, , tldelayer insert noise invalid cycle,,
4069,1c6dde8c15c7aca3bb98c650c65becbce62784bf,acob Chang <jchang@sifive.com>, 2017-03-10 22:26:38 -0800, , make parameter tltoahb tltoaxi4 accessable 581,,
4070,dbc8f4b30bc970d3a55ef5be19a4dce8a4b3d08b,enry Cook <henry@sifive.com>, 2017-03-09 18:56:54 -0800, , last done,,
4071,380c10f7bd702fc879928420d6b93d588228b775,ndrew Waterman <andrew@sifive.com>, 2017-03-10 14:00:36 -0800, , zap conflicting tlb entry preparing superpage support superpages create possibility two entry tlb may match corresponds software bug return complete garbage must return either old translation new translation compatible mux1h approach flush tlb report miss duplicate entry,,
4072,b24c43badb811c4cf4d755905b84584759e43e9a,ndrew Waterman <andrew@sifive.com>, 2017-03-09 16:49:02 -0800, , double count release traffic perfctrs,,
4073,63f8ce36f6f5b3e5f0bdb77944905a929ffdc390,ndrew Waterman <andrew@sifive.com>, 2017-03-09 16:48:28 -0800, , avoid exception groundtest setting accessed bit,,
4074,4f8f05d6352246ad8da128441181557938e208fc,ndrew Waterman <andrew@sifive.com>, 2017-03-09 00:28:19 -0800, , add performance counter facility,,
4075,e57ee2692de1ca805942a2c3e942c3c46ce8c26a,ndrew Waterman <andrew@sifive.com>, 2017-03-09 12:46:39 -0800, , bump tool,,
4076,33b6d483769a131608c65f54158eb44ea2329824,ndrew Waterman <andrew@sifive.com>, 2017-03-09 12:37:20 -0800, , fix haltnot reporting previously always returned,,
4077,24a2278fc40d0a335d5a490e78babf3f2ea9bde8,ndrew Waterman <andrew@sifive.com>, 2017-03-07 14:33:51 -0800, , perform illegal instruction detection stage simpler reduces would become critical path commit stage make easier support mbadinst csr implemented,,
4078,7668827741de59bc68c9ae7c92fac7f8c254d22c,ndrew Waterman <andrew@sifive.com>, 2017-03-06 15:03:14 -0800, , support unrolling integer divider,,
4079,74d8d672bf84389e4cfab65775bb2f3950c05ea2,ndrew Waterman <andrew@sifive.com>, 2017-03-05 23:01:07 -0800, , improve btb critical path slight accuracy cost make entry fully associative lower bit full address,,
4080,11c8857b5de30ada566b771b3114e5908d2793ad,ndrew Waterman <andrew@sifive.com>, 2017-03-05 21:43:20 -0800, , read ram stall,,
4081,db0a02b78e594febe6e4767caa872261c1e4be4b,ndrew Waterman <andrew@sifive.com>, 2017-02-27 14:27:19 -0800, , wip priv 1.10,,
4082,43dea38ee961eb676a934e0696762ffb09f4d0b0,esley W. Terpstra <wesley@sifive.com>, 2017-03-08 00:19:09 -0800, , dcache need bit within beat select right word 575 confirmation fixed problem,,
4083,603b8af2eb2832c85ef48e3616faadf77e55c1e5,ndrew Waterman <andrew@sifive.com>, 2017-03-07 17:26:09 -0800, , canonicalize bit result various pipeline redundant new scheme add reason,,
4084,f505aba1acd394c327a536fdea469f809a574c9b,ndrew Waterman <andrew@sifive.com>, 2017-03-07 17:25:19 -0800, , use snan value flw like single precision ops,,
4085,cc389bea90733d8c4171295360aa3f90e871646b,ndrew Waterman <andrew@sifive.com>, 2017-03-07 17:23:06 -0800, , fix register representation fdiv.s fsqrt.s result zero extending double precision zero recoded format spilled reloaded fsd fld original value destroyed instead set msb represents snan spilled single precision number preserved nan payload,,
4086,4af437fdabe749f7d7075a3ab2be745a0f7c03b5,enry Cook <henry@sifive.com>, 2017-03-07 01:56:15 -0800, , vlsi_mem_gen 572,,
4087,d0ae08758731069db82d7f8b8f9ddf336404f375,enry Cook <henry@sifive.com>, 2017-03-06 21:35:45 -0800, , rocket allow scratchpad address configurable 570,,
4088,229fb2251ddd3081d65aaf53359054e77cc9e22d,enry Cook <henry@sifive.com>, 2017-03-06 16:36:03 -0800, , coreplex hack fix tile dedup 569,,
4089,33ffb623261d13422c141b0402f4e1d1f90a4dca,enry Cook <henry@sifive.com>, 2017-03-03 12:46:11 -0800,568, merge pull request 568 ucb bar elide empty int ext elide node,,
4090,676974281ab5d9af2bb7ec7d44e1ac82759b6e09,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 02:54:48 -0800, , rocket describe dcache scratchpad memory,,
4091,1eeaa390c6b663101e011512ebf7398b5ccddd7d,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 02:45:11 -0800, , diplomacy output json formatted version dts,,
4092,0178248551f0147c9bfd572d64b9f1a0601554ff,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 02:04:17 -0800, , diplomacy evaluate,,
4093,8e4f348ddad621fb6c308fdfeba6751b80e61f88,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 00:48:26 -0800, , rocket mmu print dts,,
4094,7660be039c999c4623847a19f1d27d292358f272,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 00:47:50 -0800, , rocketchip add withtimebase set rtc frequency,,
4095,57a329408c974e9f29b1652262be66ca42e7608c,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 00:28:55 -0800, , elide node,,
4096,46369850cf05cd07b05cffc739c742790cc561d5,esley W. Terpstra <wesley@sifive.com>, 2017-03-02 21:51:51 -0800,567, merge pull request 567 ucb bar dts dts device tree output,,
4097,4535de2669369affd4e8b076346a12be8d56f16f,esley W. Terpstra <wesley@sifive.com>, 2017-03-02 13:37:25 -0800, , rocket use diplomatic interrupt make possible plic work heterogenous core,,
4098,d3c5318714fa5ee5084afe17dcad12291694002c,esley W. Terpstra <wesley@sifive.com>, 2017-03-02 11:02:35 -0800, , build remove obsolete config string,,
4099,93ca555c20f86660d667bebd1a45dd45583b1d3b,esley W. Terpstra <wesley@sifive.com>, 2017-03-02 13:33:05 -0800, , intxing support configurable sync depth,,
4100,637bc6c3a71d13dcb5e98e18d5ea903df54e514d,esley W. Terpstra <wesley@sifive.com>, 2017-03-02 13:32:42 -0800, , coreplex pretty print discontiguous range properly,,
4101,7ff9f88ad7972ba81c492ce992aced116ff82b9b,esley W. Terpstra <wesley@sifive.com>, 2017-03-01 21:57:00 -0800, , rocket connect interrupt map plic clint,,
4102,38489ad9b0ed8d4dc404921ce90e52115fb740d6,esley W. Terpstra <wesley@sifive.com>, 2017-03-01 18:23:28 -0800, , tilelink2 bring intnode parameter current standard,,
4103,5bd9f18e5b581c4caf80dabc06634624df4b56a9,esley W. Terpstra <wesley@sifive.com>, 2017-03-01 16:47:10 -0800, , rocket add dts cpu description,,
4104,cfd367248f69a5162a6106cfbce6fa85a3c34625,esley W. Terpstra <wesley@sifive.com>, 2017-03-01 00:03:01 -0800, , rocketchip add blind port dts,,
4105,9a5e2e038ba921e3f66414b7f907047b44821986,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 23:12:36 -0800, , uncore add dts meta data device,,
4106,0b950b5938bb9e0443f5d6973db8e1e0a131dd93,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 22:34:24 -0800, , coreplex bind assigned resource,,
4107,7f6a250dbf59d56573bef593a89fbeb10211fa06,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 19:49:39 -0800, , tilelink2 add hook resource,,
4108,e322692d164162f80b70fbc696703216cb072a12,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 19:48:24 -0800, , diplomacy add devicetree renderer,,
4109,c01a74f4a0370153ff7cbb86af1fa810e822696d,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 17:50:54 -0800, , diplomacy add addressrange conversion addressset,,
4110,bb70b1a3c33939b8db342339152a7362fdc81ebc,esley W. Terpstra <wesley@sifive.com>, 2017-02-28 14:41:49 -0800, , diplomacy add resource tracking,,
4111,3a55a1afae4a9cf0dafb3c0c165bad337a993784,enry Cook <henry@sifive.com>, 2017-03-02 11:14:07 -0800,562, merge pull request 562 ucb bar periphery adjustment periphery adjustment,,
4112,9544b8007e7102b029c74edafd4f0f17a7b1bb64,enry Cook <henry@sifive.com>, 2017-03-02 10:41:26 -0800, , bump chisel3,,
4113,9ce6898d469b8403b076473146e38c68ea632f7b,enry Cook <henry@sifive.com>, 2017-03-01 16:58:29 -0800, , firrtl bump firrtl,,
4114,42cc61a80c23acae2220351fae1170d7da6092c1,enry Cook <henry@sifive.com>, 2017-03-01 16:38:51 -0800, , merge branch master periphery adjustment,,
4115,859416de73ba1d8fb3fe0963d169dcdeeb5e97fa,dwardcwang <edwardcwang@users.noreply.github.com>, 2017-03-01 15:54:34 -0800, , show build riscv tool parallel 530 make easier build riscv tool faster multicore machine,,
4116,9bfcb40cb4f1b7fd1adf6014f30cb55f040242f0,enry Cook <henry@sifive.com>, 2017-02-27 20:18:28 -0800, , util majority set bools,,
4117,6958f05a85bb08ecf33a1b5292ee0a98aa727c76,enry Cook <henry@sifive.com>, 2017-02-27 19:40:55 -0800, , merge remote tracking branch origin master periphery adjustment,,
4118,d1bb82a1f82095cf85bc14e1c3819003e4ee4622,ack Koenig <jack.koenig3@gmail.com>, 2017-02-27 19:38:23 -0800, , bump chisel3 firrtl 566 particular bump allows chisel record firrtl bundle field name start digit mainly effect removing double trying digit name record,,
4119,62f5727bc677b4986b6a3d3f33111fb2cf5645c9,enry Cook <henry@sifive.com>, 2017-02-27 19:19:41 -0800, , periphery socbusbytes,,
4120,dfa61bc48709a7733b73d24eb81acc2da227cfd4,ndrew Waterman <andrew@sifive.com>, 2017-02-25 02:54:42 -0800, , standardize data.holdunless make api idiomatic holdunless instead holdunless add new seqmem api readandhold corresponds common use holdunless,,
4121,fd972f5c67cb8cabb2663e9f3da6f7eb6913f3e1,esley W. Terpstra <wesley@sifive.com>, 2017-02-24 21:01:56 -0800, , icache back pressure unnecessary 564 icache back pressure unnecessary icache require response arrives request,,
4122,35877e6ec122ce19f923e29a3e808f9ae1bc0ada,enry Cook <henry@sifive.com>, 2017-02-24 10:37:41 -0800, , merge branch master periphery adjustment,,
4123,87d909e9966097e590945cb6a06c01e91bdfa45b,eway Colin <colin4124@gmail.com>, 2017-02-25 02:37:26 +0800, , fix hastitestsram byte hsize 563,,
4124,a281ad8ad232f770dd051eddf955e505f275ef58,enry Cook <henry@sifive.com>, 2017-02-23 14:25:17 -0800, , rocketchip rename periphery port,,
4125,6c3011d513c035bd58825420467aa0dfeaf266dc,enry Cook <henry@sifive.com>, 2017-02-23 11:48:49 -0800, , periphery make external interrupt uint rather vec bool,,
4126,c01aec925922077a475329e10ee13f96d3d6c64e,esley W. Terpstra <wesley@sifive.com>, 2017-02-22 18:41:06 -0800, , tilelink2 support unused intxing,,
4127,735e4f8ed6a63ec5ce786f1711f9de91fd7283d8,esley W. Terpstra <wesley@sifive.com>, 2017-02-22 17:05:22 -0800, , diplomacy use instead vec make possible bundle different width previously widen bundle passing node widest possibility would mean two source field end,,
4128,027d6247b6eebb8ccbccd283011516e7caad5e30,enry Cook <henry@sifive.com>, 2017-02-22 11:28:04 -0800, , diplomacy silence warning 560,,
4129,45d016a76f155900d2e267072b804c20100dafb1,ack Koenig <jack.koenig3@gmail.com>, 2017-02-17 20:52:18 -0800, , bump chisel3 firrtl 557,,
4130,6ea35125d4442e6587ba1c8c26e211780f5ad91f,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 20:31:56 +0100,556, merge pull request 556 ucb bar rational config rational config,,
4131,9153a9a7335f319a8d45f912898c4d8695168e08,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 19:34:44 +0100, , clockdivider add doc appease reviewer ... even though mean delay hour,,
4132,3931b0faff5e77b02a1e27215519d789c2ca5209,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 15:15:41 +0100, , coreplex assume run slower,,
4133,5045696f92a74a76400a1cc321723ce1a7d5aef1,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 14:16:45 +0100, , tlrational test corner order ensure verilator happy launch clock clock divider sadly doe follow spec wrt derived clock see verilator manual section generated clock,,
4134,91d1880dbf63696baa29d80e1f1576d8ba19b98b,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 11:49:35 +0100, , clockdivider2 fix launch alignment clock vcs chisel lead non determinism due shitty verilog ordering semantis using ensures clock posedges fire concurrent register update see gotcha sequential logic requires blocking assignment verilog systemverilog gotchas stuart sutherland mill,,
4135,924afebbd997e8351d5f33fb74dfcd82eb1c2084,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 04:19:00 +0100, , tilelink2 make tlrational configurable direction,,
4136,bb334a2cf584b1a5a401fdeaa80307b65cdcadd1,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 03:55:46 +0100, , util add fast2slow direction option rational crossing manually specify side crossing slow move register fully clock domain,,
4137,e51609aec01133e74025324bb16743c32caed615,esley W. Terpstra <wesley@sifive.com>, 2017-02-17 03:35:46 +0100, , build support waveform debug using opensource tool vcs free neither vcd format fortunately verilator gtkwave free ... faster patch add target run regression test fst run asm test fst ... create opensource compatible fst waveform gtkwave,,
4138,abe344a1a4713ec766128f3dcd5314d187f3bdbf,esley W. Terpstra <wesley@sifive.com>, 2017-02-13 00:18:47 +0100, , tilelink2 fuzzer support read mode 555,,
4139,5fc44bbcda9c5705fcec48a86c70047f283095a8,acob Chang <jchang@sifive.com>, 2017-02-10 10:19:22 -0800, , add externalin externalout property node indicates whether edge external 554,,
4140,e8c8d2af7141102adf8ccc65b929e740ce7ce189,enry Cook <henry@sifive.com>, 2017-02-09 13:59:09 -0800, , heterogeneous tile 550 fundamental new feature added tile package package intended hold component usable across different type tile future location tl2 rocc accelerator new diplomatic version intra tile interface adopted modulename params convention code base inconsistent name case class provide parameter module settled calling modulename params distinguish config.config far applied mostly case class defined within rocket tile defined nested case class containing case class component tile cache core allows parameter vary per tile defined parameter varied per core defined l1cacheparams trait defining parameter common cache made concrete different derived case class defined rockettileskey sequence one every tile created provided example making heterogeneous chip two core one big one little change legacy code moved package util l1metadata moved package tile legacy cache agent removed longer share metadata array implementation legacy groundtests life support additional change got rolled along way rocket fix critical path btb index bit pgidxbits coreplex tile connected via groundtest updated use tileparams tilelink cache cork requirement relaxed allow cacheless master,,
4141,f9acd4988c23364bf84ea3f09b2f6f708076a8bd,enry Cook <henry@sifive.com>, 2017-02-09 11:56:38 -0800,551, merge pull request 551 edwardcwang configdoc update config override documentation,,
4142,fc7838ff7bed53b392c3408eaf78d37e2f6080c3,enry Cook <henry@sifive.com>, 2017-02-09 10:09:30 -0800, , merge branch master configdoc,,
4143,fbefbb55493edd586b8f91913cb4fbca3a1941a4,enry Cook <henry@sifive.com>, 2017-02-09 10:09:16 -0800,552, merge pull request 552 ucb bar fix func fix absolute value,,
4144,25db3d36c4c1f5013b49662cd8a9fbdd1fc381fb,dward Wang <edward.c.wang@compdigitec.com>, 2017-02-08 15:26:01 -0800, , update config override documentation per http github.com ucb bar rocket chip pull 507,,
4145,307e0ca9c02132c65e84ce5e4d1c4a767370d39f,im Lawson <ucbjrl@berkeley.edu>, 2017-02-08 15:00:43 -0800,491, fix absolute value ucb bar chisel 491 32885ac return type argument add cast uint,,
4146,69f4c1a1447854e91f745dccd41dfab90f1df728,esley W. Terpstra <wesley@sifive.com>, 2017-02-04 15:59:50 -0800, , addressdecoder support addresssets infinite bit 547,,
4147,71f2445c62a51303697340cd05f4357722d20e42,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 19:49:56 -0800,546, merge pull request 546 ucb bar dev zero dev zero,,
4148,d1744a566780ebd89f573d180343a9a638f24889,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 19:00:08 -0800, , coreplex zero memory channel also allowed,,
4149,a3e56cfa5ed958a191f36a0d8bc2309af94cc11f,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 17:18:20 -0800, , rocketchip add zero device memory subsystem,,
4150,b240505a1526eea51811fc985aa369a580333b7a,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 16:55:44 -0800, , rocketchip move memory channel xbar coreplex rocketchip want keep bank split outer soc furthermore channel might different memory subsystem like ddr hmc zero rocketchip,,
4151,fc9ea62d38ac49813975e494cf5a376a08011b2e,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 16:21:33 -0800, , handy container differently parameterized bundle,,
4152,7afe383db3fa4ff76719c78517560211e61fd18c,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 16:21:09 -0800, , ecc detect uncorrectable error also sec,,
4153,7aba066e6755c844d478a00b54c6f05d07ed05a2,esley W. Terpstra <wesley@sifive.com>, 2017-02-03 16:20:27 -0800, , tilelink2 add tlzero dev zero suitable putting behind locked cache way,,
4154,93b2fa197ef3f0cc6b2d5940e2c09fa8dbb160b3,esley W. Terpstra <wesley@sifive.com>, 2017-02-02 19:24:55 -0800, , artefact output 545 build stop using empty .prm file generator general purpose mechanism creating elaboration artefact,,
4155,094b3bc2b14a98bdd035dd84f809e6d850b80430,acob Chang <jchang@sifive.com>, 2017-02-02 14:56:23 -0800,544, merge pull request 544 ucb bar jchang added access function,,
4156,83a83c778a8a72d1f0d195e9c8e3d09bc5d0be54,acob Chang <jchang@.sifive.com>, 2017-02-02 10:35:35 -0800, , added range function idrange added source accessor function tledge,,
4157,8225676a860278ec6da9959cdc46d1188ed9cdfe,ndrew Waterman <andrew@sifive.com>, 2017-02-01 22:40:55 -0800,76, fmin snan fmin qnan qnan return canonical nan see http github.com riscv riscv isa sim issue,,
4158,75edf42323b38f7da5f5ddff296eccebdc5113bf,ndrew Waterman <andrew@sifive.com>, 2017-02-01 22:40:01 -0800, , set xpie xret setting xpie instead benign bug still bug,,
4159,b2ee5e7d384febd087ded8a2995fda83d8d9cec0,esley W. Terpstra <wesley@sifive.com>, 2017-01-31 17:16:43 -0800,540, merge pull request 540 ucb bar dedup dedup rocket,,
4160,9ca8f514c0d52210e8fb85c5478bcd287ab7868b,esley W. Terpstra <wesley@sifive.com>, 2017-01-31 14:45:11 -0800, , rocket creating bundle object also break dedup,,
4161,e1577bb06ecb9896492aefc24bc511d7f162b38b,esley W. Terpstra <wesley@sifive.com>, 2017-01-31 13:55:21 -0800, , chisel3 bump chisel3 work deduplication,,
4162,e5af59db680a81cee5d65ef6c00fa5512f69ca5b,esley W. Terpstra <wesley@sifive.com>, 2017-01-31 13:54:02 -0800,472, rocketchip work around ucb bar chisel3 472,,
4163,9c0cc6fdf480efa18a2a4119e6a6e0dfa9235e8e,esley W. Terpstra <wesley@sifive.com>, 2017-01-30 15:39:04 -0800,537, merge pull request 537 ucb bar bank together bankedl2config use lazymodule bank,,
4164,dc66c8857fec7adaa513b104cadc791ec4c2b09a,esley W. Terpstra <wesley@sifive.com>, 2017-01-30 14:25:12 -0800, , diplomacy robust using java introspection error occures object might partially initialized want still able get nice name error message,,
4165,280af9684be28f214b18c2c9641a944abfc81ede,esley W. Terpstra <wesley@sifive.com>, 2017-01-30 14:02:59 -0800, , bankedl2config use lazymodule bank make much easier banked coherence manager support cross bank functionality like common control port example,,
4166,b567a2a35658e8bfd115cbfc924b53a3a8a0aad8,enry Cook <henry@sifive.com>, 2017-01-30 11:19:33 -0800,536, merge pull request 536 ucb bar diplomacy star node diplomacy add support flexible edge,,
4167,f7f52cc722408a0838bef7326303aade5420ba14,esley W. Terpstra <wesley@sifive.com>, 2017-01-29 17:25:14 -0800, , diplomacy restore monitor functionality,,
4168,972953868cd100d22f8e2513d72ad562bb496af7,esley W. Terpstra <wesley@sifive.com>, 2017-01-29 15:17:52 -0800, , uncore switch new diplomacy node api adapter work multiple port patch change,,
4169,4d646939b02284f0127f5bfa46a4513327c74369,esley W. Terpstra <wesley@sifive.com>, 2017-01-29 13:55:53 -0800, , diplomacy make flexible port adapter possible,,
4170,24ee7f45f5b889002d9580710853cb1bf1648791,esley W. Terpstra <wesley@sifive.com>, 2017-01-29 11:16:00 -0800, , rocketchip pas variable l1tol2 connection coreplex,,
4171,d5fa159063b23de0a2c19918a69d2e81e7b34fc4,esley W. Terpstra <wesley@sifive.com>, 2017-01-28 21:20:34 -0800, , diplomacy add support flexible edge,,
4172,03f2fe02ace1fb538f1883d78da48c9858bdaac4,esley W. Terpstra <wesley@sifive.com>, 2017-01-27 17:09:43 -0800, , coreplex support rational crossing 534,,
4173,61fbe62112a5fb816df67dc77a9636f4d16c47f2,ichard Xia <richardxia@richardxia.com>, 2017-01-27 13:04:15 -0800, , ignore built firrtl.jar 532,,
4174,19c58630d2085c18c9104af495128c8c94a96279,esley W. Terpstra <wesley@sifive.com>, 2017-01-26 22:30:04 -0800,533, merge pull request 533 ucb bar rational crossing rational clock crossing,,
4175,830d01329d909612daa24e97b46fb3279bffcb11,esley W. Terpstra <wesley@sifive.com>, 2017-01-26 21:27:34 -0800, , add documentation,,
4176,fc3b72084f865b5b29cd67b7210a8152e8d9a021,esley W. Terpstra <wesley@sifive.com>, 2017-01-26 15:15:48 -0800, , tilelink2 add rational clock crossing adapter,,
4177,4b70386393b995ed82992c3093df9a03d033b7b0,esley W. Terpstra <wesley@sifive.com>, 2017-01-26 14:32:27 -0800, , asynccrossing disambiguate file name,,
4178,5cf4b0632d641a7605de9de8d8535af10894a0e4,esley W. Terpstra <wesley@sifive.com>, 2017-01-26 14:31:12 -0800, , clock crossing related clock domain,,
4179,1285fa909fcf55cf1ff70ba902696e78105326a9,ack Koenig <jack.koenig3@gmail.com>, 2017-01-26 17:29:26 -0800, , bump chisel firrtl 531,,
4180,3c1dac8c68e9b11935f419db514d341adcc89ec5,im Lawson <ucbjrl@berkeley.edu>, 2017-01-26 11:11:14 -0800, , match chisel3 use rootproject lib unmanagedbase 526 anticipates ucb bar chisel3 448. rocket chip version chisel3 extra copy chisel3 lib may removed,,
4181,0fe2899c74c1b14cc0405a32ec5d808f7a124469,enry Cook <henry@sifive.com>, 2017-01-25 12:10:49 -0800, , tracegen remove tl1 noisemaker use io.finish catch simulation exit 528,,
4182,d1dedd25e7063d643163013cefa22396f1d89c81,esley W. Terpstra <wesley@sifive.com>, 2017-01-24 18:59:07 -0800,529, merge pull request 529 ucb bar physical optimization physical optimization,,
4183,6ff35a387a069819bfd9326874cb68c8fbf3b7a7,esley W. Terpstra <wesley@sifive.com>, 2017-01-23 18:03:29 -0800, , tilelink2 disable bypass toaxi4 whenever possible,,
4184,64e1de751d1321d263922b1fb5e508f3f41a377b,esley W. Terpstra <wesley@sifive.com>, 2017-01-23 17:54:27 -0800, , axi4 add minlatency parameter,,
4185,46cdfc2b45835234573f6ac89aac5e9a9e576cfb,esley W. Terpstra <wesley@sifive.com>, 2017-01-24 18:10:37 -0800, , diplomacy find name lazymodules also seq member value 527,,
4186,3fc55298ef7312ea05ff131217949eac76730ddb,esley W. Terpstra <wesley@sifive.com>, 2017-01-22 11:06:20 -0800, , coreplex provide coherence manager geometry information,,
4187,d4b3a0f0beaa1bea08b4b43b3b901cc7e4a4160c,esley W. Terpstra <wesley@sifive.com>, 2017-01-22 00:58:55 -0800, , diplomacy support given bit addressdecoder,,
4188,c0b6d3137727c3c6dc1a3cf88c7ffa5356082f81,esley W. Terpstra <wesley@sifive.com>, 2017-01-21 16:52:40 -0800, , tilelink2 delayer adapter useful unit test,,
4189,b3ef146805bd53f4573aa80ca797e22cb7ecfe18,esley W. Terpstra <wesley@sifive.com>, 2017-01-21 14:53:51 -0800,523, merge pull request 523 ucb bar buffer move coreplex move tlbuffers socbus,,
4190,38c9ddffcc68f4d0c7370f346d6c70df1a54a15e,esley W. Terpstra <wesley@sifive.com>, 2017-01-21 13:23:07 -0800, , bankedl2 move tlfilter coherence manager let smart cache exclude set filtered,,
4191,dcadd5a006229db24cc91b9e8688b9e56e338844,esley W. Terpstra <wesley@sifive.com>, 2017-01-20 22:23:36 -0800, , coreplex move tlbuffers socbus,,
4192,e8ce32a15637fd1988f76bdd1554e84168c02947,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 20:00:51 -0800,515, merge pull request 515 ucb bar cache cork cache cork,,
4193,9dc7f180b6b87a97200124738f7decbe7425aced,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 18:36:39 -0800, , diplomacy support zero port node,,
4194,c0496fab29a717bc6510d5eea6753bc1ddc392da,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 18:34:31 -0800, , regression disable build time travis,,
4195,5d70265e8656a4825e5ef1cd273d6416aa8566d3,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 17:35:17 -0800, , rocket need cache line transfer size,,
4196,3a5e5a65f81fe02c7943a5405a262743dfff25ba,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 14:42:02 -0800, , coreplex support multiple memory channel via diplomatic trickery,,
4197,e7b35b4bb6ab995c162ef6c86df399416eb722d0,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 14:25:34 -0800, , diplomacy support multiple port behind blindnode,,
4198,258abc56297b9a33c24f68bb4429bd6c7ad08c25,esley W. Terpstra <wesley@sifive.com>, 2017-01-19 13:51:50 -0800, , coreplex enable stateless config,,
4199,4bdb2e5d6800d71c4a64507dd8c1d073248d4fd6,esley W. Terpstra <wesley@sifive.com>, 2017-01-17 20:39:24 -0800, , tilelink2 monitor releaseack source doe count,,
4200,fbf1073586988aca34c56b0b3776d48ba986edf3,esley W. Terpstra <wesley@sifive.com>, 2017-01-17 18:52:47 -0800, , tilelink2 cachecork terminate caching,,
4201,bf7823f1c8d6e89332395c3f9bc53c832b657691,esley W. Terpstra <wesley@sifive.com>, 2017-01-17 18:52:16 -0800, , tilelink2 split suportsacquire variant,,
4202,e03ba637f4477c9bbb0dc361e7383b44e8402150,enry Cook <henry@sifive.com>, 2017-01-19 12:49:58 -0800, , regression remove fancymemtest timing,,
4203,c1b7c84f090cef1d3c8ccc9c5a935a1b8318d227,enry Cook <henry@sifive.com>, 2017-01-18 18:15:24 -0800, , rocket bugfix look paddrbits early,,
4204,e0411c6cdec03a0927a4f32adfac401fe663fba0,enry Cook <henry@sifive.com>, 2017-01-18 17:50:14 -0800, , coreplex bugfix enable multicore configs via withncores,,
4205,307f938b882f56469ffdaea8bb57e2cdeeb595c9,enry Cook <henry@sifive.com>, 2017-01-18 12:48:58 -0800,517, rocket bugfix fix 517,,
4206,4fe75965a05db2079c999a0c583c29ee1e8d2766,egan Wachs <megan@sifive.com>, 2017-01-18 14:39:53 -0800,518, merge pull request 518 ucb bar dtm_regression jtag_dtm update regression run pas,,
4207,e22b01a6faa726f7248d7dcecaaea191197dcfca,egan Wachs <megan@sifive.com>, 2017-01-18 12:08:13 -0800, , jtag_dtm update regression run pas,,
4208,1b31dfa700be0ed3ce4611212d7a8c0c4e4e15cd,enry Cook <henry@sifive.com>, 2017-01-17 16:26:22 -0800,496, update sbt 13.12 514 close 496,,
4209,9a6634cd40085f2721a14950b5fe2ec464553f52,enry Cook <henry@sifive.com>, 2017-01-17 11:57:23 -0800, , add tlbuffers backends blind exit point 513 coreplex add tlbuffers exit point tile coreplex config withbootromfile,,
4210,74b6a8d02bf0fce82d5e6ee76069e2208c8e14a5,enry Cook <henry@sifive.com>, 2017-01-16 18:24:08 -0800, , refactor tile use cake pattern 502 rocket refactor tile cake pattern trait rocket cachedatabits etc rocket pas tledgeout implicitly rather relying val edge rocket frontend icache diplomatic rocket file name capitalization rocket add hook inserting externally defined core rocket add fpucoreio groundtest move tl1 config instance used unittest remove legacy unit test groundtest remove legacy device test,,
4211,622e311962f0b435d82cd5d23f8ca9b12f09acd6,inux Ma <minux@users.noreply.github.com>, 2017-01-16 16:42:45 -0500, , fix emulator argument processing unknown dtm argument 498 revision 7e79421 issue 484 make emulator.cc rejecting unrecognized arg legacy argument however break riscv torture emulator test need pas signature dtm think actually impossible check unknown argument unless hardcode list argument recognized fesrv fix issue passing argument starting first unknown argument dtm update 484 signed minux minux.ma gmail.com,,
4212,8157cf1ede1212af335a0ce7066c4058bdacd828,uzTech <GuzTech@users.noreply.github.com>, 2017-01-14 01:40:02 +0100, , perform integer division parsing 493,,
4213,52bb6cd9d9521b572e89fed5e18826f81bfd71a8,esley W. Terpstra <wesley@sifive.com>, 2017-01-13 14:41:19 -0800, , configs use uniform syntax without match exception 507 configs use uniform syntax without match exception old style specifying configs used total function way indicate key matched throw exception performance concern also caused confusing error message whenever match failure lookup within lookup exception could get handled outer lookup reported wrong key missing,,
4214,b44838789998fab5988cc51a78d118286dbb03ba,acob Chang <jchang@sifive.com>, 2017-01-13 10:09:50 -0800,508, merge pull request 508 ucb bar jchang add iterator function lazymodule iterate node,,
4215,59eb7c24ee8896aa832a28ee86412a6db5f3ca82,acob Chang <jchang@.sifive.com>, 2017-01-12 15:20:32 -0800, , add iterator function lazymodule iterate node,,
4216,f1cb06142e28d837b6347fb09ea8de77e4d96d01,ndrew Waterman <andrew@sifive.com>, 2017-01-05 18:09:57 -0800, , bump tool,,
4217,71c4b000b3fd9fac98011c0672a57ccfc7d64d82,ndrew Waterman <andrew@sifive.com>, 2017-01-05 18:08:12 -0800, , special case power replacement policy btb plru implemented correctly btb since increasing priority replacement usage regardless second order effect using fifo always fine,,
4218,c531093898f1f4ff22d1c2cf9d5bb2310d05fc31,acob Chang <jchang@sifive.com>, 2016-12-15 19:10:53 -0800, , fix bug introduced fuzzer noperations power 492,,
4219,4471e0de276024387f05f34835b49b7efe0ead63,esley W. Terpstra <wesley@sifive.com>, 2016-12-15 17:45:20 -0800,494, merge pull request 494 ucb bar diplomatic apb diplomatic apb,,
4220,a9b264e5821ab90c04207ad3aeff7576e42e8f0b,esley W. Terpstra <wesley@sifive.com>, 2016-12-15 14:24:39 -0800, , ahb lower hsel idle save power,,
4221,16febe7e949ea8c89cab395c730644d5ec00ac5a,esley W. Terpstra <wesley@sifive.com>, 2016-12-15 14:16:01 -0800, , apb add tilelink apb bridge unittest,,
4222,ed091f55e694275c9d1d18b819a5a6b2a5b00e69,esley W. Terpstra <wesley@sifive.com>, 2016-12-15 12:10:04 -0800, , apb diplomatic apb framework,,
4223,4d87d07343eaf87c47c3c26da7bc77ae2cc151d1,esley W. Terpstra <wesley@sifive.com>, 2016-12-15 02:50:15 +0000,491, merge pull request 491 ucb bar ahb hready high ahb violate spec sram fuzzing,,
4224,a5b8fc231707847b3543d7f51cdab1b96613c6ec,esley W. Terpstra <wesley@sifive.com>, 2016-12-14 15:38:08 -0800, , start register make vip testing easier,,
4225,9d50704b642e2908cce35d81fd2a9524282e2517,esley W. Terpstra <wesley@sifive.com>, 2016-12-14 14:53:54 -0800, , ahb violate spec sram fuzzing,,
4226,1a0021b81837ee84d7e7eb2bd3e7df89b0b9fb98,acob Chang <jchang@sifive.com>, 2016-12-13 18:46:58 -0800,489, merge pull request 489 ucb bar jchang_test change made diplomacy feature support bug fix fragmenter fuzzer support infinite traffic fuzzer,,
4227,ebd075d279f9778fc5e0ee1e94f1396023d50990,acob Chang <jchang@sifive.com>, 2016-12-13 15:30:49 -0800, , merge branch master jchang_test,,
4228,7e794212d9f696de618d25dc38f3f585a48813ab,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2016-12-13 17:29:57 -0500, , cleanup emulator.cc use getopt add help text 487 change emulator conform posix style option e.g. short long preserving legacy option parsing i.e. option read user first non option either posix legacy encountered everything following assumed binary argument user want run emulator non option passed directly dtm allows option passed safely emulator binary e.g. verbose introduces dependency getopt.h close 484,,
4229,2dd9e522a07db9601f74d822c6255c6b09846edd,acob Chang <jchang@sifive.com>, 2016-12-12 20:02:53 -0800, , merge branch master jchang_test,,
4230,540502f96da6bae91c88c85940c96cf2fa6ab1c9,enry Cook <henry.m.cook+github@gmail.com>, 2016-12-12 17:38:55 -0800, , convert frontend icache diplomacy tl2 486 rocket file capitalization rocket cachedatabits etc rocket pas tledgeout implicitly rather relying val edge rocket frontend icache diplomatic,,
4231,531f3684ed2f7de36d916656ea3e72fd4f58e3d9,acob Chang <jchang@.sifive.com>, 2016-12-12 16:25:31 -0800, , removing module list merging need create iterator future,,
4232,ec425a1d143c54f78b86f43baed815c655b5d110,acob Chang <jchang@.sifive.com>, 2016-12-12 16:18:37 -0800, , merge head,,
4233,b28c0936a058c4557554871e44b311dd13fcebad,acob Chang <jchang@.sifive.com>, 2016-12-12 16:18:14 -0800, , merge remote tracking branch origin master jchang_test,,
4234,aae9b2303684bbcef1b577d350c10696137034b8,acob Chang <jchang@.sifive.com>, 2016-12-12 16:16:56 -0800, , update paratermized lazymodule,,
4235,5244fc84336c69c2dacc167876784db91dbdce72,ichard Xia <richardxia@richardxia.com>, 2016-12-12 13:47:33 -0800, , bump torture get updated submodule url 488,,
4236,c981f8b4f3ce25ed7a05dcbff6dc6b8842440d88,enry Cook <henry.m.cook+github@gmail.com>, 2016-12-11 22:02:46 -0800, , travis job balancing 481 travis depend pre built docker image rather travis cache,,
4237,762afcd54a357980d67021ccad75fda2a4c4f421,acob Chang <jchang@.sifive.com>, 2016-12-09 16:56:49 -0800, , merge remote tracking branch origin master jchang_test,,
4238,4c3083c18137daa160a78a53b516323d7c9ea3af,acob Chang <jchang@.sifive.com>, 2016-12-09 16:44:30 -0800, , remove unnecessary val,,
4239,09afbbafdb7df683b3700a3d374914b713433402,esley W. Terpstra <wesley@sifive.com>, 2016-12-08 10:45:45 -0800, , ahb weaken registerrouter assertion written think could potentially fail actually care something weaker true assert nothing lost,,
4240,588b944ed433d75b52788c47d794c736b202b91f,esley W. Terpstra <wesley@sifive.com>, 2016-12-08 00:06:32 -0800, , ahb implement test address decoding,,
4241,5d1064fcb178d32811c4067e519f1f12a021d8ab,esley W. Terpstra <wesley@sifive.com>, 2016-12-07 20:56:28 -0800, , ahb include unit test,,
4242,51dfb9cb0656a1b0906cae34b4e451d4e834d67b,esley W. Terpstra <wesley@sifive.com>, 2016-12-07 20:47:11 -0800, , ahb tilelink master,,
4243,01b0f6a52b0c17fff1bbaedefc67bbbbd3f3a018,esley W. Terpstra <wesley@sifive.com>, 2016-12-07 17:27:58 -0800, , ahb new diplomacy based ahb bus definition,,
4244,54cc071a64bddaec065dbee7fae9b1a69bc8bf8c,acob Chang <jchang@.sifive.com>, 2016-12-07 16:22:05 -0800, , fix fragmenter ensure logical operation must sent atomically edited fuzzer generate infinite operation noperations net,,
4245,1bd8a2e239021a0d30573f26e68818b3b69f75e7,esley W. Terpstra <wesley@sifive.com>, 2016-12-07 15:03:53 -0800,478, merge pull request 478 ucb bar parameterize diplomatic connection parameterize diplomatic connection,,
4246,c2eedbfe23d5f217a1a01198b211d9016777a360,esley W. Terpstra <wesley@sifive.com>, 2016-12-01 19:04:31 -0800, , tilelink2 monitor use parameter instead global variable,,
4247,020fbe8be93bca25c285872c794d910a72c3dc96,esley W. Terpstra <wesley@sifive.com>, 2016-12-01 17:46:52 -0800, , diplomacy make available bundle connect make posisble use parameter control monitor however need make lazymodules carry parameter,,
4248,915697cb0903280667f7f10b2eb61787f63a9472,ndrew Waterman <aswaterman@gmail.com>, 2016-12-06 11:54:29 -0800, , fix feq flag generation 479 feq signaling comparison i.e. qnan invalid input also minor code cleanup,,
4249,fbfa15efea7d682da88937c2882cf0583e6c3676,esley W. Terpstra <wesley@sifive.com>, 2016-12-05 22:10:37 -0800, , tlbroadcast support non fifo device 482,,
4250,3c9718ec8f148f55b7ee31f8f130f44d90c471d4,esley W. Terpstra <wesley@sifive.com>, 2016-12-05 17:11:53 -0800, , clint undefined register must zero 480 needed smp safe boot loader safely read write ipi register non existent hart,,
4251,f3d0692619921ee7b88623ce54544f2b76170e4d,enry Cook <henry.m.cook+github@gmail.com>, 2016-12-05 10:42:16 -0800, , make directory config package 464 config make dir structure mirror package config expunge max_int,,
4252,d0a0c887dc54ecb36c81241d752dbe0e82f055be,enry Cook <henry.m.cook+github@gmail.com>, 2016-12-04 22:46:55 -0800, , tracegen decrease default address bag size 462 increasing default number request,,
4253,36fe0246713a691932e6159c8edbd24a6efad144,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2016-11-29 21:49:40 -0500, , cachename longer needed roccinterface dcacheparams passed rocc cachename longer need specified,,
4254,624db2034b55d889b313383c81f74b1c5190e904,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2016-11-29 19:34:26 -0500, , make instantiated rocc use dcacheparams,,
4255,9fb7934a37c49fa8547e8b99c1a25cba56db6e4a,enry Cook <henry.m.cook+github@gmail.com>, 2016-12-04 13:10:13 -0800, , wip figure travis failing 471 make travis use docker image pre built toolchain verilator,,
4256,9ac78a0d37445a91bf820756ae4343aa368d6d8f,acob Chang <jchang@.sifive.com>, 2016-12-02 14:21:36 -0800, , merge branch formal_tests github.com ucb bar rocket chip formal_tests,,
4257,e8d3b647f29a522e017eda5108671be5a1fe21ff,acob Chang <jchang@.sifive.com>, 2016-12-01 18:35:43 -0800, , removed val case class parameter,,
4258,053f81d7c6078a4efeb7ba8d9916c6f98cc4428d,acob Chang <jchang@.sifive.com>, 2016-12-01 14:55:25 -0800, , minor change needed support formal test,,
4259,aa39b3d09d964dd7bb24c0766d970f48bd6b4417,acob Chang <jchang@.sifive.com>, 2016-12-01 18:37:13 -0800, , merge branch formal_tests github.com ucb bar rocket chip formal_tests,,
4260,be23189f77a4c482066dedbbb0520a1b66953263,acob Chang <jchang@.sifive.com>, 2016-12-01 18:35:43 -0800, , removed val case class parameter,,
4261,6d402ff1afb4fcf940806162d41f55bab9ea7b23,acob Chang <jchang@.sifive.com>, 2016-12-01 14:55:25 -0800, , minor change needed support formal test,,
4262,60889df5760ceeeb8e948739d91da5e02c02ac04,acob Chang <jchang@.sifive.com>, 2016-12-01 15:17:30 -0800, , merge branch formal_tests github.com ucb bar rocket chip formal_tests,,
4263,cff2612cdb2ac0eb9e353cd28b748795a3479007,acob Chang <jchang@.sifive.com>, 2016-12-01 14:55:25 -0800, , minor change needed support formal test,,
4264,a49b6d65695a339ba55241f672547f270da279de,acob Chang <jchang@.sifive.com>, 2016-12-01 15:01:52 -0800, , merge branch formal_tests github.com ucb bar rocket chip formal_tests,,
4265,5e9496fd14b0ca648aea69ac933023476c61bc27,acob Chang <jchang@.sifive.com>, 2016-12-01 14:55:25 -0800, , minor change needed support formal test,,
4266,75512e9aa09ee8696bf31806f8109d43d4ec2f8d,acob Chang <jchang@.sifive.com>, 2016-12-01 14:55:25 -0800, , minor change needed support formal test,,
4267,4234cff0744bae1f602b84011dbef261584c0a27,enry Cook <henry.m.cook+github@gmail.com>, 2016-11-29 00:13:00 -0800,444, merge pull request 444 ucb bar bump submodules rocketchip bump submodules remove cde,,
4268,131659cc2aaec0ac168240b18f8d0dae89000e75,enry Cook <henry.m.cook+github@gmail.com>, 2016-11-28 16:20:42 -0800, , merge branch master bump submodules,,
4269,d07e30ba975a064eeaddb2bb303ba989636b6879,einzbeinz <heinzbeinz@gmail.com>, 2016-11-23 13:47:38 +0100, , update readme.md fixed torture link,,
4270,a8ee7e0678a4f77b8cbd271fab27de7933138633,enry Cook <henry@sifive.com>, 2016-11-28 16:10:50 -0800, , update readme,,
4271,18d100c2b5b50de8e05bccf7a6f9e4ae298d8f1c,unsup Lee <yunsup@sifive.com>, 2016-11-28 15:25:33 -0800,461, merge pull request 461 ucb bar sifive copyright sifive copyright,,
4272,86065e5fb82ba14d588bf6a42c319c40cc32fc94,enry Cook <henry@sifive.com>, 2016-11-28 13:49:59 -0800, , merge remote tracking branch origin master bump submodules,,
4273,b7963eca4ef84559ebb3d00cdc94d923fe8aac05,esley W. Terpstra <wesley@sifive.com>, 2016-11-27 16:16:37 -0800, , copyright ran script modify copyright,,
4274,d4708694ea516f7760b0d4d84c746257aec0d9b9,esley W. Terpstra <wesley@sifive.com>, 2016-11-27 16:13:55 -0800, , script author matthew naylor submission berkeley term,,
4275,e2ec1d00ad34258ea0eea339082c2e9b177e702d,esley W. Terpstra <wesley@sifive.com>, 2016-11-27 16:11:41 -0800, , copyright normalize comment,,
4276,a0e10aec05fbbd5689ade10cc3787858b2123177,esley W. Terpstra <wesley@sifive.com>, 2016-11-27 19:18:35 -0800, , uncore removed obsolete builder file,,
4277,8510d9e697e296961204101dc6e9c13f8162ab04,esley W. Terpstra <wesley@sifive.com>, 2016-11-27 15:36:02 -0800, , script two script determine copyright holder file,,
4278,4146f6a792277297bd80d4b6f1b6f2b3cb0f31d7,esley W. Terpstra <wesley@sifive.com>, 2016-11-26 15:11:42 -0800, , tlb access illegal address 460,,
4279,97a853a9959ca9fde0b904ef886a130084b827d7,ichard Xia <richardxia@richardxia.com>, 2016-11-26 13:55:53 -0800,459, merge pull request 459 ucb bar bump chisel firrtl jar gitignore bump chisel3 one commit pull gitignore firrtl.jar,,
4280,4e3682f8890cc338d84747d5e1da09c62323da11,ichard Xia <rxia@sifive.com>, 2016-11-26 12:24:10 -0800, , bump chisel3 one commit pull gitignore firrtl.jar,,
4281,a17753983a8b92b258d5cde9e32c2ba102fbe981,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 19:38:24 -0800, , coreplex allow legacy device override config string 458,,
4282,9433da845825bc03ccb6ca29e3ac2c09c40f7a90,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 18:41:39 -0800,457, merge pull request 457 ucb bar jtag depth jtag depth,,
4283,233280e7d2b25c7d287d8904ca7fa48033d246ee,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 18:11:01 -0800, , asyncbundle save wasted bit depth,,
4284,d755edffcc634215319a0c63ffeb03ae16a6e9be,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 18:10:28 -0800, , debugtransport use toasyncdebugbus correct depth,,
4285,2b80386a9e6aa965acbe2fadbb3e129390972cec,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 17:02:29 -0800, , rocketchip tileinterrupts need tlcacheedge 456,,
4286,1e0aca7358057127f6fa4029d8203a10bbac3bc6,esley W. Terpstra <wesley@sifive.com>, 2016-11-25 15:26:22 -0800, , dcache high bit s2_req.typ sign bit size 455,,
4287,f19d504c88af3c0eeb8e916e49896c6b02ed5e9b,olin Schmidt <colins@berkeley.edu>, 2016-11-25 01:50:01 -0800, , use makefrag verilog prevent double firrtl execution 452 use makefrag verilog prevent double firrtl execution,,
4288,0baa1c9a45eb10fcfa789a9ff99d1fbbb2e29b11,esley W. Terpstra <wesley@sifive.com>, 2016-11-24 15:50:49 -0800, , coreplex wrong bug ancient understand never mattered anyway processor custom cacheblockbytes value wrong symptom tl1 component end missing high address bit cause example system jump instead ram understand serious bug cause problem,,
4289,549e00698849f54efe46607d83d6b11209ba5e43,unsup Lee <yunsup@sifive.com>, 2016-11-24 09:44:52 -0800,451, merge pull request 451 ucb bar configs configs,,
4290,6aeadc4551d73ba4519e8b971d4a9d7bc089b08e,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 20:53:36 -0800, , regression disable test atomics however yet hitting broadcast hub doe support operation,,
4291,a670f63c81b6630b8c1a84aeae4d395d7ed46f54,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 18:53:22 -0800, , periphery handy trait turn extmem,,
4292,30e890b4803f4d328856a590cf716cf88b804661,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 18:53:03 -0800, , diplomacy include internalnodes axi4,,
4293,9f1c668c4fe349b91d308f440d8fc40e6d8f1ddc,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 18:06:33 -0800, , config modifying parameter subordinate lookup use top,,
4294,566cc9e60b06106fbad652222a1df08fec2fe657,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 16:04:54 -0800, , rocketchip rtcperiod config,,
4295,e87f54d4f7ef575591ade02da42c80cb6fdce654,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 15:37:08 -0800, , rocketchip trait adding external tl2 port,,
4296,4b9dc789515a8cced448d7b5280f22097820b4d2,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 15:35:53 -0800, , rocketchip add parameter controlled debug port,,
4297,76fa62a928754031097d5698ff7cb59106ddc707,enry Cook <henry.m.cook+github@gmail.com>, 2016-11-23 13:35:23 -0800,449, merge pull request 449 ucb bar post refactor cleanup post refactor cleanup,,
4298,837d207064f73088829e14639da8562ab27313d0,enry Cook <henry@sifive.com>, 2016-11-23 12:18:18 -0800, , travis split groundtest two suite,,
4299,38c5af5bada9ad95bc5274f4616b41a2db07e766,enry Cook <henry@sifive.com>, 2016-11-23 12:02:23 -0800, , rocket cleanup mshr logic,,
4300,dae6772624b6f15aa3327b94f6d51fe6ddeb4da4,enry Cook <henry@sifive.com>, 2016-11-22 11:50:41 -0800, , factor common cache subcomponents uncore.util,,
4301,16d0f522b00a2fec0a510dfa790008fc07038857,enry Cook <henry@sifive.com>, 2016-11-22 11:05:30 -0800, , tracegen filter seed report,,
4302,c65c255815c3729ff58306acf8643aab53329045,enry Cook <henry@sifive.com>, 2016-11-22 10:53:44 -0800, , coreplex tileid moved groundtest,,
4303,cf8ecbd53bf4860fcef176aa4ef536bef7d6e4fd,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 01:01:16 -0800, , travis balance regression task bit fairly,,
4304,e8e95d4bcf025f266070819c266c7d7ddae8676f,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 01:53:35 -0800, , regression remove cde submodule update,,
4305,a93d34742a65ca46b37afaa8e3917425e727075e,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 22:55:48 -0800, , rocketchip bump submodules remove cde,,
4306,612f96b2afa129121bd7b661eb2d14cdc6e22001,esley W. Terpstra <wesley@sifive.com>, 2016-11-23 10:23:43 -0800,447, merge pull request 447 ucb bar axi4 master axi4 master,,
4307,1d3cad36713dfe69717a6707c001122ae444e1ef,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 22:01:43 -0800, , tilelink2 sourceshrinker handle degenerate case free,,
4308,1e7d597fd37063710a66a79a4c9f0e05d73c5c4f,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 21:48:41 -0800, , rocketchip waste many source axi master port,,
4309,c0b27999ea3553527bc81740b206a185a51a5940,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 21:20:26 -0800, , tilelink2 sourceshrinker concurrency reducing adapter,,
4310,0097274ea34c8b67161725922e71cf6319e772e8,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 20:45:40 -0800, , broadcast single cycle response possible,,
4311,437be0f36a6b708d973d910d41fcd0499fea06fa,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 20:39:38 -0800, , use uint instead reg vec bool result much verilog simulate,,
4312,f9de7173cce9b75843ec83390d37c5aacbfe2e1f,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 18:46:11 -0800, , use write read mem instead reg vec ...,,
4313,d9a203b0f0064f542677a4dda2792c8c11104502,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 18:38:55 -0800, , convert next single write port,,
4314,13190a5de0a48739291a265e8f2b15dbaf94151f,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 16:58:24 -0800, , rocketchip add axi4 interface,,
4315,c230580157edeff5fa3e9f1e087c22c193d3e144,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 15:49:06 -0800, , coreplex rename rocketplex rockettiles,,
4316,bbabcf67fffa84100332d839e8d365abf2884bb5,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 15:12:45 -0800, , coreplex width adapter happen part coherence manager future want wider backside take advantage fat ddr controller 256bits beat,,
4317,a140b070095c164685e0b1d04584699862390346,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 15:01:45 -0800, , rocketchip cut coreplex rocketchip,,
4318,c80ee06472fc923f4dc3dcedee5ca3078fdb3278,esley W. Terpstra <wesley@sifive.com>, 2016-11-22 14:58:03 -0800, , rocketchip configstring lazy property outer,,
4319,5f3fb64ef0e024ff940021c21dd7830cb9b5d2d0,ndrew Waterman <andrew@sifive.com>, 2016-11-20 16:35:27 -0800, , per abi treated function return well could reduce performance compiler happen perform indirect jump via,,
4320,42b40130e2310bc083856158a4a1cbd351835748,unsup Lee <yunsup@sifive.com>, 2016-11-21 22:00:30 -0800,443, merge pull request 443 ucb bar tl2 tlb tl2 tlb,,
4321,3d644b943cf59408d4f5fd9b526e9ede4139c1f7,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 16:11:16 -0800, , coreplex configstring property riscvplatform,,
4322,e8be365b5d5e61f340966c9ff0dcf2ea2d1252e1,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 12:45:00 -0800, , rocketchip remove globaladdrmap completely,,
4323,5fe107bb071160bb21a17a4e41e2d1210b49d35f,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 12:19:33 -0800, , rocket pas scratchpad address block dcache,,
4324,c18bc07bbcd24b98a323669a1b65b52b7bf1dad3,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 11:48:10 -0800, , tlb determine rwx tl2 property directly,,
4325,3d1a7bd6d3d9d07eb84e9790546ddcfc038e5f0a,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 17:37:14 -0800, , travis build verilator toolchain part install,,
4326,ea3ec896760b2f2bfe99aeb0b8973e04c9d1dd10,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 15:12:05 -0800, , travis split rocketsuite three smaller test suite,,
4327,1577deb3242ceb708d9c74785a6fc8678c06bbcd,esley W. Terpstra <wesley@sifive.com>, 2016-11-21 16:51:52 -0800, , travis delete oldest cache newest,,
4328,94cc1efadc43a10ad0bdd14b0f672da89a729ffa,enry Cook <henry.m.cook+github@gmail.com>, 2016-11-20 20:44:59 -0800,440, merge pull request 440 ucb bar tl2 tile tl2 take,,
4329,28c6be90ab7a814b0f5c92f6d54f5fcb4d2c82bb,enry Cook <henry@sifive.com>, 2016-11-20 19:36:51 -0800, , rocket require remove,,
4330,ff9b5bf8fcdef321d5dfc2e7af9f1001c49ffbfe,enry Cook <henry@sifive.com>, 2016-11-20 19:07:06 -0800, , rocket nbdcache release bugfix,,
4331,e68795421a3a04e48a83147e2b8bddd4a3b3216c,enry Cook <henry@sifive.com>, 2016-11-19 20:11:20 -0800, , remove regression,,
4332,3f47d5b5ebc7ac80f92b7dd33b633065606a0d0b,enry Cook <henry@sifive.com>, 2016-11-19 19:19:16 -0800, , rocket enable working nbdcache pass tracegen,,
4333,c31b41a7ac5e64a4351607bbe7493a1705f95f28,enry Cook <henry@sifive.com>, 2016-11-19 19:16:43 -0800, , tl2 add grant finisher comment,,
4334,9dd12545d0056bdb9042c48b9849b9b6164d51f8,olin Schmidt <colins@eecs.berkeley.edu>, 2016-11-18 17:18:42 -0800, , rocket send correct type iomshr reqs also contain grow param bugfix,,
4335,32a1c274413f65147b9951105264852d4ea466a6,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 19:55:24 -0800, , rocket disable nbdcache fully ported,,
4336,452bb2fc803add36768a5ac8a4cfc7aeef414dd8,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 19:50:34 -0800, , dcache fix tinyconfig,,
4337,d1328a6b6fde2e172e4d81f705d66f4b5daf953b,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 19:38:02 -0800, , rocketchip remove globaladdrmap,,
4338,2976fd84e423c278748396b14cb679956f266a6f,enry Cook <henry@sifive.com>, 2016-11-18 19:11:34 -0800, , rocket resolve cde config conflict,,
4339,8b908465e07ace3e7a5c1aa1abfe21a29d9ce7b6,enry Cook <henry@sifive.com>, 2016-11-18 19:01:36 -0800, , tl2 convert nbdcache tl2 wip compiles untested,,
4340,5f1cc19d7124ede222cd841cb0dcc3235eb288e3,enry Cook <henry@sifive.com>, 2016-11-18 10:08:39 -0800, , tl2 fix comment explaining permission,,
4341,10112da4e7287a61e1412582488dda2e840f596b,enry Cook <henry@sifive.com>, 2016-11-18 10:03:29 -0800, , tl2 need putthrough opcode,,
4342,001d9821bd5525b020d14b3d8f18725e4a459d73,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 18:19:31 -0800, , merge remote tracking branch origin master tl2 tile,,
4343,5b594ced293f323323611ca65de80b59d55ab959,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 18:07:44 -0800, , plic support interrupt gracefully,,
4344,13ec3853ed7ae1bbebe41dcb3e0643771d66a6d4,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 17:38:46 -0800, , junction get unit test running,,
4345,10dd6070ad7694d16b7c6885aee4d10680f37425,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 17:26:28 -0800, , groundtest gracefully handle zero uncached port,,
4346,03bca77b3383b18dcb71d958dc8745476b358388,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 17:16:12 -0800, , tilelink2 metadata assert data good valid,,
4347,be8121eeafa28e524f86d5a08637233af28bfb6e,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 17:15:57 -0800, , coreplex fix clock crossing,,
4348,0082d713aff8e6f6ad4dc6c8b04a2b387ba75feb,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 16:23:16 -0800, , coreplex disable stateless config implement adapter,,
4349,8059d33217de3e47e2c21dec1d20abdb0d7b3f33,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 16:17:28 -0800, , groundtest simplify,,
4350,04b9a68ea67b528a88060482cc1f4d2512bcc630,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 16:15:02 -0800, , wait put,,
4351,cd19bf65b825efa59c6b4757ffb853a5fff53c01,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 15:45:52 -0800, , regression fix bad regression deadlock soc illegal stall,,
4352,5f7fa3dae572bbefc6c372774021e57b4ca5ee75,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 15:44:20 -0800, , regression remove illegal test reuses,,
4353,a6188efc412e2825b7d7d3993e4af84930d50185,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 12:52:36 -0800, , rocketchip break infinite config loop,,
4354,37a3c22639819ebb44b1115ead44f57f911b30cc,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 14:05:14 -0800, , rocketchip move using cde config,,
4355,40daea2e1588dbda022ee9afb34a1d543246bc3e,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 14:03:07 -0800, , util config scheme supporting,,
4356,e5febcfa33a5fec41c8126d880da8ed1a95acf46,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 14:10:47 -0800, , rocketchip useful parameter dump,,
4357,30425d16652943ba85f8c71035136998c111b878,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 12:02:33 -0800, , rocketchip eliminate knob,,
4358,119ccae9af54fed83f3b672a3ac8c96df627d2c4,esley W. Terpstra <wesley@sifive.com>, 2016-11-18 12:32:49 -0800, , rocketchip use explicit cde namespace,,
4359,87cbd5c89391763d42a8ffbdcf48548f68de0bb1,ichard Xia <richardxia@richardxia.com>, 2016-11-18 12:12:50 -0800,439, merge pull request 439 ucb bar add chip configs add various granular configs,,
4360,bab504cc3fa209669e837f5c0bfa17d9bb7e2d2c,ichard Xia <rxia@sifive.com>, 2016-11-18 10:49:42 -0800, , add various granular composable configs,,
4361,5bd343bac899aea54d2dc89b2d5a85f27595ec6c,enry Cook <henry@sifive.com>, 2016-11-17 15:53:46 -0800, , rocket d_last d.fire d_done,,
4362,1ddccb1b33e23760e7aff598bd4b489b89292431,enry Cook <henry@sifive.com>, 2016-11-17 15:48:33 -0800, , rocket add todo single cycle ack,,
4363,94086f227092d1927ccf65b1c52a751dd471ed0f,enry Cook <henry@sifive.com>, 2016-11-17 13:51:25 -0800, , tl2 broadcast hub probe port width bugfix,,
4364,960c2723ab5a2526994ba19dc1b1a37ae31e1ae7,enry Cook <henry@sifive.com>, 2016-11-17 11:06:05 -0800, , tl2 use def supply cat consts,,
4365,179c93db42234faa851e3e29df47c1d6318991e9,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 17:26:49 -0800, , tilelink2 broadcast make controlled via config,,
4366,f4ca5ea1f3ab0119c2d085f168d9b45683be461d,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 15:38:11 -0800, , rocketchip match simulated memory width,,
4367,12d0d8bea27e29e290251dc0e8d2a8d3a39f78fd,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 14:30:15 -0800, , rocketchip remove obsolete bus configuration,,
4368,c82b37135483119e53038c7f1ad57af98821dd35,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 14:24:45 -0800, , rocketchip remove obsolete tl1 config,,
4369,dfc3a0dafb947d6f1e6da6638622030ab15f5298,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 14:07:53 -0800, , tilelink2 depend obsolete tl1 configuration,,
4370,8a0ecdaaad09686681ca029b6594f8c3a7c2bd65,esley W. Terpstra <wesley@sifive.com>, 2016-11-17 11:07:49 -0800, , groundtest life,,
4371,92e233d596f266b2ac762b34eaa4d9a1e1781fca,enry Cook <henry@sifive.com>, 2016-11-16 18:42:56 -0800, , groundtest testramaddr constant package,,
4372,e1992d7c5524cb62fa69a763a2b82d9a33a404de,enry Cook <henry@sifive.com>, 2016-11-16 18:12:06 -0800, , rocket grant addr bugfix,,
4373,84f249bd0360b89d86749e7c33b47eb0bf8e7f75,enry Cook <henry@sifive.com>, 2016-11-16 18:11:06 -0800, , rocketchip bigint cast,,
4374,da7ecfd189124efb9324b32e18608f8f32ed85ba,enry Cook <henry@sifive.com>, 2016-11-16 17:27:02 -0800, , rocket probeack probeackdata bugfix,,
4375,75d434719241faf828668756bb86e76a3bcd472c,enry Cook <henry@sifive.com>, 2016-11-16 17:05:53 -0800, , groundtest run test new coreplex top,,
4376,24e3216fcfcab59ec6a679049e58e6a8fb0cedf1,enry Cook <henry@sifive.com>, 2016-11-16 16:49:10 -0800, , coreplex allow zero interrupt sink source,,
4377,479bc82f0308efa8a4335d4bf1c52c9970676b6b,enry Cook <henry@sifive.com>, 2016-11-16 16:17:06 -0800, , tilelink2 broadcast improve bufferless throughput,,
4378,408e78e35e0566fbc1a3a5d2f3bc71954e667d7c,enry Cook <henry@sifive.com>, 2016-11-16 16:16:08 -0800, , rocketchip periphery extmem extbus configs,,
4379,1f51564577f9e3b92e79bbf5ee789572bff55758,enry Cook <henry@sifive.com>, 2016-11-16 14:25:21 -0800, , rocket dcache probe ack data bugfix,,
4380,66a2c5544e729b7b8bdbe77f0f9a44c9ac7314e2,enry Cook <henry@sifive.com>, 2016-11-16 13:14:43 -0800, , rocket l1d acquire addr bugfix,,
4381,c5e03c9c766b1e0c92c9b1f5b68a8897934fffca,enry Cook <henry@sifive.com>, 2016-11-16 12:53:20 -0800, , rocket dcache release addr bugfix,,
4382,81d98304dcb2322461ba234f205481dc36b939de,ichard Xia <richardxia@richardxia.com>, 2016-11-16 12:26:48 -0800,438, merge pull request 438 ucb bar bump riscv tool riscv test update bump riscv tool bump riscv test pull openocd port randomization feature,,
4383,06a7b95d0dfc23479d1084a03182ec2627b602be,esley W. Terpstra <wesley@sifive.com>, 2016-11-16 12:25:11 -0800, , tilelink2 broadcast support bufferless config,,
4384,3703ed39f76cf633a1c48956aa016c7cb10781d2,esley W. Terpstra <wesley@sifive.com>, 2016-11-16 12:16:54 -0800, , groundtest ptw need atomics,,
4385,5d2e637a4abfdc494607033f605ad6ca2d146b38,esley W. Terpstra <wesley@sifive.com>, 2016-11-16 12:16:25 -0800, , tilelink2 legacy uncached never need manager_xact_id,,
4386,6e5dd45f9a36dd2f38a528395fcb87fe62e21a3e,ichard Xia <rxia@sifive.com>, 2016-11-16 11:33:15 -0800, , bump riscv tool bump riscv test pull openocd port randomization fix,,
4387,10e459fedbf2063ba3e51b458b96ad8fa6f89cd6,esley W. Terpstra <wesley@sifive.com>, 2016-11-15 18:27:52 -0800, , rocket change connection rocketchip coreplex rtc dtm crossed half half two side groundtest longer riscv platform trait,,
4388,2d68f1211578247ca95a7ff282bca75fcc30b4a2,enry Cook <henry@sifive.com>, 2016-11-14 18:09:17 -0800, , tl2 give groundtest tile output node,,
4389,ab3dafb8bcd63684c99e0098c172f52c31e1dae4,esley W. Terpstra <wesley@sifive.com>, 2016-11-14 15:36:52 -0800, , monitor restore probe acquire check,,
4390,385b5d569878d4b76d56ccbf8e890b75cc9911ea,esley W. Terpstra <wesley@sifive.com>, 2016-11-14 15:19:39 -0800, , axi4 default get_effects,,
4391,0e30364f56f538d68e6d74df0df4aac7d15164b7,enry Cook <henry@sifive.com>, 2016-11-14 13:39:01 -0800, , wip,,
4392,c0efd247b0b35e5fc61b551fe107dea0e4ea2963,enry Cook <henry@sifive.com>, 2016-11-14 11:56:48 -0800, , tl2 expand firstlast api l1wb bugfix,,
4393,b7730d66f25cda59970aead09c6717e0a32c9717,enry Cook <henry@sifive.com>, 2016-11-11 18:34:48 -0800, , wip bugfixes run corrupted data beat repeated,,
4394,71315d5cf56225764335bb48b2d8a76f1727761a,enry Cook <henry@sifive.com>, 2016-11-11 13:07:45 -0800, , wip scala compile firrtl elaborate monitor error,,
4395,afa1a6d549c5d05f8753d30594b9ff86986aaf94,enry Cook <henry@sifive.com>, 2016-11-10 15:56:42 -0800, , wip uncore rocket change compile,,
4396,32fd11935c9a0e01c89f08b095e99127b78a07f2,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 21:31:26 -0700, , rocketchip use tl2 axi4 memory subsytem,,
4397,9d77e34bee4866ebebd2a030dba523bff36657f5,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 12:08:56 -0700, , tilelink2 filter make transfer cap robust large filter,,
4398,4a2cf6431bfa495f41b2a9d6fc10a0b184e785a9,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 12:14:28 -0700, , coreplex make mem port option use seq,,
4399,8f757a9135b24c13424f8eee2ff47dbaa0684d5c,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 11:51:59 -0700, , coreplex rename bankedl2 trait,,
4400,b8df59f43bd607f6860aaf62217b95c507dbb86d,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 11:32:15 -0700, , tilelink2 broadcast support bufferless implementation,,
4401,14800f8fb4f1499367cafb43197531414b6defaf,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 11:20:37 -0700, , tilelink2 broadcast support caching readable device,,
4402,d03046d11c484b501b07e5d65aceb3c847808c90,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 11:18:31 -0700, , coreplex fix bankedl2 line width,,
4403,ea602790a85dc8474f214281c93e4c7da135fe27,esley W. Terpstra <wesley@sifive.com>, 2016-11-04 00:12:43 -0700,432, merge pull request 432 ucb bar tl2 address filtering tl2 address filtering,,
4404,da3cc3b299f80ae743c165b11dacfb81ba87cff1,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 19:48:05 -0700, , coreplex tilelink2 l1tol2 memory channel,,
4405,0f3947bb860949cd65318c106d953e6fa95cb919,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 21:55:54 -0700, , tilelink2 broadcast add special case handling cached client,,
4406,ba3c83287f9e6e6c4270df892287896ab20276e9,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 19:05:53 -0700, , tilelink2 xbar merge addresssets fractured manager,,
4407,55326c29bb34befca17c2192cbbaa3ffa7798daa,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 19:05:22 -0700, , tilelink2 filter adapter remove address space,,
4408,163b7577bd3e29e182122f75c42d9d41a3199171,esley W. Terpstra <wesley@sifive.com>, 2016-11-03 15:39:43 -0700,431, merge pull request 431 ucb bar tl2 broadcast tl2 broadcast,,
4409,86ba94781be4d34e543e3e1e56e82ca6e3702542,esley W. Terpstra <wesley@sifive.com>, 2016-11-02 21:37:30 -0700, , tilelink2 broadcast coherence manager,,
4410,d067e87a7de89ad80c5e2bbe576b32ae864530b1,esley W. Terpstra <wesley@sifive.com>, 2016-11-02 17:53:32 -0700, , tilelink2 parameter sinkid per port per manager,,
4411,1b016051e888cc76c55e2a9a519b0c2bf568c49c,esley W. Terpstra <wesley@sifive.com>, 2016-10-31 16:49:27 -0700,424, merge pull request 424 ucb bar coreplex cake coreplex cake,,
4412,ed4224dde4d899982617dbcc3fd7ccd474f5bf9e,esley W. Terpstra <wesley@sifive.com>, 2016-10-31 15:17:10 -0700, , tilelink2 atomicautomata fix accessack cycle putfull send putfull portion amo slave allowed respond accessack cycle case still amo state must still match response,,
4413,f83d1d0aaf01f490b7c9816e764abb1bc8d47e76,esley W. Terpstra <wesley@sifive.com>, 2016-10-31 11:40:33 -0700, , coreplex rename trait make clear talking device one expects platform isa,,
4414,f943c5d6efc87bbda14bb6a1aec6f2ebf1165064,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 13:13:11 -0700, , rocketchip connect rtctick coreplex,,
4415,4a0b29850cf707d9ce4ab39f2bb940df3de33ac2,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 12:39:37 -0700, , coreplex reattach clint interrupt,,
4416,a12fea51e89582e9e06bbb8c24857c22f46aae4c,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 12:39:04 -0700, , plic skip reserved interrupt interrupt map printout,,
4417,aabd17d935e72416591a60cf9a8751ceeff20d43,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 03:30:49 -0700, , rocketchip must create bundle within module scope bundle created base class module constructor run bundle must created module ... run solution pas bundle constructor cake base class require constructor take parameter people use accident get type error consistently name cake argument _io _coreplex _outer shadow base class variable using,,
4418,d52615c39e6b08ddbe419becdbfebbcf1ac67121,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 01:30:11 -0700, , coreplex one intnode per tile,,
4419,e97844f71e34b82e3f1d851cd4498c44b3efa43c,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 01:19:16 -0700, , coreplex make possible override configstring,,
4420,4de182247064c06d5cb66d47629ba81dd5dc013a,esley W. Terpstra <wesley@sifive.com>, 2016-10-29 00:25:58 -0700, , rocketchip avoid using nearly defunct globaladdrmap,,
4421,688e1bffdf7d1b2bebd0a198cef3bdc6c6759b23,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 22:37:46 -0700, , rocketchip pull rtctick coreplex,,
4422,5bca13ebdb692a87055b994455dbf726e7519691,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 22:30:13 -0700, , rocketchip use self type constraint,,
4423,d51b0b5c02f481368d5b18f3fa611267f890025f,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 21:56:11 -0700, , rocketchip use self type,,
4424,841a31479a15e2603444b97be3c7d23089e8e415,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 21:34:04 -0700, , coreplex fix tinyconfig,,
4425,ba529c37167cadb19747a5bcd5d641021af1a8da,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 21:20:49 -0700, , rocketchip use tilelink2 interrupt,,
4426,6505431eacbf709b54fa61f83b04c62d9f4436fe,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 18:37:24 -0700, , coreplex use self type constraint,,
4427,ac886026e69474cbf03eec7dad9c28b83f85bb60,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 16:47:20 -0700, , rocketchip reduce number type parameter,,
4428,043ed48c8c7a34a2a9bd5f552f901fe0942e70a3,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 15:07:35 -0700, , tilelink2 hinthandler delay answer help tl1 legacy client,,
4429,72a7948ad271db9f5a988eb219cf7189a14b0810,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 15:05:49 -0700, , rocketchip periphery move atomics widthwidget bit amos,,
4430,015c3b862a4d778b1711d9dc41c66348cd30fa55,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 14:00:55 -0700, , diplomacy print bus width edge agent graph,,
4431,92ee4985216d02bd12e6544345720ff17f0a4104,esley W. Terpstra <wesley@sifive.com>, 2016-10-28 12:13:01 -0700, , rocket scratchpad support atomics,,
4432,0cc00e7616e030cf58c896f2786884521ec1ec08,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 22:27:43 -0700, , regression test scratchpad,,
4433,d2e9fa8ec63fcc7991728037cc64404587a91714,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 21:35:16 -0700, , plic remove path ready bit,,
4434,545154c1c3a5644e8d57ae3230c54d3abd1b1bcb,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 19:55:40 -0700, , groundtest make happy tl2 addressing,,
4435,9a26cb7ec781edb2aa2319e0cdd1be72aad466ec,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 18:38:14 -0700, , debug mark debug device executable,,
4436,e9725aea2f58a270741eacf73ef6fa8d56878665,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 18:29:16 -0700, , rocketchip address map come tl2,,
4437,401fd378b420f53ad25aeaefc8a6a7d1ee34ac01,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 18:03:43 -0700, , rocketchip include device cbus configstring,,
4438,b68bc449e70575ae4e7bf71770b0c9d104070c16,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 15:46:57 -0700, , rocket put fragmenter infront scratchpad,,
4439,a73aa351ca1b6701c2e5865a9b50e85c449b2667,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 15:34:37 -0700, , rocketchip fix clock crossing,,
4440,825c253a72e44952cf77e54cb0c8386b3566cfbf,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 22:28:40 -0700, , rocketchip move tl2 cake pattern coreplex,,
4441,89139a94923beb10b6e05b6568131d79d68ae5b8,esley W. Terpstra <wesley@sifive.com>, 2016-10-27 13:09:11 -0700, , plic split constant variable used config string,,
4442,11121b6f4c73d439ad9364c5a7a0c8c0ec1efc0e,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 19:54:47 -0700, , rocket convert scratchpad tl2,,
4443,dddb50a94228676981c8b80273d969962ff4b7e3,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 19:02:04 -0700, , buildtiles convert lazytile,,
4444,f8a0829134b671d54f806cd426c1f7e6c442d469,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 17:48:15 -0700, , rocketchip remove clint move coreplex,,
4445,5090ff945bd808d7b317b693c0869e65c6f41713,egan Wachs <megan@sifive.com>, 2016-10-26 18:03:07 -0700, , debugmodule paranoid addressing corner case,,
4446,b99662796d27099ea412b07caa94061428f65b99,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 13:52:23 -0700, , plic converted tl2,,
4447,bddfa4d69bc18fced48f3e10bfc899e59ba21e63,esley W. Terpstra <wesley@sifive.com>, 2016-10-26 13:27:35 -0700, , debug make address configurable,,
4448,c3dacca39a7ae45239226fc883c12c59de4638d9,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 18:18:06 -0700, , rocketchip remove pbus tl2 swallowed completely,,
4449,10d084b9f3461b54bbed4396317d2628b6dc5764,egan Wachs <megan@sifive.com>, 2016-10-26 11:23:52 -0700, , debugmodule use power registerrouter simplify debugrom code,,
4450,3df797fcab4caf1f581f33c4954aaa104b69defa,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 16:27:42 -0700, , rocketchip replace tl1 mmio example tl2 mmio,,
4451,650f6fb23f1340e4770b63ad5c0c30ec4de60515,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 18:04:26 -0700, , diplomacy add blindnodes use external port,,
4452,0edcd3304a2b7b2f6ed281a7947cfd094ec0fcd6,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 17:47:32 -0700, , diplomacy node leave flipping mixednode implementation,,
4453,082f338432b2b479e50b8d648da5564a26403b6e,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 17:42:00 -0700, , diplomacy node remove useless indirection,,
4454,ec2d23b8b7b23272c55aa42d571772c08b440a68,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 14:38:14 -0700, , rocketchip bundle slice need access outer lazymodule need change order port use parameter result lazymodule diplomacy eat cake,,
4455,0ae45d0f247ae7abf83ff49519522f00a0aaa03a,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 14:28:52 -0700, , rocketchip bundle need delayed module constructed later,,
4456,0dbda2f07d53f017442361e93315ca95157d4942,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 14:09:26 -0700, , rocketchip remove obsolete pdevices used tl1 migration,,
4457,af924d8c5112b7f92f4f6bffce47dc661fa707b3,egan Wachs <megan@sifive.com>, 2016-10-24 19:01:32 -0700, , debugmodule instantiate tl2 debugmodule basecoreplex,,
4458,d530ef7236a8482c5c43807d2e05b7e4cd4b64b3,egan Wachs <megan@sifive.com>, 2016-10-24 18:13:23 -0700, ," debugmodule translate tl2 32,64 bit xlen width",,
4459,3e08d615f025b0bc67d109afb62dd072f0b471a2,oward Mao <zhehao.mao@gmail.com>, 2016-10-31 11:28:24 -0700,427, merge pull request 427 ucb bar put release bugfix fix issue putblock release broadcasthub,,
4460,f0e9a2a08184bd4fe0549d79d3de7ba9575dbf57,oward Mao <zhehao.mao@gmail.com>, 2016-10-28 18:23:50 -0700, , fix putblock release bug logic broadcast hub skip outer acquire outgoing release since data written release channel however cause issue case putblock request tail beat putblock show outer release already sent data corrupted fix make outer release block pending inner putblock beat,,
4461,cb81ea516c9fde7b1db03ed69c8299a0ce8dc804,oward Mao <zhehao.mao@gmail.com>, 2016-10-28 18:20:47 -0700, , add regression test put release bug,,
4462,fa8844d5c3e573181726c39e0351372c345dfffd,oward Mao <zhehao.mao@gmail.com>, 2016-10-28 18:20:29 -0700, , properly use rocket mt_ constant regression test,,
4463,f8bb67ab8fa625fc52fe221e140d469a64cda6a1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-28 11:56:13 -0700, , bind make var early avoid redundant evaluation,,
4464,f3c726033af913651b152cbb9131fc22fe6e98c6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-28 11:56:05 -0700, , make chisel invocation depend firrtl_jar,,
4465,2b65478f3a218452f5b87b7892fa4f464963ed9d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-27 23:45:01 -0700, , bump chisel firrtl,,
4466,e45b41b4b632548cdba33e60d17dc9085b4e8757,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-27 23:44:10 -0700, , rely seqmem output read enable low,,
4467,190a8b9dd3f85421c738607cc63ded80747b6ba9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-26 16:47:25 -0700, , update readme.md reflect firrtl riscv tool change,,
4468,8c538f548bc5417d551c696994112f3e6dc75ad2,ichard Xia <richardxia@richardxia.com>, 2016-10-26 13:16:28 -0700,422, merge pull request 422 ucb bar use random port jtag vpi use random unused port jtag vpi,,
4469,cc5b7d1eb603c0bdb27629d98ad7a2e7639b0fdf,ichard Xia <rxia@sifive.com>, 2016-10-26 10:41:41 -0700, , bump riscv tool,,
4470,183ae587049c57c342aa2bb0f7d30845cbfabaa6,ichard Xia <rxia@sifive.com>, 2016-10-18 14:51:59 -0700, , use random port number jtag vpi,,
4471,900a7bbcf105f8b53c5cc0e987d14ebae676926d,oward Mao <zhehao.mao@gmail.com>, 2016-10-24 13:07:00 -0700, , add putatomic support width adapter,,
4472,47887c40acd28581ffce3717395ce5b437b071f3,acob Chang <jchang@sifive.com>, 2016-10-25 18:22:27 -0700,421, merge pull request 421 ucb bar fix_async_fifo fixed asyncfifo reset messaging,,
4473,fc5eb7cc649c52da7d7af4fdd926803f7c314f4c,acob Chang <jchang@.sifive.com>, 2016-10-25 16:44:20 -0700, , fixed asyncfifo reset messaging,,
4474,fd2d48acdae44aefde7fc79db50db94c071c03b1,egan Wachs <megan@sifive.com>, 2016-10-25 14:29:54 -0700, , lazy_module user actually specifies name use without appending module name,,
4475,a807c922d0ed138e78e11bc61c470c9ee44aff59,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 16:32:39 -0700, , diplomacy take name outermost common node,,
4476,fee67c4abf16b7cada5fe0a0ee4c0d3a3d7570a7,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 16:18:57 -0700, , diplomacy add method find ner common node,,
4477,67ab27f5a52e7b74b65e1fca65effa647ed82b82,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 15:11:13 -0700, , diplomacy guess lazymodule name containing class,,
4478,4d50733548c34bc36b56cf489105c4b1d60b2d5a,esley W. Terpstra <wesley@sifive.com>, 2016-10-25 10:16:42 -0700, , tilelink2 toaxi4 use helper method a_last 418,,
4479,7dc97674d6e8cce3ba7f4f9204d5bbb7550bd2cc,esley W. Terpstra <wesley@sifive.com>, 2016-10-24 23:56:09 -0700, , rocketchip include socbus l1tol2 periphery 415 sometimes high performance device inbetween,,
4480,a5ac106bb8852729ef8167fad12810bbe23771ef,esley W. Terpstra <wesley@sifive.com>, 2016-10-24 22:15:19 -0700, , axi4 totl fix decode error arbitration 417 selecting error generation real data correctly calculate backpressure bug manifest valid request immediately followed invalid request wedging channel,,
4481,4c815f795845a8ac5e8dd1125b53b7b4b10de357,esley W. Terpstra <wesley@sifive.com>, 2016-10-24 20:37:04 -0700, , tilelink2 parameter fix contains support safe 416 one manager still want know address wrong link manager,,
4482,b9a082223ce2391684568abee34e2db6d39f630d,cott Johnson <scottj@sifive.com>, 2016-10-24 15:58:29 -0700,414, merge pull request 414 ucb bar sanity check debug sanity check compile time simulation time option,,
4483,f382ee70da7c5342df448288a3b7804c09f4a8c5,cott Johnson <scottj@sifive.com>, 2016-10-24 14:45:34 -0700, , sanity check compile time simulation time option user compiles without define debug request vcdfile simulation time request would silently ignored change fatal error good philosophy treat plusargs like vcdfile command suggestion die immediately honored instead silently ignoring otherwise user sits entire simulation left scratching head wondering waveform,,
4484,737cf82478bdf7d97d198bf3ff0d4573070c9e24,olin Schmidt <colins@berkeley.edu>, 2016-10-24 12:36:29 -0700, , print seed 412 ifdef vcs let use something compatibility,,
4485,bc01f8516464a6f58e0f0bbb514faeb754f2724c,cott Johnson <scott@scottjohnson.org>, 2016-10-24 10:48:24 -0700,406, merge pull request 406 ucb bar incisive fix cadence incisive fix,,
4486,9326cfd64a1d7f9f1ccba4d4b3e4939478781b79,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-10-23 23:08:01 -0700, , merge branch master incisive fix,,
4487,288d7169ae032ec0afadf222916e8edd4a568f15,ack Koenig <jack.koenig3@gmail.com>, 2016-10-23 23:07:47 -0700, , bump firrtl update vsim makefrag verilog 409,,
4488,8bfd6bcd4d444fdf9f2044ef226873f25b2fac4e,esley W. Terpstra <wesley@sifive.com>, 2016-10-21 21:02:05 -0700, , axi4 ensure accept reporting 411,,
4489,cb8878c93112083606af2f46dcbf5424452c18c5,olin Schmidt <colins@berkeley.edu>, 2016-10-14 16:38:10 -0700, , build hurricane branch mean eat travis bandwidth shared branch sometimes get made,,
4490,85f3788ab5bf32bf9498176aa698f461c12516f9,olin Schmidt <colins@eecs.berkeley.edu>, 2016-10-17 18:33:03 -0700,401, initialize s2_hit solve 401,,
4491,a919a280e8bf453c93bb388e54373853a88a03b6,cott Johnson <scottj@sifive.com>, 2016-10-19 13:11:18 -0700, ," fix cadence incisive compile error vcd plus vcs format fix following compile warning simulation error compile time warning vcdplusfile vcdplusfile  ncelab missyst home scottj rocket chip vsrc testdriver.v,42 unrecognized system task function vcdplusfile match built user defined name 2.7.4 ieee std 1364 2001 vcdpluson  ncelab missyst home scottj rocket chip vsrc testdriver.v,43 unrecognized system task function vcdpluson match built user defined name 2.7.4 ieee std 1364 2001 vcdplusmemon  ncelab missyst home scottj rocket chip vsrc testdriver.v,44 unrecognized system task function vcdplusmemon match built user defined name 2.7.4 ieee std 1364 2001 vcdplusclose  ncelab missyst home scottj rocket chip vsrc testdriver.v,89 unrecognized system task function vcdplusclose match built user defined name 2.7.4 ieee std 1364 2001 become simulation time error vcdplusfile vcdplusfile  ncsim mssystf home scottj rocket chip vsrc testdriver.v,42 user defined system task function vcdplusfile registered elaboration used within simulation registered simulation vcdpluson  ncsim mssystf home scottj rocket chip vsrc testdriver.v,43 user defined system task function vcdpluson registered elaboration used within simulation registered simulation vcdplusmemon  ncsim mssystf home scottj rocket chip vsrc testdriver.v,44 user defined system task function vcdplusmemon registered elaboration used within simulation registered simulation vcdplusclose  ncsim mssystf home scottj rocket chip vsrc testdriver.v,89 user defined system task function vcdplusclose registered elaboration used within simulation registered simulation vcdplusclose  ncsim mssystf home scottj rocket chip vsrc testdriver.v,97 user defined system task function vcdplusclose registered elaboration used within simulation registered simulation",,
4492,9f0fda01b33f9822d5b91b94dbc5c48b05d51f13,cott Johnson <scottj@sifive.com>, 2016-10-19 13:18:17 -0700, ," fix cadence incisive compile warning systemverilog lrm ieee 1800 2012 clause 20.15.1 random function say seed argument shall integral variable fix following compile warning rand_value random urandom  ncelab wrnotl home scottj rocket chip vsrc testdriver.v,34 argument parameter legal lvalue",,
4493,f0690529698617fc66b951128f602223deb975b4,cott Johnson <scottj@sifive.com>, 2016-10-18 10:48:32 -0700,403, merge pull request 403 ucb bar fix incisive warning fix verilog compile warning cadence incisive,,
4494,dc4c375c7f7467898e3d38e945c32f0296390c3c,cott Johnson <scottj@sifive.com>, 2016-10-17 15:44:24 -0700, , silence verilog compile warning cadence incisive,,
4495,c8fc05d1541e75c7a2b34f0827176e275f4420a2,esley W. Terpstra <wesley@sifive.com>, 2016-10-17 10:34:29 -0700,402, merge pull request 402 ucb bar axi4 slave axi4 tl2 converter,,
4496,7c334e3c34ff89ea6a86c7ef08a4babdda44bf45,esley W. Terpstra <wesley@sifive.com>, 2016-10-17 00:56:54 -0700, , axi4 totl shorter critical path q.bits error first,,
4497,73010c79a33d95164b165175114257fc06b8856d,esley W. Terpstra <wesley@sifive.com>, 2016-10-17 00:12:26 -0700, , axi4 totl handle bad axi address,,
4498,501d6d689f40af09d87ca54e65c7596d863743c0,esley W. Terpstra <wesley@sifive.com>, 2016-10-16 20:18:49 -0700, , axi4 test totl,,
4499,5a1da63b5a3e22fb95de982e794839e13c38f142,esley W. Terpstra <wesley@sifive.com>, 2016-10-16 19:47:58 -0700, , axi4 prototype totl adapter,,
4500,72e5a97d40fc9396234af8ccebdd9d8cfcc5fb57,esley W. Terpstra <wesley@sifive.com>, 2016-10-16 19:57:56 -0700, , tilelink2 factor oh1tooh function,,
4501,d09f43c32ff2b24c45023a71f2f9d27627d9b44f,esley W. Terpstra <wesley@sifive.com>, 2016-10-16 21:59:39 -0700, , axi4 bundle add size calculation helper old version wrong inverting different width mean end high bit set,,
4502,ee66fd28eba3f6a9479d209240dc7fb33d11c8a8,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 19:19:37 -0700,400, merge pull request 400 ucb bar better crossing asserts better crossing reset handling,,
4503,20288729b90b04626d5c2ae7849820942cb6155e,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 18:06:57 -0700, , tilelink2 isolation cross valid signal well refactor code copy pasty,,
4504,680a944f07b5187b765f1da5ee105f3d2be1f2f7,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 18:06:24 -0700, , regmapper safe asyncqueues overkill,,
4505,ac0bb841da0cb8c3416082b65568844d6d1ad4f4,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 18:05:35 -0700, , asyncqueue cope far reset propagation delay,,
4506,8f3c2ddfc31edb487f567877730ad490c97c69a6,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 16:54:09 -0700, , tilelink2 crossing asserts done asyncqueue,,
4507,a82cfb8306f99ef0cbbaeecff3e4c0e1c009db13,esley W. Terpstra <wesley@sifive.com>, 2016-10-14 14:09:39 -0700, , tilelink2 replace addr_hi address 397 faced ambiguous routing wmask decided include address bit hopefully case low bit optimized away anyway,,
4508,9655621aa85816f7eff194af829f517bcf126093,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 19:09:58 -0700,396, merge pull request 396 ucb bar decoupled tl2 decoupled,,
4509,4e40f9bb597a2d5931fba33b6e32b0525c33f599,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 10:29:55 -0700, , tilelink2 node appease police,,
4510,54b73aef5784f971c69143528108ebfc5516e314,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 21:11:32 -0700, , tilelink2 widthwidget fragmenter longer erase latency,,
4511,200cf3dd13c0d78c43a7ec5e85f3b8fc301c24d9,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 21:02:31 -0700, , tilelink2 node include option test conformance,,
4512,5d5b5a66f4d9600ffb3c5b3c4a1206722d591026,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 21:02:01 -0700, , tilelink2 rammodel fix write bad data bug,,
4513,e5a14833586f3076e92b724b6bcaca0dddb4775e,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 20:27:26 -0700, , tilelink2 fragmenter eliminate register,,
4514,99c7003d11999af46cb2472293efbb92c1a16cb0,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 20:11:05 -0700, , tilelink2 allow preemption fragmenter widthwidget,,
4515,b42cfdc9dd7f63be23bffb126dade2c8319b243c,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:37:24 -0700, , tilelink2 arbiter one winner,,
4516,b6e9b0c5585994843b2f369b7cba2dbb7d4f9cf0,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:35:16 -0700, , tilelink2 arbiter allow preemption first beat,,
4517,0aebf9e34180944c3519292969e87b979a4751d2,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:11:09 -0700, , tilelink2 toaxi4 arbitration path register needed,,
4518,0e897b905f0d5dd91d7d17d08e61447262e10465,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:10:07 -0700, , tilelink2 registerrouter data path register longer required,,
4519,c4eadd3ab36a04a92287b33ce2658c3c81264b53,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:55:57 -0700, , tilelink2 monitor enforce stricter transaction ordering,,
4520,d8a1163131e9bd0e0f35a7bad9766c33cb9b6bbb,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:09:38 -0700, , tilelink2 monitor enforce irrevocable,,
4521,405f66da3223c1d37418de86e4617f1ff03586fe,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:47:01 -0700, , tilelink2 widthwidget cope decoupled input,,
4522,e2e72ac9797a7a22aab4f5de8c8716f22e7d5341,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:58:29 -0700, , tilelink2 fragmenter cope decoupled input,,
4523,023c6402e9c0d747f7c4545be1399813096e2c7d,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 18:09:01 -0700, , tilelink2 switch decoupledio syntax,,
4524,980bb3fbfd1664c69d0c1a1f145a7d18927008cf,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 17:01:53 -0700,395, merge pull request 395 ucb bar axi4 fragmenter axi4 fragmenter,,
4525,4c1c52486b546d8ce1fbc0e3cd26c8852bf08f53,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 15:25:21 -0700, , axi4 fragmenter handle inflight axi request space,,
4526,8005266131516b29d0db977d57caa335c0e4f5bc,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 14:57:01 -0700, , axi4 fragmenter refine sideband fsm case last fragment,,
4527,19064e602ba9f37d745f9bc9a31252bd0efe2250,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 13:57:59 -0700, , axi4 fragmenter align output access promised output aligned make good,,
4528,84be93f9f3dc5c167982a26713f299c6d8a115b5,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 13:49:47 -0700, , axi4 fragmenter confirm correct handling last,,
4529,1c79a23a8bbbddf346295a563426dcccf29861c0,esley W. Terpstra <wesley@sifive.com>, 2016-10-13 13:46:24 -0700, , axi4 fragmenter initialize error response,,
4530,958af132ba2843873f2ac96bc6f97634a9b43672,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 17:25:29 -0700, , axi4 fragmenter optimize dynamic slave lookup,,
4531,11169d155c06f5ef6bfd940102096627f734d6ff,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:49:54 -0700, , axi4 add buffer put node,,
4532,a9a3f7dd4e0f8c48ab02ae397f510a68063f2563,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:32:06 -0700, , tilelink2 rammodel include name test output,,
4533,345eefd81b96873d4acf9d9626468368a8fe9a9c,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:27:01 -0700, , axi4 include unit test,,
4534,a6c6d9984845dfbf9c7ee6b31000452b20d5ab09,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:36:40 -0700, , axi4 prototype fragmenter,,
4535,c918aa6d89df945e824ca1fe01ebf171f58eaca6,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 18:29:02 -0700, , axi4 name adapternode parameter properly,,
4536,a423f97844b398de975877b077a4cfbd92a3d3d7,esley W. Terpstra <wesley@sifive.com>, 2016-10-10 11:47:40 -0700, , axi4 parameterized axi master constraint aligned access,,
4537,673cf1fdb582388b1b2ade32551095ae304e2563,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 14:13:26 -0700, , tilelink2 toaxi4 must create irrevocable,,
4538,8e92ac32b711c8fc9917efc585039eba45b97816,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:26:04 -0700, , tilelink2 toaxi4 need queue guarantee deadlock freedom,,
4539,38b6c1c820969a03e718ddfca89a4c6b20bc5ef4,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 22:24:06 -0700, , tilelink2 axi4 registerrouter cut ready dependency,,
4540,dc26736f3256aee684e2dccf282a7a8005c7ce0e,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 18:52:25 -0700, , axi4 tilelink2 include minalignment maxaddress slave,,
4541,538437384a9f59b32ee89f6ebe729b2cc5e482f2,esley W. Terpstra <wesley@sifive.com>, 2016-10-12 16:56:51 -0700, , tilelink2 fragmenter combine accessack error,,
4542,4caa543ad7d0e917a8783cf1e04cee8553df0a0d,esley W. Terpstra <wesley@sifive.com>, 2016-10-10 11:46:26 -0700, , tilelink2 fragmenter cut acquire parameter correct response misuse fail requirement check pretending thing cache could lead inconsistency,,
4543,6336f94fa28f727992453017d241e4aeca88b773,esley W. Terpstra <wesley@sifive.com>, 2016-10-10 11:45:43 -0700, , tilelink2 cache support request,,
4544,4a975ca38004abed19d898505ca5391671e43a4d,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 10:29:31 -0700, , tilelink2 add rightor leftor,,
4545,b2a5d18e3725433d6979a90f87e39f8bceebc692,esley W. Terpstra <wesley@sifive.com>, 2016-10-11 18:28:26 -0700, , diplomacy simplify address range fragmentation,,
4546,73e9508c09fd3740a74afa230254f27df7eaa6dc,esley W. Terpstra <wesley@sifive.com>, 2016-10-10 14:44:33 -0700,387, merge pull request 387 ucb bar safer crossing safer crossing,,
4547,b0e33f4a39829bdf92ab2a3e97284441be43b489,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 21:14:03 -0700, , tilelink2 use tlarbiter hinthandler,,
4548,683a2e678512e3aaa70f9abf36063ea9b8765f61,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 20:15:31 -0700, , tilelink2 refactor firstlast helper method,,
4549,a404cd2abf8eee172073d1f16d03d227218fd87f,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 23:38:36 -0700, , tilelink2 use nodehandle restore crossing.node api,,
4550,876609eb0e12ade90a0ad32b492d2c4a13215689,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 23:35:20 -0700, , diplomacy add nodehandles support abstraction,,
4551,97af07eb3efc7133a8974efbf3c2a7c63c13e304,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 15:01:47 -0700, , tilelink2 clarify use isolation,,
4552,76388117bbaebb0abe3f08c5f6db66b25cf65098,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 15:06:37 -0700, , regmapper detect improper reset sequencing,,
4553,b5f5ef69c11f15037a0912697865f26e911ae306,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 11:45:20 -0700, , regmapper eliminate race condition bypass,,
4554,f250426728a84532e5000a86f4b4ae2d8285f5c8,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 14:05:34 -0700, , tilelink2 blow channel carry data,,
4555,1b09f1360d76d358dd5bd7ac91fe02f9efd1ffbe,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 20:32:08 -0700, , asyncqueue adjust register name match vals,,
4556,e7f8a7e9ea18b18bbc27d8301d9e7840f546c827,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 20:31:43 -0700, , asyncqueue make clear syncchain gray specific,,
4557,52b8121e6834c49f765bcfe100f2a630c605b969,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 20:25:19 -0700, , apply async_queue give name register show queue 390 adjusted include name new register change discarded,,
4558,ffb734ac0e0ec6d526a0ffee7c092e02f3df7bce,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 11:22:12 -0700, , asyncqueue disambiguiate reset_n signal name,,
4559,5ee53c61d665817b9cb527a689330efba45c216f,esley W. Terpstra <wesley@sifive.com>, 2016-10-07 14:21:09 -0700, , util clarify asyncqueue corner case,,
4560,609fd97a7125d1f0adda089306fcd8e6d239d4e9,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 22:41:27 -0700, , util asyncqueue detect power reset non empty queue,,
4561,75bb94017b0fceb49d1289a6379db48d330cb6d3,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 22:31:42 -0700, , util resynchronize asyncqueue counter far side reset clock domain much faster reset might shorter single cycle domain case need catch reset extend,,
4562,5e2609bdd2bb917409baef66656681c9795eb556,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 20:42:51 -0700, , feed reset normal logic need block writes mem reset queue must empty anyway,,
4563,2f6985efd3a919705d3ac5fce363da8f91e6663f,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 20:41:21 -0700, , crossing use flip flip seems common api,,
4564,6d6aa3eb139b488354482224293cae3570e5fdb2,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 22:15:38 -0700, , tilelink2 isolation must also connect reset_n,,
4565,cb7b16f1a93c05114da65a5cf7cee41a4465c2e6,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 20:27:34 -0700, , util exchange reset asyncqueue source sink,,
4566,8c7d469a950bd1d14cdbc130af7ba54c18f0e61b,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 20:15:45 -0700, , revert async_queue give name register show queue 390 reverts commit change unneeded application branch name change made reapplied end branch,,
4567,b6bc6b7a4d09ef8c9e60506784f2c248d36bf281,esley W. Terpstra <wesley@sifive.com>, 2016-10-10 13:11:12 -0700,382, merge pull request 382 ucb bar axi4 axi4 diplomacy capable axi4 tl2 bridge,,
4568,adf5f1807bcac775f9fd4431e6048cc4a3383c9c,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 21:36:32 -0700, , tilelink2 toaxi4 bridge added,,
4569,e856cbe3a6db1559f2209c014161e07da3547128,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 14:39:43 -0700, , axi4 sram testing,,
4570,abb02aa6f40bf1beeffba2f118d040adc196fd65,esley W. Terpstra <wesley@sifive.com>, 2016-10-08 21:39:49 -0700, , axi4 add registerrouter generic device,,
4571,2f7081aeaf83e134f42b803a4a4a7d05029fb889,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 00:36:38 -0700, , tilelink2 make mask generation reusable,,
4572,b29d34038e68ded2d093784524bb471ad8d60617,esley W. Terpstra <wesley@sifive.com>, 2016-10-04 17:52:15 -0700, , axi4 diplomacy capable axi4,,
4573,dcb93835686dc771d1faca68fc5216daf99c8928,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 15:34:13 -0700, , work around vcs lint report lint pctio port coerced inout rocket chip vsim generated src 127524 io_deq_0_valid port io_deq_0_valid declared output module may need inout coercing inout,,
4574,5d905a5310bbffe7f531b13eabc5a28d3e37c6d9,esley W. Terpstra <wesley@sifive.com>, 2016-10-05 16:26:31 -0700, , shared storage fifo push pop,,
4575,0af2a5ba025af31edd549ccf4570c232802e6bc9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-09 22:15:55 -0700, , bump tool,,
4576,3a1d8fe482c56e9ac780fde0cc45cd455cfcaec8,wachs5 <megan@sifive.com>, 2016-10-09 20:33:18 -0700, , debug use different form crossing create asyncscope 394,,
4577,b5d4b723130a35bf11d7356bf3c0a78ccb20bade,wachs5 <megan@sifive.com>, 2016-10-09 15:51:23 -0700, , remove need asyncscope specifying master clock reset 393,,
4578,1e69a2dc1c502767878fff643df5d968e2d03524,enry Cook <henry.m.cook+github@gmail.com>, 2016-10-09 12:34:10 -0700, , tilelink2 allow monitor globally enabled disabled 392,,
4579,53360f4c2c1cbb89341b0ebdde5762224d530167,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-08 20:49:36 -0700, , disable mode default unless mode present,,
4580,7f429e879994f3cab0a281fa72c8fd9f4a0a2852,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-08 20:36:43 -0700, , simplify asyncresetreg need asyncsetreg asyncresetreg used exclusively inverted input,,
4581,a84a961a3909d4533d9a815339c4e53ee6435d3d,wachs5 <megan@sifive.com>, 2016-10-08 17:50:50 -0700, , async_queue give name register show queue 390 aid debugging even backend constraint writer generally need predictable name register set false path etc,,
4582,4fd03ffdf111e6769f67c13eff5bd423bb9d9cfd,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-07 21:20:40 -0700, , fix popcountatleast breaking btb,,
4583,5392219d86bd8ff3b241122bd38852e89fa06ac2,oward Mao <zhehao.mao@gmail.com>, 2016-10-07 15:50:43 -0700, , bump riscv tool,,
4584,4c49fef2427277965af3f05cc373508f6e1b02e3,wachs5 <megan@sifive.com>, 2016-10-07 13:45:23 -0700,388, merge pull request 388 ucb bar safer crossing tilelink2 split isolation gate direction,,
4585,e5ac0f717f4ec41a3332b134a18f6d97d945bc73,esley W. Terpstra <wesley@sifive.com>, 2016-10-06 23:06:02 -0700, , tilelink2 split isolation gate direction,,
4586,ad618fd55d13bcd42f769fa10df7813ade62196c,lbert Ou <albert@sifive.com>, 2016-10-06 18:05:03 -0700, , plic fix bit extraction,,
4587,b1c777c7a2af75854d36012c7cd2e38f90d6f6da,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-06 16:21:14 -0700, , fix plic enable bit access ints tldatabits,,
4588,c22438b822f75d84d7ee5f11bb90a8767fac588d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-06 15:52:21 -0700, , fix overly strict assertion,,
4589,fe641c14a1a462ad764e293830f1a30ee1782621,acob Chang <github.ltz@gishpuppy.com>, 2016-10-06 13:20:13 -0700, , tilelink2 add support different noise generator fuzzer 386,,
4590,5980dc160f6cc5fa9ddaca0816cacf8f4b0e8632,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-06 09:41:46 -0700, , allow multiple entry btb necessary rvc forward progress guarantee,,
4591,9b8e8a8b9e49d654f97e7c9482266be624570989,im Lawson <ucbjrl@berkeley.edu>, 2016-10-06 10:48:11 -0700, , add sbt unidoc plugin bump sbt buildinfo version 385,,
4592,eddf1679f58ac60a895093a4ae0cf22d6d7b299f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 22:28:56 -0700, , use instead directional connection,,
4593,4f6eb38eeb9e9294eeb95197fe7bb2083bb92b15,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 22:28:26 -0700, , enable verilator parallel build,,
4594,6472d4c245bf240c85aeb2ef09c3b11887ff018f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 22:27:28 -0700, , print verilator random seed verbose passed,,
4595,67593fdf2d1a78970f2e9eb72e8fc1297ef2926b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 22:23:20 -0700, , explicitly zap mode csrs using mode,,
4596,968851f7e38b2b4af79dcbf6ecebea6029fafb55,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 22:22:42 -0700, , default configurable priority level kind arbitrary unwilling introduce new parameter moment,,
4597,e952f8f2222ac94f92a1b7c978ca25b3416c23b8,wachs5 <megan@sifive.com>, 2016-10-04 21:02:06 -0700, , asyncqueue fix typo async queue 381 asyncqueue fix typo async queue would cause sync depth one expected asyncqueue typo typo fix,,
4598,064c9ebdc633dc21748a12af761e0ebe4ab21941,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 14:36:58 -0700, , report fetch fault tlb miss,,
4599,516481b68bc162f2a0765d2697cec9a46db812f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-04 00:04:46 -0700, , improve back back integer multiplication performance exact hazard checking decode stage avoids pipeline flush,,
4600,7b69f1f26159da062166cbcd721ab112189504f6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-03 19:55:56 -0700, , enter flush state machine grant outstanding,,
4601,28beb339437925b7d0fa8a28871f6e3e79e4f99b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-03 17:44:31 -0700, , make intervening load store fence fail sequence catch misuse quickly,,
4602,23c8b06d4a4ff9b92918e04405fccf2a660ec2da,unsup Lee <yunsup@sifive.com>, 2016-10-03 16:57:23 -0700, , use urandom seed random,,
4603,62954d543e0ba9851a4d5eb9395fea5a26282a2b,unsup Lee <yunsup@sifive.com>, 2016-10-03 16:38:33 -0700, , correctly initialize active flag,,
4604,6ec2e7c5bde8f0499e5b1756badb632d720b8aab,esley W. Terpstra <wesley@sifive.com>, 2016-10-03 17:25:31 -0700, , tilelink2 legacy preserve access size 378 tilelink2 legacy preserve access size legacy extract missing size information tl1 put,,
4605,72e8c6f589ff435e67cd15f0f06bbc70fa0b1241,esley W. Terpstra <wesley@sifive.com>, 2016-10-03 16:49:37 -0700,379, merge pull request 379 ucb bar axi prefactor axi prefactor,,
4606,f05298d9bc3f2da8a38e1d3580a6bdd25b5a12ce,esley W. Terpstra <wesley@sifive.com>, 2016-10-03 15:17:36 -0700, , tilelink2 move general purpose code tilelink2 package,,
4607,c85e42a3038b95f7dbf871f7096d9512fefe491d,esley W. Terpstra <wesley@sifive.com>, 2016-09-28 12:56:03 -0700, , tilelink2 node accept full portparameters need terminal client manager bridge multiple non tl2 device,,
4608,f2ca2178bf3641edc62809b6b7c11db019182d74,esley W. Terpstra <wesley@sifive.com>, 2016-10-03 14:07:28 -0700, , graphml cto like colour,,
4609,fe0875b08474944b6dc53c248f7fba714328ee9c,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 02:32:07 -0700, , lazymodule output final verilog module name,,
4610,0a4ef66894821a131260e8895b53a9150f4a3ff0,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 02:31:30 -0700, , basetop record top module general graphml,,
4611,5ff3d3d61cc5d916a398e15d6a66e9b32078654e,unsup Lee <yunsup@sifive.com>, 2016-10-02 15:49:58 -0700, , correctly initialize seed,,
4612,52c1a053ff490ef59c2a331167331a495baecf93,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 00:47:42 -0700, , tilelink2 registerrouter test fully decoupled behaviour,,
4613,422e6357a47f6748416ec6ae7e53873e5c757615,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 00:35:57 -0700, , tilelink2 queue irrevocable asyncqueue still queue,,
4614,02f89fb53030eaaee06b82e1d8c9fe1e9a6a57cf,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 00:31:14 -0700, , regmapper clarify interface decoupledio,,
4615,8a268268adb6c704c4f1ac9a678bb9bb6c1d171f,esley W. Terpstra <wesley@sifive.com>, 2016-10-02 00:00:32 -0700, , tilelink2 regfield clarify restriction function regmapper fundamentaly decoupledio let user take advantage clarify rule data handling,,
4616,bff0ffa428aad0d178b698bb3f4a1901f0cfd091,esley W. Terpstra <wesley@sifive.com>, 2016-10-01 23:55:02 -0700, , tilelink2 registerrouter fix output data glitch device change register read yet accepted lead data changing valid high violation problem regmapper fundamentally decoupledio fix queue,,
4617,e0188f8aa40f42d1e06ab0bb5ed57f5c1975eeea,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-01 19:39:36 -0700, , implicitly fence csr instruction csrs effect use explicit fence,,
4618,b772edcb1b423457c5430e2eea6f60a98fe1d448,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-01 19:42:24 -0700, , allow hit mmio multiple mmios blocking latter feature default disabled since enough bit,,
4619,784f0cf0b695308ef81c93c9b8a1ec716383b5b8,wachs5 <megan@sifive.com>, 2016-10-01 16:18:54 -0700,370, merge pull request 370 ucb bar clint plic move default address,,
4620,28eba9b5ac100265c3d6a62db7770f7151e820d4,egan Wachs <megan@sifive.com>, 2016-10-01 15:46:55 -0700, , clint plic move default address,,
4621,9a381e88d103f855375131be8c07fc22e9b6bb89,wachs5 <megan@sifive.com>, 2016-09-30 16:19:25 -0700, , suggest sane name common object 369 suggest sane name common object frequently instantiated factory method suggest name common primitive using scala esque option,,
4622,0ebab0976a55ee30de9fbafcb230343cea1b5f63,esley W. Terpstra <wesley@sifive.com>, 2016-09-30 04:54:40 -0700, , tilelink2 isolation add enable signal 368,,
4623,891a253bee33423269f0bc9be2ddf0ab1ab5bbef,esley W. Terpstra <wesley@sifive.com>, 2016-09-30 02:19:44 -0700,367, merge pull request 367 ucb bar tl2 isolation tl2 isolation,,
4624,d3547a6193bc2203e253c7f3868f52ec32a17b31,esley W. Terpstra <wesley@sifive.com>, 2016-09-30 01:49:46 -0700, , tilelink2 isolation gate insertion module,,
4625,9b0654be52781c57ac0e1f9c58c471399591258a,esley W. Terpstra <wesley@sifive.com>, 2016-09-30 01:48:47 -0700, , tilelink2 crossing helpful constructor object,,
4626,80f7bb49e388e4fc7d8ac51174cbce6fdc7471a5,esley W. Terpstra <wesley@sifive.com>, 2016-09-30 01:39:35 -0700, , tilelink2 helper object operate outwardnodes,,
4627,a1fa0733e58218a5f19b557051bcfe2ed3eea325,oward Mao <zhehao.mao@gmail.com>, 2016-09-29 23:19:53 -0700,366, merge pull request 366 ucb bar slowio change change configuration interface slowio,,
4628,4b86802b1a3185e973f10c6b2a6abdbaa27e4c50,oward Mao <zhehao.mao@gmail.com>, 2016-09-29 22:16:53 -0700, , change configuration interface slowio,,
4629,8730887baad91a05f64459a2d64493302095dccc,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 18:18:31 -0700,364, merge pull request 364 ucb bar tl2 async node tl2 async node,,
4630,6d8c965f045e16942abf8e8188f4f66357cf4bb0,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 17:32:18 -0700, , tilelink2 crossing cut crossing clock domain,,
4631,20f42a8762dcccefdc7a7318704fbb349d73347f,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 17:12:13 -0700, , tilelink2 reuse half asyncqueue,,
4632,8e4c1e567cd7073aa0a1d91a55cd2652bc7e9cab,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 15:34:21 -0700, , tilelink2 add type clockless interface,,
4633,02ce8c2ca4b4e5f4e1a48e2c2bdce4fe945a1390,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 14:34:52 -0700, , tilelink2 node rename rootnode basenode,,
4634,754fcf98312b55cce6d718b89dc2f3a1445de6c1,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 14:33:10 -0700, , tilelink2 rename basenode simplenode,,
4635,cfdb8ca797c7d56fd6f151b6e8d3a10888a158d8,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 14:33:54 -0700, , tilelink2 lazymodule remove obsolete connect method,,
4636,f2e438833c3023b31d30bc32616de2e9e5e5790f,esley W. Terpstra <wesley@sifive.com>, 2016-09-29 14:30:19 -0700, , tilelink2 node generalize node inner outer half let create node transform one bus another,,
4637,ceb9c53c7d5ad8b409a2af2e3bbec76e126977cd,oward Mao <zhehao.mao@gmail.com>, 2016-09-29 15:59:46 -0700,360, merge pull request 360 ucb bar move util move bunch thing util package,,
4638,2bdf8c2be706eb1e090a4d036c667b581ed3fdd3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-29 14:42:11 -0700, , merge branch master move util,,
4639,ab3219cf6eb67daa9f810381eda456ee6dbeff05,oward Mao <zhehao.mao@gmail.com>, 2016-09-28 16:10:32 -0700, , use scala chisel implicit conversion outside rocket,,
4640,9910c69c67ea4f1a3d5931ba1fe0c77c8783c5ae,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 21:27:07 -0700, , move bunch thing util package lot utility code imported willy nilly one package another move common code util make thing sensible code moved asyncqueue junction code rocket util.scala blackbox asynchronous reset register implicit definition uncore.util,,
4641,e928b741ced0992468f621e95e54f1a666b47269,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-29 13:52:41 -0700, , default mtvec none setting none mistake make far harder diagnose boot bug end fetching random addreses trapping,,
4642,1e4351214230cef371569561f4e30b67e652f50d,egan Wachs <megan@sifive.com>, 2016-09-27 16:22:55 -0700, , jtag actually apply sticky bit,,
4643,a4b81aebe02df7bdcc5dfe6eb0f2bb284d4666a8,egan Wachs <megan@sifive.com>, 2016-09-27 13:26:10 -0700, , jtag apply sticky bit error busy according current debug spec,,
4644,fc4d6ed0c6077ec80e684cb5ef9a7fac80ade855,egan Wachs <megan@sifive.com>, 2016-09-27 11:27:22 -0700, , jtag clean debug flag regression makefile,,
4645,45bd63fcc6676838413575e0992bf004593f82e7,egan Wachs <megan@sifive.com>, 2016-09-27 10:48:04 -0700, , jtag prevent debug ram access wrapping around bring dtm closer debug spec,,
4646,449d689a4ed4ef79eca9147dd9e26f66e3e070b9,egan Wachs <megan@sifive.com>, 2016-09-26 20:28:26 -0700, , jtag connect jtag dtm side synchronizer,,
4647,0924f8adb0bd39ba386997b746556fc44ee01a84,unsup Lee <yunsup@sifive.com>, 2016-09-28 20:33:24 -0700, , print assigned inerrupt range,,
4648,4c3e8ec1b4dc105c87394e58b89bc0238d805244,unsup Lee <yunsup@sifive.com>, 2016-09-28 20:32:53 -0700, , assign interrupt range,,
4649,4ac0ef29404de1879e7cb18a2836ff9822a67695,olin Schmidt <colins@eecs.berkeley.edu>, 2016-09-29 10:08:44 -0700, , bump torture pointer sim name change,,
4650,7bca99a27a3e87b0bf60d676a34a740fb7208deb,enry Cook <henry@sifive.com>, 2016-09-28 17:15:12 -0700, , tilelink2 add unit test configs regression,,
4651,32f3f94882579643b06ba916fb08c8703e3c3666,enry Cook <henry@sifive.com>, 2016-09-28 16:52:08 -0700, , tilelink2 fix zero width wire rammodel,,
4652,69e121260e1611711d29aec3e2c963e23686747c,enry Cook <henry@sifive.com>, 2016-09-28 15:11:05 -0700, , tilelink2 add unit test many tl2 component test mostly use fuzzer rammodel check adapter correctly handle randomly generated legal traffic,,
4653,81123f84c9498ddba2ffc28d129d9c8abfa4365b,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-27 18:06:21 -0700, , tilelink2 make map generation rrtests def multiple rrtests instantiated part unit test suite 356,,
4654,c45cc76cef783bc2c58ea61662fa468db3219f14,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 15:11:31 -0700, , get rid remaining memio code thing still using mifdatabits miftagbits parameter replace edgedatabits edgeidbits,,
4655,18e7ea89f2fe85c338e8d328da3da0070fc8ee0e,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 13:20:08 -0700, , get rid broken groundtests pciemockuptest configuration broken recent change superseded unit test two created attempt fpga debugging actually useful purpose might well get rid,,
4656,c77c244016e1d28ec1b48d0b6510c5170feeca2a,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 13:13:22 -0700, , get rid nasti memory interconnects made previous hurricane tapeout memory routing tilelink longer needed,,
4657,7d93fd3bfc2ce1bcddf76d86ab6161158a796da7,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 16:27:42 -0700,354, merge pull request 354 ucb bar crossing remove reset logic register crossing,,
4658,f9e0a7ac249736d5fcfeb2d539884b6a8b89aff6,wachs5 <megan@sifive.com>, 2016-09-27 15:54:34 -0700, , merge branch master,,
4659,3926cb936b7a39d0104bda8460bfeed79e98a61c,esley W. Terpstra <wesley@sifive.com>, 2016-09-27 15:52:13 -0700, , rocketchip add pbus width amo class 357,,
4660,eaea138d0de34299672aae77b8da11bc860d753a,esley W. Terpstra <wesley@sifive.com>, 2016-09-27 14:44:26 -0700, , tilelink2 use chisel3 namespace 355,,
4661,f5502df6abbe356a20f41508f5759df3d217c50f,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-27 14:08:27 -0700, , merge branch master,,
4662,357d06ac9cdd6e370effcdd40bf361c5cc179b2c,esley W. Terpstra <wesley@sifive.com>, 2016-09-27 14:06:02 -0700, , tilelink2 widthwidget get must mask adjusted 353 mask get also converted manifested bug going bit large get could end mask full,,
4663,3ce08f40a51c1450ebc8d2a519c3f6afea5665e6,egan Wachs <megan@sifive.com>, 2016-09-27 13:36:28 -0700, , crossing remove reset logic register crossing longer needed underlying crossing asynchronously reset update order operation,,
4664,71a9c78e4b9c3cbed615954811e02566ff21a561,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 12:07:02 -0700, , add widthadapter axi slave coreplex slave,,
4665,7d6fb950b699abbf185c8f007270f4e46aa849ea,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 11:44:11 -0700, , give tilelink sensible name outermost mctoedge mmio_outermost mmiotoedge corresponding parameter object l1tol2 innerparams l2tomc outermemparams l2tommio outermmioparams mctoedge edgememparams mmiotoedge edgemmioparams,,
4666,8a55521b01e4829ad3014217b6cb213c83be460d,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 11:33:20 -0700, , move memory width adapter coreplex periphery,,
4667,e36441a0468964651a1245212365c6a3307332f7,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 11:13:07 -0700, , use correct parameter object mmio width adapter,,
4668,201e247f73d5408a59c5e1c2e9b4567d0ebda818,oward Mao <zhehao.mao@gmail.com>, 2016-09-27 11:55:32 -0700, , factor coreplex connection separate trait 350 would allow instance putting coreplex separate clock domain crossing asynchronous queue class removed since longer fit class hierarchy,,
4669,6316ebd58f0eda2cd3d78a64c47d0e2d2b394840,oward Mao <zhehao.mao@gmail.com>, 2016-09-26 15:57:24 -0700, , make naming l2tomc parameter object consistent coreplex periphery,,
4670,ea9f0a868f204b88345afda5d1d0948b70b5978a,oward Mao <zhehao.mao@gmail.com>, 2016-09-23 10:06:09 -0700, , tilelink utility object take implicit parameter handful tilelink related helper object wrapper unwrappers width adapter enqueuers previously using could error prone make sure implicit parameter took tlid tilelinkio bundle passed input rather silly use parameter bundle,,
4671,803739a95cc4b52d1810d6c27739d0c5ecc00524,oward Mao <zhehao.mao@gmail.com>, 2016-09-23 00:19:08 -0700, , make sure coreplex mmio tlid correct thanks zizztux,,
4672,c741ada6195b80c107fcfed83cb215ebbadd7443,oward Mao <zhehao.mao@gmail.com>, 2016-09-22 23:53:07 -0700, , get tracegen working,,
4673,10df142ac72db5f4f8814f93ad42bcc3e1d1feb2,oward Mao <zhehao.mao@gmail.com>, 2016-09-22 21:17:00 -0700, , fix emulator path use project instead model,,
4674,d9e209365d2288c7389f67b31920175fe40b8a13,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 17:00:03 -0700, , tl2 addr width0 346 tilelink2 edge add accessor method address addr_ tilelink2 use addr_lo instead relying truncation truncation mess width,,
4675,72c205b54f6fa1f831f2f6208d384f600dd5dc18,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 16:01:09 -0700, , tilelink2 addressset add .misaligned low size helper method 345 help device misaligned range still connect tl2,,
4676,dd9558f45d83bdc8ccb9219bf0b69534161a88f4,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 01:42:46 -0700, , rocketchip generate graphml output,,
4677,1773eb440558dca50b9251d3483a32abab1eb903,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 01:19:28 -0700, , tilelink2 lazymodule output graphml bus,,
4678,35da9320bc363b02df5dac28a00d151168e869e3,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 01:18:53 -0700, , tilelink2 node expose connectivity rootnode,,
4679,14cd39e0455a810aef261383603d032b2be59c78,esley W. Terpstra <wesley@sifive.com>, 2016-09-26 13:05:49 -0700, , rocketchip rename identically name device 340 rocketchip rename identically name device connect two device name tl2 totally get put tl1 addrmap one get silently overwritten renames second occurance third ... junction blow duplicate add addrmap,,
4680,77a0f76289bf82c8356916e5a64f2dc56ae8d47b,wachs5 <megan@sifive.com>, 2016-09-26 11:10:27 -0700, , cleanup jtag dtm 342 debug clean debug transportmodule synchronizer async reset async queue feel safe cleaner remove one asyncmailbox verilog black box use common primitive also added comment correct usage block probably trst signal renamed make confusing requires processing real jtag trst signal,,
4681,864163987303f8f978dd8acd76f3d62be0cd9e9c,wachs5 <megan@sifive.com>, 2016-09-26 11:08:38 -0700, , async rst async queue 336 crossing use async reset crossing asyncqueue need asynchronous reset crossing actually enable head synchronizer flop chain crossing remove reset logic flop longer written reset valid low crossing tidy code comment,,
4682,d787bae0d0d4d0a301293c9db342afb3be589c65,esley W. Terpstra <wesley@sifive.com>, 2016-09-23 16:24:29 -0700, , tilelink2 xbar decouple ready valid 338 move xbar using custom code using arbiter arbiter better ready valid decoupling,,
4683,d175bb314d12b858a812ab65cef91207669309a8,esley W. Terpstra <wesley@sifive.com>, 2016-09-23 15:25:58 -0700, , periphery make bus width arithmetic atomics configurable 337,,
4684,47843d8ec1e0ce2b90d3902ed375a75090f01c92,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 22:06:22 -0700, , tilelink2 maxlgsize accurate 332,,
4685,7ee79efc150ea77d51d7819da116e2fd9505b487,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 21:20:27 -0700,333, merge pull request 333 ucb bar tl2 api change tl2 api change,,
4686,c5706afc1148c8989200f7d873d4b1537a9db7e0,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 20:00:49 -0700, , regfield remove obsolete split method natively supported regmap ... invocation,,
4687,fc44151f10ad7117b70ca94cd25569739498f2ea,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 19:59:35 -0700, , regfield add name description field future generate interesting documentation header,,
4688,5e34b313ee0c1e4762a3bd8dde1c3eb5fbb4c13d,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 19:49:29 -0700, , regmapper regmap ... take byte address device configurable bus width need stable way enumerating register byte offset stay unchanged change also make possible put arbitrary number regfields starting address chopped appropriately bus sized register,,
4689,972ca06729152b0d90116afebe1046f3cda00a24,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 17:51:33 -0700, , regfield remove regfield.bytes dangerous implementation unconditionally drove register made incompatible driver device besides writing part register time ultra shady,,
4690,a4214697544cbd0eab58a1f2197d35625e161d56,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 17:45:42 -0700, , tilelink2 change adapter use tladapter params default node api make much readable multiple adapter combined single line argument adapter stay beside adapter example tlwidthwidget tlbuffer tlhinthandler legacy.node becomes tlwidthwidget tlbuffer tlhinthandler legacy.node,,
4691,a1d5102da9867229a0728ae6a683e831ea54fe88,oward Mao <zhehao.mao@gmail.com>, 2016-09-22 18:14:40 -0700,323, merge pull request 323 ucb bar unittest config factor testsuite makefrag generation configs generator,,
4692,22053289efe7906575705e371fb7bc0b8b87b982,oward Mao <zhehao.mao@gmail.com>, 2016-09-22 17:33:35 -0700, , fix typo rv64iu rv64ui,,
4693,91aab2fabc8ae0cb2a68c7bd50b001d8331f4c29,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-22 17:28:34 -0700, , comma yml,,
4694,673efb400d6cc401782824d9d4a7ad45dd19b422,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-22 16:20:53 -0700, , merge branch master unittest config,,
4695,06d8140b61136518f3de5e1e57739ff6c551e821,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-22 16:20:25 -0700,328, merge pull request 328 ucb bar atomics tilelink2 atomics,,
4696,1e54820f8c8eb3ad3448c17c4cc598b92ba81459,enry Cook <henry@sifive.com>, 2016-09-22 16:03:51 -0700, , merge remote tracking branch origin master unittest config,,
4697,411ee378def3c893de28fe103dcf38277dd2d958,enry Cook <henry@sifive.com>, 2016-09-22 15:59:29 -0700, , provide generatorapp object per user package extract rockettestsuite coreplex rocketchip provide generatorapp default target package,,
4698,391be8d7409d12dc247c4928aba441827b7482f8,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-22 15:36:13 -0700, , tilelink2 registerrouter minlatency never,,
4699,a3e88fa13a86e1ec187099e2cc7e0ad4a6566be0,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 15:13:35 -0700, , tilelink2 atomics optimize sign extension circuit,,
4700,9f1f6fc61f2f9b0507a9cde683c46e483982c0bd,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 14:41:50 -0700, , comparator tolerate mismatched data undefined,,
4701,ed038678ef23a4b5ca18ed2c803fe3f7289ef037,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 11:33:40 -0700, , tilelink2 fuzzer work around firrtl verilator performance issue big vec cause slow compilation,,
4702,1e7480b6fc50b87b011069124bd002f319e4a2ec,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 11:02:05 -0700, , tilelink2 monitor work around firrtl verilator performance issue big vec cause problem tool,,
4703,ec2030df3182804fe8990c6c6890ef32d62896cd,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 00:48:52 -0700, , tilelink2 legacy convert tl1 atomic operand size,,
4704,0a3718881f6a8d634460fd834581ed8a86f6a52b,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 23:07:54 -0700, , rocketchip enable testing atomics,,
4705,e5da3eb8bb5dbe46bc715c2b8b9d4ee05a918164,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 21:59:05 -0700, , tilelink2 atomics support arithmetic atomics,,
4706,5b80fe5b5161de4e8cb29ff5ca9f84c66e8a344f,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 20:08:17 -0700, , tilelink2 atomics support logical amos,,
4707,4066fbe18f2e1cd995e399bb743b61c65aca61bd,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 18:47:41 -0700, , tilelink2 rammodel exploit latency remove bypass,,
4708,e0ade8c5a95cb54f4e888017ae29daa4121c401a,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 18:03:05 -0700, , tilelink2 atomics exploit minlatency eliminate bypass,,
4709,3bb258022307376bfdba6eeabb72bc12a7d394d6,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 18:06:39 -0700, , tilelink2 monitor detect minlatency violation,,
4710,2b24c4b1b4def4622b759b20ae967701efbe9bbe,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 18:43:09 -0700, , tilelink2 adapter wipe away latency,,
4711,c115913624434cbe44ec6a358575d3d31d926f26,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 18:00:57 -0700, , tilelink2 buffer increase minlatency port,,
4712,05beb20dc439e336ab535d90fcd09d36ad9b63b1,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 17:38:32 -0700, , tilelink2 specify minlatency sram,,
4713,44277c1db37657b11d7e2b15e82fe37408da681b,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 17:26:52 -0700, , tilelink2 parameter include minlatency parameter optimization,,
4714,cf39c32b0e07d44329d4a08fde99ccf9f3489499,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 17:09:24 -0700, , tilelink2 fuzzer test atomics,,
4715,2b9403633d62c2917f81337b0ef402f1e3b6d94e,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 17:08:29 -0700, , tilelink2 rammodel support ignoring atomics,,
4716,ce204f604aa9be7f384e751eefa7c9c7fba232db,esley W. Terpstra <wesley@sifive.com>, 2016-09-20 16:49:57 -0700, , tilelink2 atomicautomata prototype flow control complete,,
4717,42b10356faf939afe81ab473dba10711a4ee5258,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 15:28:49 -0700, , tilelink2 add general purpose arbiter,,
4718,7636e772c82281d3a112a9e65a9f58c8b502e4df,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 12:35:57 -0700, , tilelink2 fuzzer generate legal atomics,,
4719,f5d604d8f8a817e65718de023113234b66b0e8fc,esley W. Terpstra <wesley@sifive.com>, 2016-09-19 12:27:14 -0700, , tilelink2 parameter poison port unsafe atomics need detect atomicautomata output ever get mixed source operation,,
4720,d1151e2f0f8ccd5ceb3e60e788fd3f2dd0784f1c,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 12:08:05 -0700, , tilelink2 node split connect eager lazy half,,
4721,684072023fb8c55763d3fd4396da0dc327b7bc08,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 12:06:37 -0700, , tilelink2 monitor make lazymodule hierarchy,,
4722,def497861b2ad2dd8594f791f99159e2f54fc934,esley W. Terpstra <wesley@sifive.com>, 2016-09-21 12:04:52 -0700, , tilelink2 bundle add way snoop bundle,,
4723,69a1f8cd1f3d1784c88cae437e477d7cf1aeb627,esley W. Terpstra <wesley@sifive.com>, 2016-09-20 19:09:48 -0700, , tilelink2 monitor detect source mishandled,,
4724,83c08a931d044b0ed9a37041d76c47b58dabe6ab,enry Cook <henry@sifive.com>, 2016-09-22 14:57:18 -0700, , wip generator unittest groundtest disambiguate,,
4725,3f3defb1305272d87406cf06dbfa9fa93dca3d65,esley W. Terpstra <wesley@sifive.com>, 2016-09-22 14:42:55 -0700,329, merge pull request 329 ucb bar fragmenter tilelink2 fragmenter mask low bit channel addr_lo,,
4726,47c5d1a99299494a1ec7a5a1dd61e2615bd26d23,enry Cook <henry@sifive.com>, 2016-09-22 14:31:45 -0700, , wip move rockettestsuite generation,,
4727,d76b7626574f451fb9f27240dabb872861b81c6c,lbert Ou <aou@eecs.berkeley.edu>, 2016-09-22 12:36:28 -0700, , tilelink2 fragmenter mask low bit channel addr_lo fix issue passing addr_lo unchanged triggered unaligned address assertion monitor,,
4728,cd96a66ba6aa41e6af3c7b9884fe5940fc84fc1d,oward Mao <zhehao.mao@gmail.com>, 2016-09-21 20:17:32 -0700, , replace verilog clock divider one written chisel,,
4729,cbd702e48ec7553eb778884657927502a9f2d1f0,oward Mao <zhehao.mao@gmail.com>, 2016-09-21 18:45:12 -0700, , make sure junction uncore unittests run,,
4730,9acb352cf64b3454fa114f1072d141dc80310100,wachs5 <megan@sifive.com>, 2016-09-21 20:02:01 -0700, , correct merge conflitct clock clk 327 think merge conflict somewhere clock clk,,
4731,1b1ef3be07d5c1d2341b51a147675e93e9e7346e,unsup Lee <yunsup@sifive.com>, 2016-09-21 18:27:31 -0700, , simplify base coreplex bundle,,
4732,d2df6397cd9a081083851bd39861fcab643c20a3,unsup Lee <yunsup@sifive.com>, 2016-09-21 18:18:45 -0700, , rename trc tile reset clock bundle tcr tile clock reset,,
4733,5bb575ef74b8f18a1288c618367c5921bde750cb,unsup Lee <yunsup@sifive.com>, 2016-09-21 18:16:04 -0700, , rename internal external mmio network cbus pbus respectively,,
4734,3a809b209fb03a5cbaf0b0284803e60570edf685,wachs5 <megan@sifive.com>, 2016-09-21 18:28:30 -0700, , allow makefile override reset_delay 322,,
4735,64fe0103697a27cae851325b68b1e963cdd086c8,enry Cook <henry@sifive.com>, 2016-09-21 17:40:39 -0700, , unittest config import tweak,,
4736,fd5e00fed96dba3591f085b8f4c6f04b25367832,enry Cook <henry@sifive.com>, 2016-09-21 17:35:39 -0700, , coreplex rename testing.scala,,
4737,270011b76809e59b8e73dfc5339c8d3b0c89f7cb,enry Cook <henry@sifive.com>, 2016-09-21 17:11:57 -0700, , unittest config cleanup,,
4738,2522bdd7b8023790c24ebce5065af6232eb24cb5,olin Schmidt <colins@berkeley.edu>, 2016-09-21 17:23:34 -0700,321, merge pull request 321 ucb bar add multiclock coreplex add multiclock support coreplex,,
4739,7afd630d3e613ab19433cf313029829820a86256,unsup Lee <yunsup@sifive.com>, 2016-09-21 16:54:35 -0700, , add multiclock support coreplex,,
4740,8e63f4a1a5a0f70074cef87547af752721d32edc,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-21 16:17:14 -0700, , remove clocktosignal vice versa clock.asuint bool.asclock suffice,,
4741,2ab61f1a71692b46773f77cd996740676885a905,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-21 16:16:47 -0700, , chisel implicit clock named clock clk,,
4742,335e866176616f53f5f29a8dfa20ae8fc02843f9,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-21 13:05:22 -0700, , unittest parallelize unittestsuite 319 unittest parallelize unittestsuite test timer run finish timeout add simpletimer util timer spacing cleanup unittest remove config reference unittesttimeout,,
4743,12d0c0082227a89f663996ef7d5f9f8210b71ed1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-20 15:00:52 -0700, , fix mtime regfield handling regfield.bytes unconditionally overwriting mtime preventing ever ticking avoid regfield.bytes splitting mtime seq word,,
4744,6f6480ad9f19593ec7d627917ffb07ba3be30530,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-20 14:45:05 -0700,303, merge pull request 303 ucb bar testharness refactor testharness refactoring,,
4745,40f6f3161134fafac57e5929673b8a3ec70c21a1,enry Cook <henry@sifive.com>, 2016-09-20 14:14:30 -0700, , unittest refactor unittest framework,,
4746,ed91e9a89be5673d62941dda13a9ac98e942ab9f,enry Cook <henry@sifive.com>, 2016-09-20 13:03:21 -0700, , merge remote tracking branch origin testharness refactor,,
4747,b97a0947a9f7143eb23d141f8600c96272af3d20,enry Cook <henry@sifive.com>, 2016-09-20 12:57:56 -0700, , rocketchip enable piecewise generator output,,
4748,74fc7c5803e1a8b675e6cac7e272188823296fad,oward Mao <zhehao.mao@gmail.com>, 2016-09-19 19:39:56 -0700,315, merge pull request 315 ucb bar fix addrmap error msg correctly print addrmap overlapping error message,,
4749,1a09e46f69b81200ecd22edeb0f31be4fea7a525,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-19 18:08:58 -0700, , merge branch master fix addrmap error msg,,
4750,15e7041ccbcb10e176e9385fac5e0c9f10eb0060,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-19 18:00:25 -0700,316, merge pull request 316 ucb bar dynamic reset vector allow reset vector set dynamically,,
4751,3b38736a8e9a45be7ccd5a43c24cd958c16bc575,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-19 16:50:04 -0700, , make basetopmodule basetopmodule abstract meant directly instantiated,,
4752,d0572d6aabedaab924d5282df8e98a44eb85be38,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-19 16:45:57 -0700, , allow reset vector set dynamically chip power sequence awake sleep sequence may wish set reset based upon dynamic property e.g. setting external pin support passing reset vector coreplex exampletop simply hard wire reset vector case additionally allow mtvec reset case including riscv test bbl overriding mtvec one first thing boot sequence doe reset value superfluous,,
4753,e6c1bcfedd844f717827dcd5d09cf954d57894c5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-19 15:54:17 -0700, , expose carry bit widecounter,,
4754,2961d92244f17ccd6be35ab2884ed82cc1ff3292,enry Cook <henry@sifive.com>, 2016-09-19 13:46:45 -0700, , testharness vsim makefrag cleanup,,
4755,1b26d78114af78dcad0d28d789319c1dfac00e7f,unsup Lee <yunsup@sifive.com>, 2016-09-19 13:34:58 -0700, , correctly print addrmap overlapping error message,,
4756,df442ed82c4e42db787de5b4ee1a53ce0b8bd908,enry Cook <henry@sifive.com>, 2016-09-19 13:24:01 -0700, , rocketchip avoid pending merge conflict,,
4757,ddcf1b4099b801a096cf6657f047bf63fe2fc440,enry Cook <henry@sifive.com>, 2016-09-19 13:23:17 -0700, , use project rather model name binary generated src file,,
4758,7b8aa6c83960cb6eb67635b0113b8515b5a1cac1,enry Cook <henry@sifive.com>, 2016-09-19 11:00:13 -0700, , rocketchip split base example top,,
4759,7ff7076dabaebb5cd9cf58e8357cb3b5ffe3cf9e,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-19 10:22:49 -0700,310, merge pull request 310 ucb bar rxia testharness refactor resolve merge conflict testharness refactor,,
4760,f0debb89e4fb8a73ab6cd5abaf89b76d50cca0ab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-18 22:37:40 -0700,314, merge pull request 314 ucb bar widecounter reset allow widecounter reset,,
4761,a49814c6677a83a8efac1d5769f109c0d6bdbc99,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-18 18:45:51 -0700, , allow widecounter reset,,
4762,aa956c010864734067f34934a3143a0b544c9c5f,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 17:37:03 -0700,312, merge pull request 312 ucb bar tl2 cheap address decode tl2 cheap address decode,,
4763,9817a00ed9b7fbd2ebeda92e4496b53e82d9d113,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 17:07:21 -0700, , tilelink2 fuzzer check address validity injection,,
4764,b11839f5a1743452e132fe6e29966e67c0edf500,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 17:04:18 -0700, , tilelink2 differentiate fast safe address lookup case,,
4765,b4baae4214910eb9ab4d8f198280acd9a764b8fd,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 16:13:46 -0700, , tilelink2 minimize xbar decode logic,,
4766,76d8ed6a69454f6d35ac2ea8cb70733dfa47a859,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 15:31:35 -0700, , tilelink2 remove strided contiguous clearer,,
4767,fa0f119f3ca1bcf15da30996faf4ef7625531302,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 15:27:39 -0700, , tilelink2 consider implication negative address mask,,
4768,e43750854879c702d493d10ec63a1841697e97b7,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 13:56:35 -0700, , tilelink2 track interrupt connectivity like tl2,,
4769,fd3ac4653cd974e6a184e70261a029e5eed9a37c,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 01:28:52 -0700,311, merge pull request 311 ucb bar rom executable rom executable,,
4770,01c1886b9d9446b123ae822f909d065e6611b1bf,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 00:56:21 -0700, , utils cacheable cache manager,,
4771,6c3269a1d863c0f049f774b75e9e45ffffeae1b5,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 00:19:37 -0700, , sram optionally default true executable,,
4772,e749558190ce6d373b13d7c2d0e73fb61acd966c,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 00:19:09 -0700, , rom optionally default true executable,,
4773,c70045b8b3020f58fff0e2c3b3869a1e9917d6f7,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 00:16:40 -0700, , utils express cacheability tl2 tl1,,
4774,e3d2bd33234a2bae6d02213e6af3e3a4b7f68dc4,esley W. Terpstra <wesley@sifive.com>, 2016-09-17 00:16:00 -0700, , top print memory region property rwx,,
4775,75c73fce37dd5f9e3d0fc646d84dd2bd744b5fd2,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 19:09:22 -0700,309, merge pull request 309 ucb bar tl2 addrmap tl2 addrmap,,
4776,5c858685aa1701a1cbb65174521090316bb00047,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 18:03:49 -0700, , utils support manager multiple address,,
4777,3fdf40c088805b0a7bce0bfac4a77e065a4ee5f9,ichard Xia <rxia@sifive.com>, 2016-09-16 17:47:31 -0700, , change implicit argument explicit,,
4778,a9382b3116c44158fa2b9f9f39f4687e39bd13c5,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:47:20 -0700, , periphery test bench look testram,,
4779,b5ce6150c7e73004c2d6e3bb8d683f2e16303834,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:27:49 -0700, , periphery dynamically create address map config string tl2,,
4780,8876d83640cb28857528da83460285bc94113962,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:26:50 -0700, , prci preserve andrew preferred clint name,,
4781,a357c1d42e655753ea23aec00db3a4f77fdaf7fa,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:26:14 -0700, , tilelink2 create dts device automagically,,
4782,258723483864fe8f2faab6715f1e7df59eb98c75,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:25:22 -0700, , tilelink2 tlnodes capture nodepath client manager parameter,,
4783,915a929af1a1db77bcafe393cd60476aa2c1abab,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 17:25:00 -0700, , tilelink2 node mix context parameter,,
4784,63f13ae7ce60b6a5fa731c92fb1696b0bd05eb96,ichard Xia <rxia@sifive.com>, 2016-09-16 17:10:52 -0700, , merge remote tracking branch origin master rxia testharness refactor,,
4785,503ce14c9886eefb11b3b8855c7b11ca4646daf4,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 16:55:35 -0700,307, merge pull request 307 ucb bar address shrink undefined regs return zero,,
4786,dae0918c8527b28c92a6c822f34583f578a62102,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 14:54:30 -0700, , tilelink2 registerrouter support undefzero,,
4787,f0f553f2271f40d9260dcb7554380bce0537ea27,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 14:49:43 -0700, , tilelink2 work around firrtl warning using io.wready lead verilog read output ... lint pctio port coerced inout scratch terpstra federation rocket chip vsim generated src 24860 io_wready port io_wready declared output module may need inout coercing inout,,
4788,3fcc1a44608af28a8728c620c6f63db68b7158e1,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 14:46:37 -0700, , tilelink2 couple fire helper,,
4789,2210e71f429f92887e5913b4fba9474fc25a6318,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 00:49:05 -0700, , tilelink2 addressdecoder validate output optimization,,
4790,023a54f1225ff2df576affa5f79ba09ec7284469,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 00:27:26 -0700, , tilelink2 addressdecoder improved heuristic,,
4791,4abba87b619f33acb708c8c3f1136f2e7067cc3e,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-16 15:53:53 -0700, , bump firrtl include empty module fix vivado 306,,
4792,86b70c8c599ca22d127761767a2447452406c7cf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-16 14:26:34 -0700, , rename prci much prc,,
4793,4b1de82c1db7c0cc3c758648a5b579d6424356b0,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 14:19:42 -0700, , regfield separate uint byte byte regs,,
4794,943c36954d676c9f4f3b4ad64b7ce5933d19bc21,esley W. Terpstra <wesley@sifive.com>, 2016-09-16 13:45:05 -0700, , tilelink2 regfield .bytes update one byte,,
4795,6134384da4549c35396b4ad54b947ed8b1df1f42,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-16 12:43:36 -0700, , fix deprecation warning,,
4796,a031686763982de66a11cf61884a116262419cee,wachs5 <megan@sifive.com>, 2016-09-16 13:50:09 -0700, , util blackbox async set reset register properly 305 util set reset async register properly way blackbox init register coded really kosher verilog synthesis tool also enable logic really pushed flop change explicit set reset flop temporary problem would away parameterizable blackboxes general async reset support tab space makefiles util fix typo async reg comment,,
4797,a94b4af92d745244c72c70c33ac969e975c7d5c2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-15 14:45:47 -0700, , simplify make asyncresetreg companion object,,
4798,198a2d7022494165af78213b8b0c0ecc068a4750,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-15 22:45:35 -0700,302, merge pull request 302 ucb bar tl2 mmio tl2 mmio,,
4799,dd19e0911e4114e52b2bce3af7658075220f1c45,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 22:13:08 -0700, , tilelink2 handle bus width,,
4800,e1d7f6d7df40bc8909fb1df3ee19cf31bd92585c,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 22:06:39 -0700, , prci always use bus width xlen,,
4801,2c53620275f62d3c4ac2b00df7e1dc5b9fadb392,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 21:28:16 -0700, , chisel3 bump irrevocable decoupled constructor,,
4802,0e80f7fd0fc846963a22956caf3815019eb896d6,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 21:27:49 -0700, , hinthandler violate irrevocable rule,,
4803,f05222a0724d3784fe50cf98e8d2875a3da77f78,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 21:15:30 -0700, , testconfigs disable atomics atomicabsorber finished,,
4804,38a9421c75d155c608ff0894b684bab8a264352e,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 18:55:58 -0700, , comparator compare addr_beat irrelevant,,
4805,669e3b0d96a24486a3c34263ac7a996770827999,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 16:16:36 -0700, , regression fix address lookup,,
4806,30fa4ea95684a7c53c2dc7c7067a82717adbe2bc,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 15:52:50 -0700, , registerrouter compress register mapping sparse device,,
4807,6b1c57aedc46c288ad021d3e08e5454fa7955905,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 14:47:44 -0700, , tilelink2 compute minimal decisive mask,,
4808,fb24e847fd13b6a1c9aa467fb0b4f9d783b5f5f2,esley W. Terpstra <wesley@sifive.com>, 2016-09-15 00:38:46 -0700, , rocketchip globals sissy,,
4809,644f8fe974d8bf8d86192eeea6de23c4450e5cb5,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 18:09:27 -0700, , rocketchip switch tl2 mmio port prci,,
4810,91e7da4de32db84d7596634ebaa016832c7db1b6,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 23:19:03 -0700, , tilelink2 make registerrouter constructor args public,,
4811,3875e11b26b95a880641a4d60810df3d72058f05,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 23:06:49 -0700, , tilelink2 regfield split big register,,
4812,5c8e52ca32c4e1afbbd643d776c2a0baf050afc9,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 20:40:00 -0700, , device tl2 version rom,,
4813,3f30e11f16424ba8e5901ce39e63c41a931935a8,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 19:52:03 -0700, , tilelink2 legacy manager_xact_id doe matter uncached,,
4814,ddd93871d8042394be9c8deca6502ef9b9602382,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 18:08:49 -0700, , tilelink2 add executable manager parameter,,
4815,9442958d6707856fc18a317eb3b8c9508bd924a5,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 18:08:18 -0700, , tilelink2 allow node outside tilelink2 package,,
4816,f2fe437fa466870cd34499005bb78f368e20d653,ack Koenig <jack.koenig3@gmail.com>, 2016-09-15 19:47:18 -0700, , use cdematcherror improved performance 304,,
4817,851a336db4322ac06bc7427a1e715f7ce5066277,enry Cook <henry@sifive.com>, 2016-09-15 14:25:47 -0700, , unittest split config testharness separate file minimize import,,
4818,245f8ab76b11e25318f7a12201271704a0b37e73,enry Cook <henry@sifive.com>, 2016-09-15 13:30:34 -0700, , util move latencypipe util,,
4819,a70d8c9821c5d77a06839f40d6a2fcc7641ddd13,enry Cook <henry@sifive.com>, 2016-09-15 13:27:07 -0700, , merge remote tracking branch origin master testharness refactor,,
4820,be9ddae77f9038cf9b582c418ae37100c692bc52,enry Cook <henry@sifive.com>, 2016-09-15 13:04:01 -0700, , make groundtest unitest peer rocketchip package harness configs,,
4821,c6f252a9136eb789f16a0daae18bdf266268fef9,enry Cook <henry@sifive.com>, 2016-09-15 12:19:22 -0700, , remove option success flag coreplex use sane default,,
4822,9e2b0aad65f2b7d3a126f90711577988573ddc4a,enry Cook <henry@sifive.com>, 2016-09-15 11:53:05 -0700, , revert allow model something testharness reverts commit,,
4823,888f6a2a5551ee15dc97ee1d77756de6420c7284,enry Cook <henry@sifive.com>, 2016-09-15 11:48:09 -0700, , revert move unittest back rocketchip module reverts commit,,
4824,29ce599ea275f93837905ebc343d4a72964144c1,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-15 11:33:05 -0700,295, merge pull request 295 ucb bar tl2 irrevocable tl2 irrevocableio,,
4825,0a65238920db9221b359e627bd7ab52bfb70a874,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-15 10:30:50 -0700, , merge branch master tl2 irrevocable,,
4826,49863944c41e9c357b7be3dda8d5b1ede385e640,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 11:24:05 -0700, , merge object,,
4827,f363f5f7094436b05e3db26e3fcba8b47648effb,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 15:34:42 -0700, , wrap testharness latency pipe module,,
4828,f5db83a72ff2938cbd10a16ceadf630f9f366961,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 11:29:26 -0700, , ntiles knob,,
4829,646527c88e851bf7f2fb1a0814d794fa93542885,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 10:47:36 -0700, , use named constant set axi resp cache prot field,,
4830,f95b8c4ec2bcde5cb7a1df18b99906e446d3ddb9,oward Mao <zhehao.mao@gmail.com>, 2016-09-14 20:05:37 -0700, , move unittest back rocketchip module,,
4831,bf253aaa972964e68e1ac04d12de240bb7ee57df,oward Mao <zhehao.mao@gmail.com>, 2016-09-14 20:04:33 -0700, , allow model something testharness,,
4832,8550582f8435c03fb6fadcc4855b15eed3c02b87,oward Mao <zhehao.mao@gmail.com>, 2016-09-14 20:29:55 -0700, , remove redundant verilator rule,,
4833,a304695ffd74b1e26771c97b9da10a4a8247278d,ackkoenig <jack.koenig3@eecs.berkeley.edu>, 2016-09-14 17:33:39 -0700, , add firrtl verilog makefile target vsim,,
4834,cde104b3fad5e3e33d71603f4b5109558eac195e,enry Cook <henry@sifive.com>, 2016-09-14 18:04:24 -0700, , junction remove obsoleted smi close 280,,
4835,96110caca1f9f6da19e1a23590617288e3199fab,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-14 19:51:16 -0700,291, merge pull request 291 ucb bar move bootrom move bootrom coreplex periphery,,
4836,ab3814dceef7b8c3856a1157272c3d4df660ad04,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-14 19:00:17 -0700, , merge branch master tl2 irrevocable,,
4837,e404bea2ee700942c7811a7e25cf5a5fdf3e428f,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-14 18:58:48 -0700, , merge branch master move bootrom,,
4838,f2cb9da91aca0e6e2e7a6e871175c663f52f5667,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-14 18:56:11 -0700,296, merge pull request 296 ucb bar split unittest refactor unittest framework,,
4839,1c7d7f9d32d0f7183895dafc6b6342f8e064aa71,esley W. Terpstra <wesley@sifive.com>, 2016-09-14 18:18:59 -0700, , tilelink2 stall edge,,
4840,97809b183ff01028dd94d3acf61ede97c9880d17,unsup Lee <yunsup@sifive.com>, 2016-09-14 18:10:21 -0700, , refactor unittest framework result another suite need run,,
4841,d35060b8812e437731b9c81f78febeee6c2075b6,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-14 17:55:16 -0700, , junction messed merge lulz,,
4842,1b53e477fab0751d5ed064d5e3d8d844331fc16e,enry Cook <henry@sifive.com>, 2016-09-14 17:50:17 -0700, , merge branch master github.com ucb bar rocket chip tl2 irrevocable,,
4843,e02d149cbec417e950ae74590bfbb5455bdf451c,enry Cook <henry@sifive.com>, 2016-09-14 17:43:07 -0700, , tilelink2 convert tilelink2 use irrevocableio add check monitor enforce irrevocable semantics tledges update pas new monitor assertion,,
4844,3030718f723a7ea3007c36c4ca5b8faaea24cebc,enry Cook <henry@sifive.com>, 2016-09-14 17:40:22 -0700, , bump chisel3,,
4845,08c4c7b98514ec6fd2df2341c708c52087b42a7b,enry Cook <henry@sifive.com>, 2016-09-14 17:38:54 -0700, , junction make async crossing capable providing irrevocableio,,
4846,ae026edeb30c3a814b31ebf2c0d201a314c09087,wachs5 <megan@sifive.com>, 2016-09-14 16:59:27 -0700,293, merge pull request 293 ucb bar async_clk_utils add async clock utility,,
4847,1308680f7561f51094360fc27db89f773808cdb1,egan Wachs <megan@sifive.com>, 2016-09-14 16:30:59 -0700, , add async clock utility,,
4848,710f1ec020af1a6032e182ad5cfd642844726f2b,unsup Lee <yunsup@sifive.com>, 2016-09-14 16:09:59 -0700, , move bootrom coreplex periphery,,
4849,aa3fa90fe3072014f23fa8fb14b536e348cb800b,enry Cook <henry@sifive.com>, 2016-09-14 14:56:50 -0700, , tilelink2 monitor miscopied name assert message,,
4850,d76e19a6abb56a795670d4fb8b1f79f403c42292,enry Cook <henry@sifive.com>, 2016-09-14 14:23:23 -0700, , tilelink2 monitor simplify monitor interface edgein edgeout required pas around,,
4851,f7121a2a5b72b90b43270531f2f78a291184787d,cott Beamer <sbeamer@lbl.gov>, 2016-09-14 11:34:23 -0700, , support bsd sed gnu sed still work,,
4852,cd12fd1cbbbbda6d2b4d339ef3290d1757ff5ea8,cott Beamer <sbeamer@lbl.gov>, 2016-09-14 11:36:47 -0700, , fix clang support emulator debug,,
4853,565444c40e4e85ec5537b6a9e153a7b81121704f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-14 12:18:55 -0700, , make cope external mmio network,,
4854,2572cd3f7c014e2980f092eb8d407c5738912e47,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-14 11:50:28 -0700, , add missing dependency,,
4855,5828e6042e831100b85df6bfaec184a9838965ff,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-14 11:47:10 -0700,299, work around http github.com ucb bar firrtl issue 299,,
4856,c3ddff809b9ee77823d67b97e27a3ddd08f39848,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-14 10:57:01 -0700, , move prci coreplex always block belongs,,
4857,5566bf1b13228df1aa1af202a6b0d005de3f2b5b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-13 16:25:31 -0700, , route plic interrupt prci plic local coreplex prci,,
4858,38b13da2f41d5a7ddfb2ba682af2d6a0f31ef8ff,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-13 17:51:36 -0700, , bump chisel firrtl,,
4859,47acbf928b3331b62a036edb3fc23657dfa56eaa,wachs5 <megan@sifive.com>, 2016-09-14 00:17:26 -0700, , give asynccrossing slave interface register visibility written 288,,
4860,bdb7b1de3677cca812f45afda82cd14130b2ce18,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 20:29:42 -0700, , move tilelink agnostic counter uncore util package,,
4861,18822414933c010476118c295ba8b00f11b1c737,oward Mao <zhehao.mao@gmail.com>, 2016-09-13 20:22:20 -0700, , move junction utils top level utils package,,
4862,7dd4492abb299fdd030a296d11b39cea666a5159,enry Cook <henry@sifive.com>, 2016-09-13 15:37:29 -0700, , first cut refactoring unittests top level utility individual test located dut functional change,,
4863,dfd6bfb45425bfaae9874211b9700a912cd99fe5,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 19:13:21 -0700,287, merge pull request 287 ucb bar crossing take clock crossing redux,,
4864,d23ab7370dd172db9925b466561f14a4d82eae5f,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 18:33:29 -0700, , tilelink2 unit test,,
4865,cc88bf1b089156697b924757e8c4f4e8ab713e46,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 17:41:35 -0700, , junction give unit test time,,
4866,acedd3688a298b6022c597d83773fbe3813a8a52,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 16:35:06 -0700, , tilelink2 unit test clock crossing,,
4867,c8e6d478840909915ac69aa38820b132d9dd50c7,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 16:04:46 -0700, , tilelink2 add clock crossing adapter,,
4868,44501cdbf80f2f159d41441d3a6e9f4a59e52344,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:49:08 -0700, , crossing change default sync safer settling time make matching asyncqueue depth support full throughput,,
4869,3348236320a4576a35ee8666675d9fc260a60d06,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:45:52 -0700, , junction remove obsolete handshaker crossing,,
4870,fe6a67dd0eaac249fb1f40ddfb3a3b31a25a5e49,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:26:59 -0700, , tilelink2 add primitive,,
4871,d75f9d6a34d015674bfcff53eafff9d6d538c6b9,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:30:09 -0700, , junction add asyncqueue,,
4872,8142406d2e5a0138c8b520ecc4048e7a200c3ec2,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:34:56 -0700, , junction refactor crossing type,,
4873,ecdfb528c5d8491ff5a645b33d1204d880ddcdef,esley W. Terpstra <wesley@sifive.com>, 2016-09-07 13:55:22 -0700, , crossing refactor asyncdecoupled provide clock domain,,
4874,33a05786db25921835a540cdda8d943585f06cc4,esley W. Terpstra <wesley@sifive.com>, 2016-09-13 15:44:36 -0700, , tilelink2 rammodel fix put get putack getack case 282 case result undefined data get previously requiring get return new put data guaranteed fifo device,,
4875,28982ab569a2703f8660b07d425012c75f348b8f,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-13 14:04:23 -0700,279, merge pull request 279 ucb bar monitor tl2 monitor fuzzer,,
4876,632b5896b9fadab342222fe8ae480ae72ab6e569,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-13 13:29:48 -0700, , delete later using fuzzer,,
4877,e318c29d48583ddcf0600ea1ec171ab4a93eb72b,enry Cook <henry@sifive.com>, 2016-09-13 12:25:57 -0700, , tilelink2 fuzzer allow noise making parameterized better comment,,
4878,05100c12a7bf5eb4a6c3730dad552735ea9c20aa,enry Cook <henry@sifive.com>, 2016-09-13 11:18:18 -0700, , merge branch master github.com ucb bar rocket chip monitor,,
4879,61cbe6164d9a10a661884938740d4cd5520548c8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-13 02:32:00 -0700, , add option execute jal decode stage particularly helpful design btb becomes critical path design rvc caveat emptor,,
4880,606f19a17f4e760387c368b1492fa8027486b098,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 21:41:36 -0700, , tilelink2 registerrouter unit test,,
4881,70054226519cdec81f228608870913f82a7a0fb0,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 19:06:35 -0700, , tilelink2 hinthandler hintack middle multibeat,,
4882,2979badf75badef2c1305cc1122b056dc9a60ff0,oman3017 <roman3017@users.noreply.github.com>, 2016-09-11 18:26:56 -0700, , update readme.md fixed path configs.scala,,
4883,273d3a73f2c5be4601413601ca70bc93b2bc4a05,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 18:39:50 -0700, , tilelink2 unit test pass,,
4884,a10d058e1a2dd98a9ab6ecf62d1b92018cab4212,olin Schmidt <colins@berkeley.edu>, 2016-09-12 18:25:35 -0700, , fix warning verilog source 274,,
4885,9874bc553a10a1cb02c2dcd54e18c6b8f76e5b04,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 17:31:59 -0700, , tilelink2 fragmenter support hint,,
4886,42955a0490f4a127c1d041ac34a22807c1ac4164,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 17:31:16 -0700, , tilelink2 hinthandler optimize nothing unneeded,,
4887,94761f714d627538774f9f40e51896b5b264a82c,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 17:26:40 -0700, , tilelink2 hinthandler fill correct sink response,,
4888,ca5f98f138c0b8fb3292122821f086e1cbd4c323,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 17:15:28 -0700, , tilelink2 hint special hint transfersize limit like message type,,
4889,ad8e563c89d55d921c5fe377cdd8264aab76d32e,enry Cook <henry@sifive.com>, 2016-09-12 16:55:29 -0700, , tilelink2 fuzzer rewrite fuzzer multiple bug fix actual source generation,,
4890,0b0c8911798e8ddad9054f323ac7181db95954ed,enry Cook <henry@sifive.com>, 2016-09-12 15:31:26 -0700, , tilelink2 monitor allow zero mask putpartials require larger address refactoring tbd,,
4891,c57b52ec86ca8866e25fe6b2688aa36a2fcb05d1,enry Cook <henry@sifive.com>, 2016-09-12 16:40:15 -0700, , tilelink2 fragmenter bugfix using d.hasdata,,
4892,82681179cb051dd32a76e10b4f795ecbddfeda57,enry Cook <henry@sifive.com>, 2016-09-12 14:00:00 -0700, , tilelink2 edge add size addr_lo addr_lo correctly deciphered mask alone oxc still addr_lo size,,
4893,88440ebf89625bab300c5a2a02aba6a14723470e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-12 16:52:03 -0700, , use pseudolru btb possible power two,,
4894,266a2f24bd5825d415b9624db11699cf477dd6f9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-12 16:50:08 -0700, , disable mul early default xlen default unroll help performance cost area,,
4895,96185e4b1606c5a9770edeb7ba36abfdad89d8c6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-12 12:01:04 -0700, , tighten assert condition dcache.s1_kill care previously high,,
4896,beb141a20b67aa40dd52c2ca3abf8c6dedbdcff6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-12 12:00:04 -0700, , allow extension disabled misa register,,
4897,e66abb5e92ce5f6278a8bfefcea1d8b0eb4ea700,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-12 14:05:50 -0700,276, merge pull request 276 ucb bar nmemchannels fix pas nmemchannels coreplex coreplexconfig,,
4898,f3cdeb08c6009cedc102322d3810d9160c3fd7a3,oward Mao <zhehao.mao@gmail.com>, 2016-09-12 12:40:10 -0700, , pas nmemchannels coreplex coreplexconfig,,
4899,9d9f90646d9f3898375a1d1a052aaf132f83d711,oward Mao <zhehao.mao@gmail.com>, 2016-09-09 15:12:05 -0700, , allow configuration simulation memory latency,,
4900,49bba961cf3c059f0d4c2025b798d87cc29dd632,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-12 12:18:00 -0700,259, merge pull request 259 ucb bar refactor periphery refactor periphery,,
4901,a21b04a7c1204d94fc7157b27403ea56203d8b2c,enry Cook <henry@sifive.com>, 2016-09-09 17:19:03 -0700, , playground making different dag use duts,,
4902,0671d5d637fbf3ca74ee842875a9c9b3ea1124ff,enry Cook <henry@sifive.com>, 2016-09-09 17:16:35 -0700, , initial version fuzzer simple ram fuzz test,,
4903,7760459b761a2f51f250af9d066ba49c92f90fd7,esley W. Terpstra <wesley@sifive.com>, 2016-09-12 00:22:04 -0700, , tilelink2 registerrouter add regfield test pattern,,
4904,85ae77c108588fcce16498dd730527cfa7d63cff,esley W. Terpstra <wesley@sifive.com>, 2016-09-11 15:44:56 -0700, , tilelink2 rammodule carefully stage pipeline make brams possible,,
4905,9560df537c2f2b37561fe643d42573f0dd70d64c,esley W. Terpstra <wesley@sifive.com>, 2016-09-11 15:43:04 -0700, , tilelink2 registerrouter allow sub device order make useful unit test,,
4906,26f9e2dfbd68a2503624b7915b594f4d0ae01307,esley W. Terpstra <wesley@sifive.com>, 2016-09-10 01:22:12 -0700, , tilelink2 parameter fix width address truncation bug,,
4907,98a4facac7308029756953c13e6ca86a27f714ab,esley W. Terpstra <wesley@sifive.com>, 2016-09-10 00:24:57 -0700, , tilelink2 rammodel clear mem power,,
4908,17f7ab18dec66ff5635fded41e9db1a7886d1297,esley W. Terpstra <wesley@sifive.com>, 2016-09-09 20:57:20 -0700, , tilelink2 rammodel model state ram would put get,,
4909,488b93d146fad4dc95db57bfe643a21bde204ac0,esley W. Terpstra <wesley@sifive.com>, 2016-09-09 20:56:48 -0700, , tilelink2 parameter support putpartial must support putfull,,
4910,d6261e8ce8c047aa49dc061a37c80e100ebf54c1,esley W. Terpstra <wesley@sifive.com>, 2016-09-09 20:55:56 -0700, , tilelink2 edge add numbeats1 method predecremented code,,
4911,560404992747a8752aa992c5e98e89ecb3f0056a,esley W. Terpstra <wesley@sifive.com>, 2016-09-09 11:08:39 -0700, , tilelink2 buffer support unlimited number channel,,
4912,d985cdfc6622df6575acad6b6fe6f3c1fcb72299,unsup Lee <yunsup@sifive.com>, 2016-09-10 23:42:13 -0700, , merge branch master refactor periphery,,
4913,fea31c7061b52862bdcd326124291a9ee5ef206f,unsup Lee <yunsup@sifive.com>, 2016-09-10 23:39:44 -0700, , let globaladdrmap configstring overridable,,
4914,bb3f514e8db4fc00b434c3584bad81e7f7f56796,unsup Lee <yunsup@sifive.com>, 2016-09-10 23:39:29 -0700, , able add periphery device trait unfortunately touch lot code quite possible split multiple commits commit get rid extra infrastructure add periphery device top,,
4915,395bc16da6d01007d822ede641d9dc31a7481104,wachs5 <megan@sifive.com>, 2016-09-10 14:14:12 -0700,271, merge pull request 271 ucb bar get rid unecessary parameter async reset reg,,
4916,77e4aa63f8e1b8a5defc4ac20c1d2b9c2fb9bd47,egan Wachs <megan@sifive.com>, 2016-09-09 16:24:35 -0700, , get rid unecessary parameter async reset reg,,
4917,e6889ea711c8a3645072fa2dd9c03c82ce4c87d7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-09 15:25:15 -0700,269, merge pull request 269 ucb bar tweak two tweak rocket perf qor,,
4918,b695ab5292095188d42ba698e74569181026ca4d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-09 15:04:21 -0700, , merge branch master tweak,,
4919,8273ca1ae7ba220258711d923bab49ea4ea7a893,wachs5 <megan@sifive.com>, 2016-09-09 13:54:04 -0700,265, merge pull request 265 ucb bar black_box_regs make possible async reset flop,,
4920,5f5989848c070ce6bcd3e5258e03941b3ad649c4,egan Wachs <megan@sifive.com>, 2016-09-09 13:12:52 -0700, , merge remote tracking branch origin master black_box_regs,,
4921,cf3c6fa277cccb5cd2464ff1928525747fb287fb,olin Schmidt <colins@eecs.berkeley.edu>, 2016-09-09 10:57:10 -0700, , add stop_cond emulator match vsim printf_cond,,
4922,656aa78f7df0d43f9fe650334823f6c844c1c00c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-08 21:27:28 -0700, , pipeline fmas deeply default rocket qor improved enough fmas critical path change seems keep integer pipeline logic path balanced fpu,,
4923,eaa4b04ee51a2cee323080fe06da472c05e55499,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-07 18:29:41 -0700, , check store load collision precisely tolerate example half word store half word load different half word,,
4924,c4593d203412b19afe76773a93634a855b0316e2,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-09 10:17:45 -0700,266, merge pull request 266 ucb bar multinode tl2node make possible identity output input node pas vec,,
4925,c28ca37944e9be89f136dd289699ed83ae3d5b35,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 23:06:59 -0700, , tilelink2 get rid fragile implicit lazymodule pattern support reliably find current lazymodule,,
4926,b587a409a37bfdc26d6eabcd385a7c4d21392946,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 21:11:31 -0700, , tilelink2 node make possible identity output input node pas vec order implement pas ram monitor model want support variable number input output different manager client parameter bundle,,
4927,176f385b1db1cedba9881fc7b522cecd0e0d36c3,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-08 21:33:25 -0700,263, merge pull request 263 ucb bar intbar tl2 interrupt,,
4928,48ca4785787a93eadb5ee8a150e3bcc63e5708a2,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 21:09:59 -0700, , merge branch master intbar,,
4929,808a7f60f449ef2d5d59794a7a5e1fdfc3103247,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 21:09:40 -0700, , tilelink2 legacy error valid 264,,
4930,fda4c2bd7696d79444b094cae2af6c9267f43534,egan Wachs <megan@sifive.com>, 2016-09-08 20:01:03 -0700, , add way create async reset register way easily access tl2,,
4931,c1eb1f12a208acce2a48587b1a91644a045c78f5,egan Wachs <megan@sifive.com>, 2016-09-08 13:49:29 -0700, , tilelink2 rename gpio example avoid conflict real gpio device,,
4932,cbf06701566cef7888b6bf8db4052f273cec63f7,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 19:32:00 -0700, , tilelink2 legacy error valid,,
4933,1b07d53f70c506f6607fe021f7b12beb85a53fdb,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 18:51:43 -0700, , tilelink2 intnodes record interrupt range parameter,,
4934,9015276958e2668c608261ef92248d64b0a6ab4f,ichard Xia <richardxia@richardxia.com>, 2016-09-08 17:26:04 -0700, , use sbt launch.jar 0.13.12 262,,
4935,66f58cf2d0f646576069ad5e380029937a0447d4,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 15:17:30 -0700, , tilelink2 registerrouter support new tl2 interrupt,,
4936,23e896ed5dabef578c0c0155641095cfac56cb0a,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 11:30:35 -0700, , tilelink2 intnodes support interrupt graph,,
4937,d7df7d3109f0bfd4c42020f915349f24ec3cfe4f,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 14:41:08 -0700, , tilelink2 connect node lazymodules better error message,,
4938,53987cd9d44f4e52af848000182c77cad318f5a2,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 11:30:04 -0700, , tilelink2 node support non bundle data type,,
4939,a44fff5d937079ec684da082bd89e3532181c646,enry Cook <henry.m.cook+github@gmail.com>, 2016-09-08 14:27:03 -0700,260, merge pull request 260 ucb bar w1toclear clear,,
4940,60a503dc2f14c12dbcf9507b7b82b1b155df2e0f,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 13:46:56 -0700, , tilelink2 regfield add w1toclear regfield,,
4941,99b7e734cdf39d912ab62bef89ec299a52d71e47,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 12:14:55 -0700, , tilelink2 bundle fix wrong sink width,,
4942,9bfd8c1cf5372ca49ee24cea527d325c61a63677,esley W. Terpstra <wesley@sifive.com>, 2016-09-08 10:38:38 -0700, , tl2 widthwidget 258 tilelink2 narrower support widenening narrowing channel extra careful mask transformation need make sure narrowing widening cause loss information operation addr_hi mask addr_lo conversion except matter tilelink2 sram work around firrtl seqmem bug tilelink2 widthwidget renamed narrower convert way tilelink2 mask fix issue width data bus,,
4943,2c000a99da986759232c63c48188b03f319df81e,unsup Lee <yunsup@sifive.com>, 2016-09-08 02:08:57 -0700, , top periphery trait,,
4944,8536a2a47da72e65defb09c211f0d34685864825,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-08 00:03:11 -0700,257, merge pull request 257 ucb bar fix non contiguous mmio region routing fix routing non contiguous mmio region,,
4945,62e33527d3698e75e28999a57eceefd8fd1f2b85,oward Mao <zhehao.mao@gmail.com>, 2016-09-07 23:35:12 -0700, , merge branch master fix non contiguous mmio region routing,,
4946,4592558047ac3783ffeeb57d481725fb4eb57064,oward Mao <zhehao.mao@gmail.com>, 2016-09-07 21:59:05 -0700,254, merge pull request 254 ucb bar inferrw turn inferrw firrtl pas,,
4947,e35e7b2ee34c9451bc925d6cb3cfba08e720262c,unsup Lee <yunsup@sifive.com>, 2016-09-07 19:28:12 -0700, , fix routing non contiguous mmio region temporary fix generate hardware necessary since code soon replaced tilelink2 code,,
4948,6be569be9f40f286fd9e97fb46019020fdee9aa1,en Keller <bkeller@eecs.berkeley.edu>, 2016-09-07 15:27:26 -0700, , turn inferrw firrtl pas without memory wind two ported,,
4949,7a6f155b2ae0bb783a401110326d96e9b61c86aa,oward Mao <zhehao.mao@gmail.com>, 2016-09-07 15:07:17 -0700,253, merge pull request 253 ucb bar use companion use companion object type,,
4950,7603b86239b2860483d9fbb2ed281b04bf322012,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-07 12:56:55 -0700, , merge branch master use companion,,
4951,58c87bdf32dc5c9d240db99ffa07c27462fc46b9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-07 12:56:22 -0700,245, merge pull request 245 ucb bar tilelink2.2 tilelink2,,
4952,254f49093ccde441dcdc9692354cb4bde49d27a0,olin Schmidt <colins@eecs.berkeley.edu>, 2016-09-07 12:32:34 -0700, , use companion object type,,
4953,23d0b316158c786a2eb1d94d2f47cde321ae9a01,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-07 11:47:50 -0700, , merge branch master tilelink2.2,,
4954,02a2439222cc8afc96e1fcdc80a0fa96a5b42880,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-07 11:20:21 -0700,249, support degenerate plic interrupt resolve 249,,
4955,92718e4b619fb9a952bf93a05c14b2a3dffe847c,olin Schmidt <colins@berkeley.edu>, 2016-09-07 11:04:36 -0700,264, fix null statement vsli_mem_gen ala firrtl 264 252,,
4956,70cfd7ce139f5259040c6bb0df404d7e51937cab,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-07 01:58:25 -0700, , make rv32imafcs rv32imc latter domain tinyconfig,,
4957,a7f47f3c231f3f24f4023f36ebd76bfeff5feebf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-07 01:51:27 -0700, , reduce default btb size old value seems typo introduced year ago commit intent fit dhrystone working set rofl new value doe,,
4958,9fea4c83da18d2b204968c10deac8bfd49f75c2f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-06 23:53:12 -0700, , add rv32f support,,
4959,66e9f027e0ccfe6e423a62918c3d40e38eb436bd,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-06 23:36:58 -0700, , add muxt mux tuple2 tuple3,,
4960,511cc6c5c5fb086840922210f0e7ad5b9b944746,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-06 23:36:41 -0700, , evaluate arg boolean.option lazily,,
4961,a0dcd42e800941d371bcc6062f012003f49db8d3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-06 17:48:59 -0700, , avoid erroneously setting tag valid flush,,
4962,fb05f5a07f7374dde5246f1d114b93ee588f2bf0,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-07 00:05:00 -0700, , remove parameter 250 addrmap ordering constraint relaxed parameter longer needed,,
4963,d2421654c408b758fffb9f87d3ee0bf026e41796,esley W. Terpstra <wesley@sifive.com>, 2016-09-06 23:46:44 -0700, , tilelink2 refactor address addr_hi abc addr_lo need addr_lo order properly convert width part refactoring move method bundle,,
4964,b76612f357eba107f654b4bfc41497be0584ed8c,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-06 21:53:55 -0700, , relax contraint adding addrmapentry addrmap 248 add order explicit check end figure whether overlapping region,,
4965,7504498dff57ec78354ee7c5d46c552e7f6ee74a,oward Mao <zhehao.mao@gmail.com>, 2016-09-06 17:22:18 -0700,247, merge pull request 247 ucb bar replseqmem_pr bump firrtl sequential memory,,
4966,e95fe646a31805d00baa612f904f38fbe0d57476,egan Wachs <megan@sifive.com>, 2016-08-24 12:52:24 -0700, , mem_gen failure create target,,
4967,bbef3a8d3e1cddeed8175593362ec624b09b783a,oward Mao <zhehao.mao@gmail.com>, 2016-09-06 15:31:39 -0700,246, merge pull request 246 ucb bar fix configstring printout problem fix configstring printout memory,,
4968,48098f5e2d36fc707a134fec20292e3c7a3b5c15,egan Wachs <megan@sifive.com>, 2016-09-06 14:48:28 -0700, , bump firrtl instantiate sequential memory macro,,
4969,1fec9807f6f5f22f1a00c5c6283fb558ca5e7770,egan Wachs <megan@sifive.com>, 2016-08-23 17:05:09 -0700, , allow override vlsi_mem_gen script,,
4970,aae4230627978c228fafe7929235607b7e080d1c,esley W. Terpstra <wesley@sifive.com>, 2016-09-06 13:12:33 -0700, , tilelink2 fix bug found megan legacy converter,,
4971,56d81b0034106d5fac59313b0e0e51ca98afe9a4,unsup Lee <yunsup@sifive.com>, 2016-09-06 10:40:11 -0700, , fix configstring printout memory,,
4972,54ab14cd9dd49ce37da33a190a382a0aefa0d7a4,esley W. Terpstra <wesley@sifive.com>, 2016-09-05 22:11:03 -0700, , tilelink2 statically optimize numbeats simple manager,,
4973,314d6ebd6f30599509f8e538a0db95d8704dd090,esley W. Terpstra <wesley@sifive.com>, 2016-09-05 22:10:28 -0700, , tilelink2 stricter transfersizes requirement,,
4974,56170c605c178d315d9defca4f6d4d701f8b9759,esley W. Terpstra <wesley@sifive.com>, 2016-09-05 21:12:51 -0700, , tilelink2 forgiving legacy requires,,
4975,3167539331d1bb49c9a2a91939ebbdb900595c57,esley W. Terpstra <wesley@sifive.com>, 2016-09-05 20:42:16 -0700, , tilelink2 narrower must little endian,,
4976,ded246fb9531b3ae6dacfaba6ef7ba791f799862,esley W. Terpstra <wesley@sifive.com>, 2016-09-05 19:45:16 -0700, , tilelink2 relax max transfer size real requirement exceeding alignment,,
4977,cf0291061dc50e09cb1d5bf560ef3816fc9ec760,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 21:54:23 -0700, , tilelink2 fix bug uinttooh1 triggered size big,,
4978,9f45212c95849888fd97e268a4a7a81099ab7488,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 20:52:47 -0700, , tilelink2 fragmenter need update subaddress,,
4979,757d46279e6ca28d3fc2bdcd24e42af37eb0268b,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 19:48:21 -0700, , tilelink2 expand data correctly channel narrower,,
4980,0faa8c40510a9385d2888424fc19c05201d9b332,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 18:40:19 -0700, , tilelink2 fix xbar bug mux1h broke fsm one manager,,
4981,a0c25880c7d4a18aa9ef9f5dd927fa045962c50f,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 18:22:12 -0700, , tilelink2 monitor check mask reconstructed request,,
4982,df32cc388726fbdaf17b99a84c01171c5f12e6c9,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 17:48:45 -0700, , tilelink2 careful apply andrew masking trick everywhere,,
4983,fb262558eefbc6f43d7d46e42f7253f425b3efc6,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 17:03:10 -0700, , tilelink2 helper object pas source line invoked,,
4984,1a081b4dd59c51323150daf2093382169ae4ae2b,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 16:54:16 -0700, , tilelink2 monitor report connection problem,,
4985,cb54df0a8a56d2702c01c63b7803025b41490130,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 16:47:18 -0700, , tilelink2 tie unused channel,,
4986,68e64a9859b364623bf9531105d59f93a1a91e7f,esley W. Terpstra <wesley@sifive.com>, 2016-09-04 16:17:20 -0700, , tilelink2 clarify ready valid use registerrouter,,
4987,e3b35438419e4a5ce76d72422d80935009bea1e9,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 23:01:15 -0700, , tilelink2 ensure regfields exceed bound,,
4988,834307063943ae5398ce8ecf63c3979aa379fa57,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 22:48:00 -0700, , tilelink2 detect bit overflow register definition,,
4989,a1fc01fd6d9589e710f58a4eda44f1a05d017cf4,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 22:41:42 -0700, , tilelink2 prevent mapping register twice,,
4990,81162a2dc9d09e6e4c9d1d313fc292a968e79660,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 22:34:51 -0700, , tilelink2 support attaching decoupledio directly register,,
4991,6a378e79e381f39e17ffa619041de496ecb74d81,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 21:42:37 -0700, , tilelink2 allow stage backpressure combinational regmap,,
4992,4746cf00ce8d2a1554e8d8d64e67d6b7b4074cfc,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 20:17:42 -0700, , tilelink2 move file new uncore directory,,
4993,e034775bfac8c2d118264e0e7f45caa9c254f093,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 20:10:40 -0700, , tilelink2 use fancy new hasdata function,,
4994,11b0272d917c25706cc837382abc9b2c511321d1,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 19:55:08 -0700, , tilelink2 create optimized hasdata method edge statically evaluates known,,
4995,5db7ae262bc91453e7a30cc43c3118a878f2815f,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 19:30:07 -0700, , tilelink2 first version narrower support uncached,,
4996,b004d54d71d18b09443ed66a87019abb22a11b06,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 15:03:49 -0700, , tilelink2 add fragmenter adapter god pain,,
4997,ecc3c2a4b2344279983dee5ac9e031763a23d9d3,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 11:52:47 -0700, , tilelink2 efficient one hot circuit,,
4998,3d84795641380bd79a546bf1c65595ff2eb8b1b0,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 11:13:43 -0700, , tilelink2 use lazymodule new ... like chisel module new ...,,
4999,2069ca5d8d66a127eaaf116dd5337e5eecdfde04,esley W. Terpstra <wesley@sifive.com>, 2016-09-02 11:12:25 -0700, , tilelink2 pas sourceinfo using implicits monitor,,
5000,935b53f3bfabfb2e02a11808cc30d83aabc8e78a,esley W. Terpstra <wesley@sifive.com>, 2016-09-01 11:34:56 -0700, , tilelink2 explicitly check fixed field never change multibeat,,
5001,e652cd155b56116d857e374a69ed898ee80c6a56,esley W. Terpstra <wesley@sifive.com>, 2016-09-01 11:13:36 -0700, , tilelink2 edge parameter link better match,,
5002,c411a3e77f17b0eebcf572acc60345b1af57b5f3,esley W. Terpstra <wesley@sifive.com>, 2016-09-01 11:12:59 -0700, , tilelink2 simpler size requirement user understand,,
5003,ab998c08f1b0b20b863b7de745920a08d836eab3,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 17:44:48 -0700, , tilelink2 save hardware hinthandler bce,,
5004,18e7d4cd65492c1e23be4e0323299e152ab36cee,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 16:45:18 -0700, , tilelink2 make possible write node adapter,,
5005,4a401fc480f7fa3c5c4e0ebb895adfcd40c502cf,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 15:53:25 -0700, , tilelink2 add buffer adapter insert pipeline stage,,
5006,50f0dee69ea1e849cbb62f353b3868bc77b95462,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 15:47:07 -0700, , tilelink2 add identitynode adapter change nothing,,
5007,9cd2991fb3e0c5f55cd194605b125ccbaf67598b,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 14:49:18 -0700, , tilelink2 addressset always assigned base address consensus seems tilelink assigning address dynamically reason come another scheme assigning address independent tilelink decoupling good would allow use mechanism different bus soc informational flow address likely naturally follow module hierarchy tilelike bus topology thus seems better pas address using module constructor address still checked tilelink using module centric flow address pose correctness concern address need provided slave construction tilelink spread globally thus burden manually assign address low,,
5008,ae2bc4da215827f0c6910281ef5c96a73bb37e4d,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 13:37:20 -0700, , tilelink2 refactor regfield interface implementation,,
5009,d6727abbbc3942ab425de49347bc4418bd9f05a4,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 13:30:46 -0700, , tilelink2 rename operation edge includes edge,,
5010,ee3e31cb23dce19daf576eb575f9ad3aae2909b0,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 13:30:06 -0700, , tilelink2 refactor tlnodes seperate file,,
5011,69b3de92a8cd000a520611f4ec7662d73df3e3be,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 12:17:55 -0700, , tilelink2 decouple basenode tilelink bus reused,,
5012,c785375276fc5e4b2ae6fecb7e0f94386b5e99c2,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 10:43:34 -0700, , tilelink2 use connect instead specific connect node,,
5013,05221d7073e4e1628afa8c71ce40eb2ee54d9f31,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 10:38:00 -0700, , tilelink2 rename bases.scala,,
5014,8d54ae8508efd3b875638423d928db9f2004129d,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 10:37:30 -0700, , tilelink2 move specific stuff lazymodule base class,,
5015,f99a3dbec7595ad02a302606b5e3b625bef4a4ba,esley W. Terpstra <wesley@sifive.com>, 2016-08-31 10:25:46 -0700, , tilelink2 rename factory lazymodule tlmodule lazymoduleimp,,
5016,5b31fb81fe3d5657455e5640dc10fe62a0354c2d,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 19:26:01 -0700, , tilelink2 idnode need specialized output vs. input passthrough,,
5017,eac4d44131325c1a11c7f3e520a675003500ac49,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 16:16:45 -0700, , tilelink2 apply hinthandler default,,
5018,cc8112d02e4762eeae15f58292c36f7c319b2c42,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 16:10:42 -0700, , tilelink2 pas hinthandler,,
5019,a72f7115ae5355e598cc2f61f1a9d419de1017e3,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 16:02:46 -0700, , tilelink2 optimize support testing circuit,,
5020,f0cfd81820edf59d82331ede319999082ece4ba4,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 15:52:04 -0700, , tilelink2 add adapter add support hint device,,
5021,5f6ca0bd0d653724d2afab2f3ce1485398d864b7,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 15:06:37 -0700, , tilelink2 rename wmask mask since also applies read,,
5022,7347b0c4dd7a915f24fa3dbb393bf6cb9096cdc2,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 15:01:49 -0700, , tilelink2 tllegacy convert legacy tilelink tilelink2,,
5023,fa472e38fb2b0a9d41ce024505a1bed2baf12551,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 14:54:13 -0700, , tilelink2 monitor error line legality,,
5024,edb17d1e342f7fecfc9efeccfe5ff5ef1538ff5b,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 14:43:07 -0700, , tilelink2 document allowed required response message,,
5025,ec1f901a3882420edf1789f6b63180c13f79b9c2,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 14:38:26 -0700, , tilelink2 move error type bundle add hintack need grant error also want match response type request type easily,,
5026,534d7f6eb6bc045e1eb200561e109e1e878df47b,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 11:46:05 -0700, , tilelink2 implement sram manager,,
5027,32894a8e20e105e471224f589dfe416d899d6cb6,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 10:40:35 -0700, , tilelink2 transfer must never exceed 4kb,,
5028,dd27a60daa00b0fd930f14e9a144a2a0a5758ebc,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 10:40:54 -0700, , tilelink2 use consistent port,,
5029,1a87eef3e253b94d5026cc1f56726db2695964d1,esley W. Terpstra <wesley@sifive.com>, 2016-08-30 10:40:14 -0700, , tilelink2 add atomic message type,,
5030,5f7711a0c0edcaace765f30bb5ed4394a6ea2ff8,esley W. Terpstra <wesley@sifive.com>, 2016-08-29 17:53:31 -0700, , tilelink2 add intermediate type simple factory,,
5031,967d8f108cc60183674a579593e6fde12839abbc,esley W. Terpstra <wesley@sifive.com>, 2016-08-29 15:33:10 -0700, , tilelink2 support ready valid enqueue dequeue register field,,
5032,77cf186cf0cbd076e0678c221aee0f2af3a343bf,esley W. Terpstra <wesley@sifive.com>, 2016-08-29 17:02:04 -0700, , tilelink2 make bundle reusable,,
5033,594850eaae51090108cd57ab2dafc801c51b13cb,esley W. Terpstra <wesley@sifive.com>, 2016-08-29 12:44:11 -0700, , tilelink2 assert fail something user understandable,,
5034,dc1164a99669f95a80195d0669acc9d99565e005,esley W. Terpstra <wesley@sifive.com>, 2016-08-29 11:08:37 -0700, , tilelink2 defer bundle construction module base class instantiated,,
5035,18e149098a739359db6ae95f8db9f5185c9f014e,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 15:48:48 -0700, , tilelink2 connect abstract register based module tilelink,,
5036,917a9c8e5d5395bc4d97da16c6d0d7414e515756,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 15:32:20 -0700, , tilelink2 forward declaration message constructor,,
5037,4649c42f50532fdfc9a8dd64a60c2289c361dc7f,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 15:03:39 -0700, , tilelink2 use new type signature null parameter bundle method,,
5038,0ff33a31a42f4d99aca67828a10f63d623d541b2,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 14:16:17 -0700, , tilelink2 add stub sram manager,,
5039,a87c2d13e223350ceb6928e637e4f97d0ddb9e5a,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 14:15:37 -0700, , tilelink2 include abstract definition register mapped device,,
5040,3a441d853f7edd31949deb087dba4a84cfb46b31,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 14:13:54 -0700, , tilelink2 clarify fifoid applies access hint,,
5041,4b99bd3be1f61974555fa2d51234ca73459a647c,esley W. Terpstra <wesley@sifive.com>, 2016-08-26 14:13:09 -0700, , tilelink2 mask unnecessary address bit,,
5042,e24ba617547da8f2e3a007d8b483739d14b62930,esley W. Terpstra <wesley@sifive.com>, 2016-08-24 16:07:45 -0700, , tilelink2 distinguish two level uncacheability,,
5043,e50630999828c295f112fbba930ef5e10aa8ba00,esley W. Terpstra <wesley@sifive.com>, 2016-08-24 13:50:32 -0700, , tilelink2 prototype crossbar implementation,,
5044,34f65938b6c3f1ce30c81ef0d3378d9595838efc,esley W. Terpstra <wesley@sifive.com>, 2016-08-24 13:50:11 -0700, , tilelink2 add tlbundle constructor,,
5045,1cd85ff0507f06743f12019447105611dbaad566,esley W. Terpstra <wesley@sifive.com>, 2016-08-23 16:23:35 -0700, , tilelink2 add bundle introspection scaffold xbar,,
5046,9c62f5d9c1f1532fb70bd61b5b4f446a28bfcc76,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 16:43:00 -0700, , tilelink2 shave firrtl monitor line,,
5047,af295959797230cc9d636e12d89e7cde317215d9,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 16:03:26 -0700, , tilelink2 eliminate common subexpressions monitor reduce firrtl output,,
5048,d7e839280f42f811aae0d79de447799dc0fdc463,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 15:37:30 -0700, , tilelink2 include legal message monitor,,
5049,492a38aedcdf179b743456a02321c359673549db,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 15:36:39 -0700, , tilelink2 access error release must make forward progress,,
5050,6599bcb77bfd1dc30f281bc524baf5fe917b2830,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 13:28:52 -0700, , tilelink2 statically check operation remotely plausible,,
5051,8cff45f2542641189752e79a0fa6eac33da8b8ee,esley W. Terpstra <wesley@sifive.com>, 2016-08-22 13:18:01 -0700, , tilelink2 use byte aligned addressing make possible fully validate user input monitor override lower bit constant connect,,
5052,45e152e97e61915eee40c233801a425d1a005d17,esley W. Terpstra <wesley@sifive.com>, 2016-08-19 20:28:58 -0700, , tilelink2 include operation constructor,,
5053,5b10c1a328cd139d0f5ba5611f4d9272b2ce3738,esley W. Terpstra <wesley@sifive.com>, 2016-08-19 18:39:21 -0700, , tilelink2 arithmetic logical atomics must distinct priv spec 3.5.3,,
5054,8592cbf0e3989c0a9b7340fdcfcf610b80fabfda,esley W. Terpstra <wesley@sifive.com>, 2016-08-19 15:25:51 -0700, , tilelink2 message permisison type henry,,
5055,9a460322da7d3036105a342282294aa7cd7a19ae,esley W. Terpstra <wesley@sifive.com>, 2016-08-19 13:47:18 -0700, , tilelink2 add synthesizable test method parameter,,
5056,7328b55abdc2f3c07cb48290de1ee9db8568b4da,esley W. Terpstra <wesley@sifive.com>, 2016-08-19 11:08:35 -0700, , tilelink2 first cut,,
5057,59a2e6a4dc9cb04793881e8dd170ea1c09893bd1,oward Mao <zhehao.mao@gmail.com>, 2016-09-05 15:05:38 -0700,244, merge pull request 244 ucb bar compelete dramsim removal remove remaining dramsim2 file,,
5058,ba4b3e14cc429da64a4f6193a16f5ff30ffd9fe4,olin Schmidt <colins@eecs.berkeley.edu>, 2016-09-04 17:25:24 -0700, , remove remaining dramsim2 file,,
5059,8906097250a8bfd807f4fd949265846fcd664db6,oward Mao <zhehao.mao@gmail.com>, 2016-09-04 15:05:30 -0700, , travis cache entire verilator directory,,
5060,a7f79aa409ca701a5f4f0dd62a2b5d47fd2a8122,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 21:14:04 -0700, , get rid,,
5061,f0ab6d0214efcf921076c175718a8f7e7b61fb27,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 20:43:11 -0700, , tie finish signal tilelink wrapper unwrapper,,
5062,66de89c4db183621bcec0cfaa9ab6a912c7c0a84,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 20:42:47 -0700, , allow fixed priority routing junction arbiter,,
5063,efe867028395dc1ec9d7ffc7bfc8247f9e370f24,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 20:41:48 -0700, , allow serializer deserializer work arbitrary chisel data type,,
5064,b9b79e4fb6c38554d601f0334afdcf7717316096,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 20:41:04 -0700, , get rid atos rtl,,
5065,f34843f1b9f567caca4b213a7541b225c6bbb169,oward Mao <zhehao.mao@gmail.com>, 2016-09-03 21:55:09 -0700, , fix assignment incoherent vector,,
5066,a4c19429582e2134721576024a14b318b05b6d76,unsup Lee <yunsup@sifive.com>, 2016-09-02 17:45:08 -0700, , flatten coreplex module hierarchy,,
5067,63679bb01921075ddd052d1c09af815167f1ec91,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-02 15:59:16 -0700, , add support data scratchpad instead cache fit part address space dram would coherent cacheable currently limited single core without dram intend lift restriction probably add support heterogeneous tile,,
5068,dc9ae19936d14d1739dc291232eac10e96b68a3a,im Lawson <ucbjrl@berkeley.edu>, 2016-08-23 10:54:19 -0700, , work around current scala compiler structural type loses implicits running rocket chip chisel3 gsdt branch support stricter connection check implicit definition deal old direction override exposed possible bug scala compiler error ... src main scala uncore device prci.scala value asoutput member val mtip val msip error possible cause maybe semicolon missing value asoutput error .asoutput error error one error found error uncore compile compilation failed change strictly required current chisel3 code submitted anticipation eventual merge gsdt branch prior compiler fix,,
5069,fb50f7c9ddece890b3d542a6a49416b0d4601868,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-02 14:56:00 -0700, , set default tilelink width xlen,,
5070,e23e4d6de5633541a3e8991901ea2775498e1aff,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-02 14:53:42 -0700, , add utility,,
5071,7aeb42fa55fa5edd271027cdcb58ffc3319ae2d4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-02 14:48:16 -0700, , allow narrow interface prci make mtime writable,,
5072,6872000f5ed1c58313bca2f2d9f12347a3d8dacc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-02 15:17:49 -0700,239, merge pull request 239 ucb bar move_rtc move rtc,,
5073,af364bc7bc47d6987a47b51988bd8b287a3b092d,egan Wachs <megan@sifive.com>, 2016-09-02 15:14:39 -0700, , rename rtc rtctick clarify need boolean signal clock type signal,,
5074,8163a6b59746c3afeff1928ab2f0267487b98c28,egan Wachs <megan@sifive.com>, 2016-09-02 11:11:40 -0700, , make easier override placeholder real time clock allow real world application,,
5075,c05ba1e8641446db20396d20f57906352845609f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-02 00:05:40 -0700, , add tileid parameter generalizing groundtestid usually used tile meant multiply instantiated rtl would longer homogeneous however useful rtl generation heterogeneous tile,,
5076,4a7972be31a630d889d4cc48e03f168b9f0f4bfe,unsup Lee <yunsup@eecs.berkeley.edu>, 2016-09-01 18:38:39 -0700, , connect testharness component via member function 236 prevent code duplication new testbenches,,
5077,08089f695d80c141a6789312a373ad46a44cf511,oward Mao <zhehao.mao@gmail.com>, 2016-09-01 10:28:07 -0700, , allow configuration separate project test harness,,
5078,c66318307cde2a2da9519e53624c5b46034fc301,oward Mao <zhehao.mao@gmail.com>, 2016-08-31 22:05:35 -0700, , longer need set invalidate_lr rocc example,,
5079,27c674972cac718eebe1f15bb06215d626b3324a,oward Mao <zhehao.mao@gmail.com>, 2016-08-31 09:44:32 -0700, , tie invalidate_lr rocc,,
5080,bb578494d8e70f9a8984f855a5b0e701b4b9623b,oward Mao <zhehao.mao@gmail.com>, 2016-08-31 09:44:16 -0700, , override req.bits.phys,,
5081,50d6738caf03ae3b8d62b49c1c728158dba249c9,oward Mao <zhehao.mao@gmail.com>, 2016-08-30 14:43:00 -0700, , make sure dummyptw set necessary status ptbr signal,,
5082,403cc1c5c4781e053945153ba58e033edac35fc3,oward Mao <zhehao.mao@gmail.com>, 2016-08-23 18:36:03 -0700, , fix decoupledtlb handle miss appropriately,,
5083,f4524e4c91e708e80e6d6df36941b71169748687,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-29 15:56:28 -0700, , add pml boolean.option use,,
5084,2dfcf18167f619852c69a6ebee8bf4a78e1349cf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-30 16:49:39 -0700, , filter simv command line args starting confuse htif pas contributed scottj97,,
5085,cf1bd90a70ee1417c53ccda9884165a24d0c9ab3,oward Mao <zhehao.mao@gmail.com>, 2016-08-30 15:58:01 -0700,234, merge pull request 234 zizztux fix_export_mmio add address map entry exported mmio port,,
5086,b1ce3b8c98bc883b48026b993ea2247d4e8491ba,eungRyeol Lee <zizztux.lee@lge.com>, 2016-08-31 06:58:38 +0900, , add address map entry exported mmio port,,
5087,8dbee2b13310050061005e9e15ea1186ad5b3b6a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-29 13:43:29 -0700, , conditionalize running bmarks usevm,,
5088,07d48df88ad5a1459cc86154cdd1903147f59dee,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-17 18:23:25 -0700, , get rid fpu rocc port logic rocc present previous approach used ex_reg_valid determine whether source data fpu rocc thus rocc present still creating muxes using ex_cp_valid instead get rid,,
5089,f91552a650ff052aed551de99db5fe384e763a43,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-26 20:27:27 -0700, , add performance counter support,,
5090,1e3339e97c4fdb92b39941dd3297962233e28a9b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 23:07:34 -0700, , update breakpoints match timsifive debug spec,,
5091,9ca82dd397490f2f9e5e2ed2dfdefea7abd1d039,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 19:31:18 -0700, , reset default muldiv config moderately fast default close 228 commit inadvertently changed configuration refactoring,,
5092,33eaf08b60b103ecfe2081f1fc6c001c8029bbdf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 19:33:03 -0700, , set missing port direction ideally chisel flag error,,
5093,a19bd6de96c4f4684261b4f697791d988ca0a08e,oward Mao <zhehao.mao@gmail.com>, 2016-08-29 12:29:01 -0700, , get line firrtl randomization flag change 231,,
5094,35948918b65b51065c67130ee747f8ccaa39c5b3,wachs5 <megan@sifive.com>, 2016-08-26 11:52:04 -0700,226, merge pull request 226 ucb bar allow external interrupt come periphery,,
5095,53ee54dbd1ea49387c1ff4e3a269d3f7e0eba728,egan Wachs <megan@sifive.com>, 2016-08-26 10:09:03 -0700, , incorporate feedback make come deviceblock,,
5096,41aa80c5d79c98b87a0b024a8c7ef97f8d7818cf,egan Wachs <megan@sifive.com>, 2016-08-26 09:32:36 -0700, , merge remote tracking branch origin master,,
5097,79293f4fa295f3c89525140acb65f1b2baf23f26,en Keller <bkeller@eecs.berkeley.edu>, 2016-08-25 15:49:44 -0700, , use better iterator inside dcache,,
5098,115e8edd8336b54c36565aaabfcaf9a0b880bd86,enry Cook <henry.m.cook+github@gmail.com>, 2016-08-25 17:26:56 -0700, , merge branch master,,
5099,93c801f5984d62391a732c10ea8a9550adae8b38,enry Cook <henry.m.cook+github@gmail.com>, 2016-08-25 17:26:28 -0700, , streamline generator app associated utility remove deprecated call chiselmain useless chisel2 args update argument sbt run 227,,
5100,abfaae8f4b4e650799ed090c37a8d077b4e5e516,enry Cook <henry.m.cook+github@gmail.com>, 2016-08-25 14:57:53 -0700, , merge branch master,,
5101,4f388add6785bd1edafc38943875dbf6d8c008be,en Keller <bkeller@eecs.berkeley.edu>, 2016-08-25 14:42:04 -0700, , accurate conditional include generated make fragment 222,,
5102,428eed79a1942498c2ffac9ab666fdeb7af65518,egan Wachs <megan@sifive.com>, 2016-08-25 10:04:31 -0700, , allow external interrupt come periphery,,
5103,8ff739d3fac6d826d284397fde7b8b541449877e,wachs5 <megan@sifive.com>, 2016-08-25 11:01:17 -0700,225, merge pull request 225 ucb bar remove openocd remove openocd .gitmodules,,
5104,3a674b413d41086242a499aa74905f7dbbfaab53,egan Wachs <megan@sifive.com>, 2016-08-25 10:05:30 -0700, , remove openocd .gitmodules,,
5105,d5d076200e776f10a1d0b196245e62ced7c285aa,wachs5 <megan@sifive.com>, 2016-08-23 18:18:18 -0700,213, merge pull request 213 ucb bar add logic test support jtag implementation debug transport module,,
5106,67467c65f52b23e48ed108cfa6b0559253a962a4,egan Wachs <megan@sifive.com>, 2016-08-23 16:53:50 -0700, , add jtag dtm regression target regression get added travis target used automated testing tool may want testing rocket chip,,
5107,32118269c102d45693094ad1ab50132f81940c27,egan Wachs <megan@sifive.com>, 2016-08-23 08:20:52 -0700, , remove introduced merge,,
5108,c22c77c7a4ea6fd9d3efe27c7812173c09a66d15,egan Wachs <megan@sifive.com>, 2016-08-23 07:35:48 -0700, , remove pointer openocd,,
5109,9974626d6a0c2daf47e2faca9000fd4922536b01,egan Wachs <megan@sifive.com>, 2016-08-23 07:34:01 -0700, , merge remote tracking branch origin master head conflict src main scala rocketchip,,
5110,61aa716f44f0696319eb8440b673554840766a96,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 18:57:34 -0700, , fix bus axi connection periphery,,
5111,f9ea14b4c27b172bb9692faedabe459284459d23,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 18:26:34 -0700, , extra device get elaborated single build function,,
5112,96e2cefb346891042465c9d5bfe4a0b742763aa5,cott Johnson <scottj@sifive.com>, 2016-08-22 11:37:30 -0700, , merge branch master head,,
5113,8d6f080ed0724df3382b202bca76523099b88130,cott Johnson <scottj75074@yahoo.com>, 2016-08-22 10:33:01 -0700,215, merge pull request 215 ucb bar test harness fix test harness fix,,
5114,b7181ba49bfe05f968aa25691a5d444a3bde1a3f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-08-19 22:53:12 -0700, , merge branch master test harness fix,,
5115,22ffe36258c745776f7632de717d79f8a35f79ba,wachs5 <megan@sifive.com>, 2016-08-19 22:51:49 -0700, , add queue timing qor mmio network 217,,
5116,96a868d38888fd30c9685df3c731a946d2da6c34,cott Johnson <scottj@sifive.com>, 2016-08-19 17:14:54 -0700, , enable testdriver used systemverilog uvm based testbench way manage end simulation doe like anyone else call finish,,
5117,2d12f6689ca6e8ff7757f8345a2a30e4f5a27d3e,cott Johnson <scottj@sifive.com>, 2016-08-19 14:44:48 -0700, , make clock_period actually clock period instead half clock period,,
5118,4dbcc568dc1ab93fa9f84ed2e2927504379597ab,cott Johnson <scottj@sifive.com>, 2016-08-12 17:03:21 -0700, , reorder code get rid messy,,
5119,f945acf712b91f3d2d1d2769930aef4888291290,cott Johnson <scottj@sifive.com>, 2016-08-12 16:58:22 -0700, , race condition trace_count,,
5120,75efc7dee779f1c08d5c22575df61b1f707b3660,egan Wachs <megan@sifive.com>, 2016-08-19 16:38:03 -0700, , jtagio drv_tdo input,,
5121,723cc063cb29a52764e7cee5e039a5090210aeab,egan Wachs <megan@sifive.com>, 2016-08-19 16:11:41 -0700, , move file file reorganization,,
5122,48c5ec3551afe12bb74937e749425991fd3397f8,egan Wachs <megan@sifive.com>, 2016-08-19 15:28:53 -0700, , add missing jtag file,,
5123,66a253a0db93802367850ff779bce8dd8dd4771a,egan Wachs <megan@sifive.com>, 2016-08-19 14:18:51 -0700, , remove unncessary file,,
5124,3dd51ff7341a99a9b26f7341a63fb92a8748f42a,egan Wachs <megan@sifive.com>, 2016-08-19 14:01:33 -0700, , commit add logic test support jtag implementation debug transport module written verilog probably could written chisel except negative edge clocking requirement real implementation asyncdebugbusto insufficient commit includes case used reset asynchronously verilog asyncmailbox used asyncdebug false commit differs significantly earlier attempt dtm synchronizer instantiated within top real piece hardware vs. test infrastructure testharness take parameter vs. creating entirely new testharness class doe make sense instantiate testharness includejtagdtm false would make sense insantiate testharness includejtagdtm true build verilog includes jtagdtm within top make config withjtagdtm_ ... test using gdb openocd jtag_vpi verilog first install openocd included commit bootstrap configure prefix openocd enable jtag vpi make make install run simulation bit core rocketchip riscv tool riscv test debug gdbserver.py run simv testharness withjtagdtm_ ... cmd openocd bin openocd openocd share openocd script freedom e300 sim  bit core rocketchip riscv tool riscv test debug gdbserver.py run simv testharness withjtagdtm_ ... cmd openocd bin openocd openocd share openocd script freedom u500 sim ,,
5125,dd4a50c4529b16669a498ac76dba9b049888bd41,egan Wachs <megan@sifive.com>, 2016-08-19 09:46:43 -0700, , add jtag dtm test support simulation initial cut checkpoint compiles run protocol debugging clock crossing logic checkpoint work clean asyncmailbox black box,,
5126,ceff6dd0c839acd592b86f5600d549e7b487b976,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 11:39:30 -0700, , update readme,,
5127,40bd87bce47c09e9b20794cff1cfd4dcac5cfa77,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 11:13:24 -0700, , cache verilator install travis,,
5128,1c5034707b6900bf7b15e42a3630272f5e9a584c,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 11:10:20 -0700, , fix submodules regression makefile,,
5129,f4e0e0966cb3ffe43da28948148cc2de7d2a3fa1,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 11:08:38 -0700, , move rocketchip package source subdirectory,,
5130,eba692786bbab496e3f9c17c15e4f0dfdee195c2,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 11:06:01 -0700, , make sure firrtl jar get updated timestamp,,
5131,7b20609d4dd751146c77a79dcdbad4572c9b1210,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 10:58:56 -0700, , reorganize moving non submodule package src main scala,,
5132,f78da0b0ea232f637ea169b1079c3973026dd08c,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 13:44:53 -0700, , add required clonetype method non blocking,,
5133,114226252b83062b609456931ce018364be312c8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-17 16:53:39 -0700, , hierarchicalize config,,
5134,3f8c60bbd6dd4e91b2e4c4e11fbabff8708b66ff,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-17 00:57:35 -0700, , hierarchicalize fpu muldiv parameter get leaf level parameter global better separating concern commit also allows disabling extension,,
5135,fee5d2b1ea6abd84fa56a36143afc1a5a34215d0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-16 20:04:02 -0700, , remove parameter thing parameterizable head colinschmidt ccelio removing isa constant truly parameter parameter place place since boom hwacha depend rocket able obtain instantiating extending,,
5136,33676e81f8eec216a36c1a1691248fa520421b5f,oward Mao <zhehao.mao@gmail.com>, 2016-08-19 09:46:43 -0700, , use isoneof much possible,,
5137,d34e790ac08d93e5e23f475e1b6108b8003c70ba,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 18:40:07 -0700, , get rid duplicated code rocket util,,
5138,7671811ac9e90da0de4378303d5fae5f4c6ac0cc,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 18:33:46 -0700, , merge uncore.util uncore.util,,
5139,0a6c05a5d87630e86bef166c4ceac2db5195633d,olin Schmidt <colins@eecs.berkeley.edu>, 2016-08-18 15:52:06 -0700, , connect top level interrupt coreplex,,
5140,91a97d6773ec6e5bd2045c12bb6e07940f938112,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 15:06:55 -0700, , add comment describe new device system,,
5141,1b6fa70b5c8ef17cc627f7324d08478061178fa5,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 14:25:55 -0700, , add test external client bus mastering,,
5142,18982d735120f888799ba57b4e86de6eca3d7529,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 12:29:41 -0700, , add default addrmapentry definition throw exception,,
5143,f7c42499bbca4e7747c571e2065007f0c95b512c,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 12:14:41 -0700, , allow extradevices client port well mmio port,,
5144,d771f37e7eee1c880f0a4f7ce730e486d868db36,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 10:54:24 -0700, , rename busports externalclients,,
5145,10190197c34da2f1d2130488ea405531f50f98c3,oward Mao <zhehao.mao@gmail.com>, 2016-08-18 10:34:01 -0700, , allow coreplex take bus port,,
5146,de316643d1e3483a90d7c81d7864553898faafe1,avid Biancolin <biancolin@eecs.berkeley.edu>, 2016-08-17 18:33:56 -0700,205, merge pull request 205 ucb bar make memsize configurable,,
5147,29600f64ec01a1a37fe4436f70d4c0cf4e05596b,avid Biancolin <david.biancolin@gmail.com>, 2016-08-17 16:31:34 -0700, , make memsize configurable,,
5148,5164f947c079858d4ca7e9eb8746cd40fa08faee,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-17 15:02:27 -0700, , validate mstatus.mpp dcsr.prv value mret dret register still hold invalid value attempt switch mode stored therein instead implemented mode,,
5149,35fbbfc70d82581fcefd17251a60778e6f83a4ee,oward Mao <zhehao.mao@gmail.com>, 2016-08-16 14:50:40 -0700, , put test harness heap emulator,,
5150,ed827678ac58845befb2dd042a0a8fed2369974e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-15 22:03:03 -0700, , write test harness chisel unavoidably invasive commit affect unit test formerly exited using stop test harness verilog generator since longer necessary dram model since longer connected however substantially reduce effort building test harness future since manual semi automatic verilog writing longer necessary furthermore little duplication effort verilator vcs test harness commit remove support dramsim bit unfortunate consequence main blocker lack verilog blackbox would straightforward revive dramsim support feature added chisel firrtl might even necessary move towards synthesizable dram model fame transformation,,
5151,2d1d7266f5e7ab67ec0046526b398f4c01898a87,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-15 17:34:56 -0700, , fix rv64 badaddr value instruction fault large address relying alu passthrough failed override alu argument bit could discarded,,
5152,38e09678161497880b16786abfea9306d930797c,oward Mao <zhehao.mao@gmail.com>, 2016-08-15 23:08:55 -0700, , strip dma rocc csrs rocket uncore 201,,
5153,47a0c880a4da2bdd1d3ee46d333805ac6db9b843,oward Mao <zhehao.mao@gmail.com>, 2016-08-15 13:58:23 -0700, , make sure tlid set periphery,,
5154,e939af88aa984d44d0a3814bf1bce5e0458bb716,oward Mao <zhehao.mao@gmail.com>, 2016-08-15 12:45:24 -0700, , explicitly set tlid bus port,,
5155,2c39f039b56522dc45827643a1f145265381eb2e,oward Mao <zhehao.mao@gmail.com>, 2016-08-15 11:40:28 -0700, , make external address map order overrideable,,
5156,fb476d193cc21dd66d81cc5890883bd466f889f7,oward Mao <zhehao.mao@gmail.com>, 2016-08-11 16:15:23 -0700, , refactor main app better code use,,
5157,a756856d840430584c2c40e3c448a81d3e469386,oward Mao <zhehao.mao@gmail.com>, 2016-08-11 14:27:03 -0700, , make sure coreplex source included make dependency,,
5158,e0ae03923543b4b2867432c093ace7cf9b1b1d6c,oward Mao <zhehao.mao@gmail.com>, 2016-08-11 10:44:32 -0700, , fix config string generation extra device,,
5159,647dbefd9b30d48b7df6ee486c62086fb973371d,oward Mao <zhehao.mao@gmail.com>, 2016-08-10 17:20:00 -0700, , split coreplex separate package,,
5160,163cba6a85a12775f18c2a514694bb7d4781de8f,oward Mao <zhehao.mao@gmail.com>, 2016-08-10 11:40:58 -0700, , make sure regression actually run,,
5161,4bfa7ceb6ae479145176952a0da859c7bfc37877,oward Mao <zhehao.mao@gmail.com>, 2016-08-10 11:26:14 -0700, , unit test coreplex instead tile,,
5162,571d579b86fe3c4b25e70f1c01a14fb659a74876,oward Mao <zhehao.mao@gmail.com>, 2016-08-10 11:23:07 -0700, , get unit test working,,
5163,0ee1ce4366efe83e100fd681c2ad95c650945c4f,oward Mao <zhehao.mao@gmail.com>, 2016-08-10 09:49:56 -0700, , separate coreplex toplevel parameter trait,,
5164,f95d319162300933edf1d5ce387f3b702c7686c3,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 22:19:08 -0700, , use secondary external address map collapse submap instead,,
5165,2645f74af2bc3749e7bd1b124ef60a3a983f682f,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 22:14:32 -0700, , clean addrmap flatten function,,
5166,33f13d5c498bc20c08c209321a6434063c1275f8,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 21:20:54 -0700, , repeat external addr map base,,
5167,3ea2f4a6c43b3ab58312b8704a2ebba84d5b9caf,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 18:26:52 -0700, , refactor top level coreplex platform,,
5168,993da60f2c29b4a955d280f2f17f8951bc672010,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 18:25:32 -0700, , relax address map alignment requirement,,
5169,33d5905c50ac9dec98f2b2382cc10d7a5a985aa5,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 18:24:59 -0700, , synthesize vsim verilog travis,,
5170,405294167fcc2058e731ab3f32998b9486593dbc,oward Mao <zhehao.mao@gmail.com>, 2016-08-09 15:05:46 -0700, , fix nasti converter,,
5171,2906c7516739f2eed1299bb07457583fa1fdcbc4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-09 15:42:22 -0700, , remove fsim vsim modulo config,,
5172,1b8f919db2fc5c15c4baddbfadbabe6473e4f8f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-09 15:24:59 -0700, , remove unused corename parameter,,
5173,458520c8f6141b156b630d1533403c25a0617177,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-09 14:39:06 -0700, , use generic uint tilelink size rather mt_xx enum,,
5174,a857b08c590f4f908a65f0425e0efae21de861b8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-09 13:08:00 -0700, , rocket compute tag bit based upon arbiter port,,
5175,2a5aeeae246cabfa31eaa8b82ff7199c90af84a8,oward Mao <zhehao.mao@gmail.com>, 2016-08-08 19:31:03 -0700, , add sbt pack plugin 197,,
5176,dd1fed41b66f12924b88cbe33e1798740ac77a99,oward Mao <zhehao.mao@gmail.com>, 2016-08-05 11:07:42 -0700, , generate bootrom content assembly code,,
5177,dab96096b4aab8aabbd9f50380c141e0fb1073fe,almer Dabbelt <palmer@dabbelt.com>, 2016-08-05 14:45:00 -0700, , add firrtl build dependency without update firrtl new version get built build constantly failing,,
5178,9fa5b228b26dcc7a7023e5b01fb2cbb444ad67af,oward Mao <zhehao.mao@gmail.com>, 2016-08-04 12:42:07 -0700, , allow extra device top level port added without changing,,
5179,9c4e57aea5d947235b7505a4091f98a284861a4e,oward Mao <zhehao.mao@gmail.com>, 2016-08-04 11:17:13 -0700, , example rocc accelerator fix,,
5180,410e3e53667c092c4ffe0f141ca715800d60e2cc,oward Mao <zhehao.mao@gmail.com>, 2016-08-04 11:08:25 -0700, , make sure tracegen get correct address,,
5181,0a85e926525ec6d5bb696330b6852f893c9d83e2,oward Mao <zhehao.mao@gmail.com>, 2016-08-03 16:33:30 -0700, , allow additional internal mmio device created without changing baseconfig,,
5182,cc0f8962fb1251944a3c5c5d87de8accce6860bd,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 15:11:48 -0700, , rocket take physical memory attribute check critical path cache attribute tlb instead,,
5183,76f33d88a6f1f3992b9e2aab6640c400777564d4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 14:51:11 -0700, , rocket respect physical memory protection page table walk,,
5184,5d4f6383f22a681a36389b2de8e0eaea4fb3388e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 15:24:19 -0700, , rocket automatically kill access address exception internally cache eliminates long control path cache core back cache,,
5185,b54db0ba23266f2792eb94fcc24e41a991aed28d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 15:23:40 -0700, , rocket update btb taken branch update bht set target prediction,,
5186,64bde1060c444891b8068162d209a582dc831766,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 14:52:55 -0700, , rocket remove unused code ibuf,,
5187,2ce702dc0a48463f18f1a2f4d34c1c98f2ea16cf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 14:39:33 -0700, , rocket fix ptw critical path pipeline killing request following ptw cache hit,,
5188,7e9d139e49a96217f43830a3b7ee74e7c4bfd30d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 14:38:33 -0700, , rocket remove rocket specific require,,
5189,791a27748b7852407de6b2112b9fd1c21049402e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-02 14:37:59 -0700, , update firrtl remove firrtl hack plic,,
5190,f04aefc95cb06e1947ac36fcac7bd12858460914,oward Mao <zhehao.mao@gmail.com>, 2016-08-02 13:14:20 -0700, , get rid deprecated zynqadapter,,
5191,63b814fcd701661758274db0f229cef07c585d43,oward Mao <zhehao.mao@gmail.com>, 2016-08-01 19:07:03 -0700, , run important high coverage test regression suite,,
5192,b7723f1ff80a3934295f9ed585827da0584574dd,oward Mao <zhehao.mao@gmail.com>, 2016-08-01 16:05:24 -0700, , make unit test local package tested,,
5193,98eede05050ec9d71798e991b009e3b68dd7e855,oward Mao <zhehao.mao@gmail.com>, 2016-08-01 11:02:59 -0700, , refactoring rocketchip top level,,
5194,55c992bb3a94d9880ffb660225167bf80659a3d1,egan Wachs <megan@sifive.com>, 2016-08-01 16:56:33 -0700, , use foldright instead loop,,
5195,8db2e8829fd01a6a3d49f5d66913fca52492756c,egan Wachs <megan@sifive.com>, 2016-08-01 14:24:16 -0700, , allow aggregate config command line,,
5196,fe670e5421b1c878e28e3b2967fbaaeaf4b707c8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-31 18:04:56 -0700, , stop using deprecated create file,,
5197,832e56d3c7b6aa3db6659478a373a9c8e4f31b6e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-31 17:13:52 -0700, , fix tobit touint tosint deprecation warning,,
5198,a6e009d8debf3a4a058275f8de9fc270e68ddfa2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-31 15:21:17 -0700, , rocket fix frontend mask fetchwidth,,
5199,c49dad2e9db668075d3d47d21446b718ee6a58ce,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 17:52:56 -0700, , improve ptw qor,,
5200,cc635c386f2f2aee21d7751f7cd2b2e3f4ad1373,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 17:47:30 -0700, , make chisel3 default version sbt,,
5201,4465260469b370b70d703fcd92c8ae267ce9f5b5,wachs5 <megan@sifive.com>, 2016-07-29 15:04:22 -0700, , update readme.md list thing longer submodules subpackages instead clean formatting issue,,
5202,058396aefe4103046406be63e1a4c0178c4d13b3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 16:36:07 -0700, , rocket implement rvc,,
5203,c4651206101d31ac73c834d7c3c635f66f4812b4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 15:19:09 -0700, , rocket use standard pattern computing integer min,,
5204,ffac86b041491ee6596becd145fdfd6c876bc871,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 15:18:39 -0700, , rocket write badaddr certain exception,,
5205,0d3d9fca2530ca82cdf0ec0f4ee1cdde1cf9a73c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 15:01:05 -0700, , rocket allow zapping btb entry necessary guarantee forward progress rvc since btb keep mispredicting processor might never successfully fetch half misaligned instruction,,
5206,8e0392f24b6bcb644d2922123e0828985f12b5a6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-29 14:59:04 -0700, , rocket hard code instruction width bht,,
5207,f34b0b0447f9baae7a24e58d4a2c839a3b00e26e,oward Mao <zhehao.mao@gmail.com>, 2016-07-29 16:47:31 -0700, , make sure tracker read data array data buffer already filled,,
5208,2891eb879aec493c51d7e40a730ae756e9c472d5,oward Mao <zhehao.mao@gmail.com>, 2016-07-29 16:42:28 -0700, , add uncover merged put release bug,,
5209,064020bdd747828a26c3b5cf97d153ad14174200,oward Mao <zhehao.mao@gmail.com>, 2016-07-29 14:22:46 -0700, , make sure memtest generator write different data address,,
5210,5a3beca097d272cc4f3f2b14aca1507110ee8fb0,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 19:58:47 -0700, , add uncover merged get miss bug,,
5211,cb86aaa46b28c16524174a0bf015133044218c10,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 17:56:14 -0700, , fix trace generator address,,
5212,8a7fc75b5377f891390ed4f5bd2fcd99510c4bcb,ndrew Waterman <andrew@sifive.com>, 2016-07-28 17:54:28 -0700, , fix metadata race blocking dcache,,
5213,bd5972503fe0a0f00a989752d909a1082fe2cc16,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:36:55 -0700, , move groundtest script top level script,,
5214,478f494626df0dd440713ef48b2d4ccdee3b345d,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:28:06 -0700, , merge remote tracking branch groundtest master mono repo,,
5215,a5b88d0bdc077a594086d5b297d69bbad66dd7d0,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:27:47 -0700, , merge remote tracking branch junction master mono repo,,
5216,373fd427dc85f90b7d770d6af83f45dc946400b9,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:27:29 -0700, , merge remote tracking branch rocket master mono repo,,
5217,ce242b8f3fad8140325d3e919a61cb96e323160c,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:23:31 -0700, , merge remote tracking branch uncore master mono repo,,
5218,aefba04fb3f5fc574ddeaae068790a77cfe2c68c,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:21:08 -0700, , get rid submodules preparation merging,,
5219,6de2a3e3b1db6ebdd47f7a6d0f843da1e134e184,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 11:07:47 -0700, , get rid fpga zynq submodule,,
5220,fe51a35fa943f5b8cc971f4539e745de5aff50ec,oward Mao <zhehao.mao@gmail.com>, 2016-07-28 09:25:59 -0700, , submodule bump,,
5221,bf35f980a6a1266ede76cd130c51503c2f3b3dc8,oward Mao <zhehao.mao@gmail.com>, 2016-07-27 18:40:38 -0700, , make sure pte cache power size satisfy pseudolru requirement,,
5222,fbcc7317cfa4dc7a532acac7bc9066f673eaf7aa,oward Mao <zhehao.mao@gmail.com>, 2016-07-27 18:39:33 -0700, , make sure pseudolru given power way,,
5223,15d1aa934655e69e4c2c28ee0bda389bf49a1e23,oward Mao <zhehao.mao@gmail.com>, 2016-07-27 16:47:22 -0700, , make sure addr_block correct direction set,,
5224,9c89290efc050b9af85c9b1fda31d64da091f802,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 22:25:04 -0700, , fix lrsc issue fix issue,,
5225,0bd7ef1278171e9352f6ccbebb5df03bd3e3a350,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 22:21:41 -0700, , enable inflight request,,
5226,df07771fa0e134c2c441dc5842096e93bb037824,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 12:41:36 -0700, , add uncached noise generator tracegen,,
5227,dcfcac953002ad574fa7edc38992703cbcab715d,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 17:20:20 -0700, , fix lrsc issue rocketchip issue possible result store conditional could get lost depend result corresponding load reserved mshr doe update client state based secondary request would acquire line would fail update metadata array change state  solution track whether secondary acquire would cause line dirty use m_xwr instead primary command generate update coherence state,,
5228,ecd1af326c49e8fbf27e32f8da0da1920c66ffcd,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 12:43:08 -0700, , fix deadlock bug add advanced trace generator,,
5229,82bbbf908df9f7ace069b39c327d6a92f435de92,oward Mao <zhehao.mao@gmail.com>, 2016-07-26 12:31:08 -0700, , fix writeback deadlock issue deadlock condition occurs acquire tracker attempt request writeback writeback unit still busy voluntary release block written back coming voluntary release accepted conflict acquire tracker acquire tracker merge voluntary release waiting send writeback writeback progress release waiting behind voluntary release solution break atomicity guarantee acquire tracker writeback unit allows voluntary release tracker take voluntary release writeback unit accepts conflicting request cause potential race condition metadata array solution writeback unit read metadata accepting request,,
5230,1063d90993f3e0ecc653e51f84f3c2fc39e3fee0,oward Mao <zhehao.mao@gmail.com>, 2016-07-25 12:20:49 -0700, , make sure agree coherence policy,,
5231,6a5b2d7f591514f24a8d799e20593b3bc5a3e8b9,oward Mao <zhehao.mao@gmail.com>, 2016-07-22 11:36:45 -0700, , fix assembly test configuration without vmu user mode,,
5232,11ec5b2cf4087048342eeb90e0c5e5490cc5a6f7,esley W. Terpstra <wesley@sifive.com>, 2016-07-20 16:05:28 -0700, , bram deal multibeat rely fragmenter,,
5233,a52d418439f56f791e05626508fdb933961eb189,esley W. Terpstra <wesley@sifive.com>, 2016-07-20 13:58:49 -0700, , fragmenter support multi beat get put via fragmenting single beat operation,,
5234,51edd19e85f9bfa6c2822c1253b51253e0df5154,oward Mao <zhehao.mao@gmail.com>, 2016-07-22 14:22:51 -0700, , add bit misa register,,
5235,75347eed56799e4660b6e5abb9f2e8a1b6abe24b,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 18:33:46 -0700, , fix cleanup stateless bridge,,
5236,9168f35971940c9c7319520bd73a5ad97f9825e3,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 18:31:19 -0700, , clean requirement statelessbridge need check release bit acquire bit check inner outer coherence policy match,,
5237,a43ad522dcfb509c772f230d8445bc2009226c57,olin Schmidt <colins@berkeley.edu>, 2016-07-21 20:56:52 -0400, , add clock override tile constructor useful upstream tape construct rocket chip core different clock without forking rocket,,
5238,12067a3b8d6ecb595d222093d640b57c82c6e802,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 15:07:25 -0700, , make sure outer probe finish line disconnected,,
5239,c38dff08550c820e039e40689c883bcfc30e3cc1,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 15:07:10 -0700, , add warning statelessbridge,,
5240,c31c650def06739ab4bf0a2e81555eca2bedf3f3,egan Wachs <megan@sifive.com>, 2016-07-18 14:12:22 -0700, , ntiles use mei also create configuration,,
5241,eb9e998c085589f60efb30f79ef5509b0a83b16a,egan Wachs <megan@sifive.com>, 2016-07-18 13:09:44 -0700, , add,,
5242,0a1cd647864de5108db97bd5c8b1beb555b953d4,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 13:45:20 -0700, , fix number builtin acquire type,,
5243,ffe17cbb2b462dd8e9789fbef2af1188600786eb,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 12:35:38 -0700, , bump uncore bugfix,,
5244,20df74d13879bdb3c4cc2355d6957ad977811cf9,oward Mao <zhehao.mao@gmail.com>, 2016-07-20 11:06:47 -0700, , generate voluntary release tracegen,,
5245,86e31be8202f636df619630d7d444f03001b8b9b,oward Mao <zhehao.mao@gmail.com>, 2016-07-20 18:23:27 -0700, , fix lockup back back release data,,
5246,24ef4e6deaa73328ea9632bc0f5422dc2409ab28,oward Mao <zhehao.mao@gmail.com>, 2016-07-21 12:05:11 -0700, , make sure use combining finished signal,,
5247,d77d0ddc5db79fc12ffd8c9f5ccab46b2fc1c051,oward Mao <zhehao.mao@gmail.com>, 2016-07-20 20:37:45 -0700, , rename cachetest.scala,,
5248,d56362f04c59a12ddf510c5a4f385242a3a4e44b,oward Mao <zhehao.mao@gmail.com>, 2016-07-20 10:37:10 -0700, , add configuration check tracegen,,
5249,959630630a3cda249131aaa7bbec21ef74ff6fc0,oward Mao <zhehao.mao@gmail.com>, 2016-07-20 09:41:45 -0700, , give lcg inc signal add object constructor,,
5250,b013925ab0b96fef65d15a24ed9f82a6cb370cd9,oward Mao <zhehao.mao@gmail.com>, 2016-07-19 15:42:45 -0700, , make sure start io.start,,
5251,9ae23f18bd8c91b0a2cc7db6980629c3e3f33bb0,esley W. Terpstra <wesley@sifive.com>, 2016-07-18 14:09:10 -0700, , rocket support asynchronous external bus,,
5252,fa8317fec1c3ad50449a80bd5e3d9179f021439c,esley W. Terpstra <wesley@sifive.com>, 2016-07-18 14:29:13 -0700, , debug add clock crossing primitive,,
5253,577c73667be030c45edd91798235839ac4ae796f,oward Mao <zhehao.mao@gmail.com>, 2016-07-19 14:42:58 -0700, , use getsimplename dump test name,,
5254,1dac2930eb7fd3ace6971bffb75e01c5e65a8b3c,oward Mao <zhehao.mao@gmail.com>, 2016-07-19 14:42:23 -0700, , fix bug,,
5255,19b44ec95b2a8812e895aa43ffd435357ed97deb,oward Mao <zhehao.mao@gmail.com>, 2016-07-19 09:32:52 -0700, , bug fix agent properly handle non blocking data cache blocking data cache maintains ordering replayed request sends voluntary release grant properly coherence protocol downgrade probecopy,,
5256,bc39d52655da813d23387509f39aaa3ba5a9e5aa,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 18:26:18 -0700, , change multi transaction timer,,
5257,e406d1bd73d72fe2a0e1bdd753f352b82e7ece4c,enry Cook <henry@sifive.com>, 2016-07-18 18:22:49 -0700, , make probecopy behavior probedowngrade,,
5258,c069e660568a3ddbdb2e72384ee50ab2387601eb,en Keller <bkeller@eecs.berkeley.edu>, 2016-07-18 17:40:50 -0700, , modify rocc interface include status command queue address bug change mstatus could propagate roccs time existing roccs use status port need modified match change address first half,,
5259,9eeb1112d42cb96ce30ce8f5f38587c4a734cd60,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 17:38:20 -0700, , fix bufferless signal,,
5260,e5cccc05260062b8c30dec5484f9eae8c9d90ec1,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 17:05:23 -0700, , update xact_vol_irel voluntary irel,,
5261,2723b2f515172a9b24733f76cfb50f8fa134a06f,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 17:02:47 -0700, , fix issue document change,,
5262,40a146f6253a1e707205309d820ad87ab394fab8,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 17:01:29 -0700, , pass,,
5263,39a1ecbf3ce42c55ef605c37c5c12a646e2dd9a2,oward Mao <zhehao.mao@gmail.com>, 2016-07-18 09:34:27 -0700, , switch groundtest merged master,,
5264,359252fdc1a1d8c79ddab2f5ec79cae5eafff7cd,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 18:46:20 -0700, , fix width bug,,
5265,6fc4236782f6cfad0a5acf4050092905ba8c3098,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 16:37:33 -0700, , add atomic prefetch driver,,
5266,2ec736ed67cda62a314bf797b88128826c8ecbaa,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 15:41:15 -0700, , reorder code nasti unit test,,
5267,3ea299b062872dbf15195783422c536e4f3895eb,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 15:40:11 -0700, , make unit test debug output meaningful,,
5268,def740406c01685f4ab5e45d1948931cedb6bdb6,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 15:39:46 -0700, , fix driver bug,,
5269,8278a73e83c8fa8d78096b388e8e3ded2cc1099f,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 14:20:50 -0700, , group unit test tested interface,,
5270,9c0fffdd1cdf42cd0ccc28154de81dfbc8850048,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 11:14:15 -0700, , start constructing composable tilelink unit test driver,,
5271,c92732dcaa18592a6b45ea9639604cd25eb1531a,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 11:08:02 -0700, , rename nastidriver,,
5272,c906e6edded1127eeffa0d817e5d3d51a4c7d9bc,oward Mao <zhehao.mao@gmail.com>, 2016-07-14 13:41:59 -0700, , renaming,,
5273,1c2bf6e938e629b776b8c3731b71326ecca6b933,oward Mao <zhehao.mao@gmail.com>, 2016-07-14 12:28:20 -0700, , make list unit test parameter,,
5274,69eebaf36246396594d544d15941583e9b157eb2,oward Mao <zhehao.mao@gmail.com>, 2016-07-14 12:18:11 -0700, , factor unit test separate package,,
5275,4af6313288e6c7003583b66eedfcb297685f1f69,atthew Naylor <mattfn@gmail.com>, 2016-07-17 22:28:18 +0100, , tracegen lookup muxlookup recent commit tracegen.scala introduced call bitpat seems mess subsequent call lookup function seems undocumented sure going fix removed call bitpat replaced lookup muxlookup,,
5276,e08ec42bc01d104fd4d6c570d112219236ba8a9b,oward Mao <zhehao.mao@gmail.com>, 2016-07-14 12:19:10 -0700, , refactor groundtest unittests separate package,,
5277,59d700bf66c2952076333d6746d5542669c2acf8,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 18:45:37 -0700, , fix combinational loop nasti hasti converter,,
5278,cff8de9814c00b81029320c413df6124ecc768a3,wachs5 <megan@sifive.com>, 2016-07-15 15:41:20 -0700, , use new mul div parameter usefastmuldiv use new mul div parameter usefastmuldiv rename muldivunroll mulunroll,,
5279,407bc95c42624cde0b3c5151fd5725fd2c9ba361,egan Wachs <megan@sifive.com>, 2016-07-15 15:40:17 -0700, , rename muldivunroll mulunroll,,
5280,897e6ccf8a4057df2e5262c9768e05d0e5eede63,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 15:39:00 -0700, , fix hasti smi converter,,
5281,4c26a6bc96b3d1eff44069f24df81d539a6117d7,egan Wachs <megan@sifive.com>, 2016-07-15 14:40:37 -0700, , create seperate mul div paramters instead usefastmuldiv,,
5282,84098db81f34c632258ac910aaa7be0d3e68cd39,oward Mao <zhehao.mao@gmail.com>, 2016-07-15 11:03:26 -0700, , add tilelinktestram,,
5283,7cf44f9b25f273c52f731334a6ad021d30cb8bed,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-15 00:51:01 -0700, , clean widecounter implementation,,
5284,ba08255450989b7fd4ae36daa852eedb598f1d3a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 22:11:19 -0700, , bump rocket,,
5285,d78f1aacd0aad64e2fcd6d161a6cfb275b8f8762,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 21:42:12 -0700, , clean zero width wire case using uint.extract,,
5286,da512d4230bc6bbd48f7ec78ce4181f7219458f8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 17:10:27 -0700, , explicitly discard btb index lsbs,,
5287,768403f8face2cfb541a4e5370e220ab79e7a0a2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 12:47:41 -0700, , bump rocket remove parameter,,
5288,e6aab368a46e83562c93f6d1bcde8dfd0dc64165,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 12:38:54 -0700, , replace parameter constructor argument,,
5289,3d0b92afd7e41f2201121060db177bb6dab62d1b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 12:09:34 -0700, , misc code cleanup,,
5290,b8884e8143f313ed582741433ad265e271f29a12,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-14 12:05:09 -0700, , simplify frontend virtual address extension code,,
5291,66b9c5ad058dda823b0039d1a01989e37b8e69e3,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 14:31:19 -0700, , fix clonetype call clock crossers,,
5292,eeae74e3fc30eca40b13e45d55651f2dadf38835,esley W. Terpstra <wesley@sifive.com>, 2016-07-12 19:41:40 -0700, , nasti include convenient clock crossing helper,,
5293,c33c0944be8e8cd8a2b2485ec68f797dd92d645b,esley W. Terpstra <wesley@sifive.com>, 2016-07-12 19:41:10 -0700, , crossing first clock crossing handshaker,,
5294,18ea58c85f22a5bf1195fcab67d8b5ab3df65bdd,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 11:35:32 -0700, , remove unnecessary cam converter,,
5295,b122a54c320ee76d1a419becf138fbbb32aa8470,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 12:42:28 -0700, , allow outer inner,,
5296,37fd11870c1b8a48f0c26623de3744f42304e721,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 12:11:43 -0700, , fix reorderqueue cam,,
5297,de1e25f3d106cd5f5084d526ed300b09303cce13,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 11:08:36 -0700, , reduce usage cam converter,,
5298,c0dc09b3a1f81d50c6d93f7fa8bb25d1007808b3,oward Mao <zhehao.mao@gmail.com>, 2016-07-13 11:08:15 -0700, , use cam reorderqueue necessary,,
5299,f3775df04d0cc209aba95cbdf30ef50775580bbf,oward Mao <zhehao.mao@gmail.com>, 2016-07-12 17:12:22 -0700, , fix condition comparator error signal set,,
5300,4c79215fdeebb0262678e181ff2f495c84f0808a,oward Mao <zhehao.mao@gmail.com>, 2016-07-12 11:10:43 -0700, , add script checking comparator trace,,
5301,88dc0b983ab38d5dc2f7a3ae99d5cc57a547f3d1,oward Mao <zhehao.mao@gmail.com>, 2016-07-12 14:36:46 -0700, , make sure comparator log correctly prefetching,,
5302,676a53670633729f35fb73af5effe1ada03f64aa,oward Mao <zhehao.mao@gmail.com>, 2016-07-12 13:47:42 -0700, , fix bug adding backpressure,,
5303,d435bb41855e3d8884523c12dd53c55af8998011,oward Mao <zhehao.mao@gmail.com>, 2016-07-12 10:54:18 -0700, , reduce hardware usage comparator allow synthesize,,
5304,2f70136f905fcfa5b651eb1061a91e0bd39bc50a,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-15 21:54:59 -0700, , fix nasti smi converter single word nasti bus register track word within nasti transaction smi response cooresponds since smi multi word stuff break single word nasti smi converter due essentially width wire bug end something like nasti_address really bit register due log2up block size calculation logic actually bit register thus expression end grabbing bit address cause odd address get buffered incorrectly fix special case nasti bus width smi bus width case,,
5305,90bcd3dbdc68bcd9f624ad91ccfffa05db812efa,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 17:50:56 -0700, , make sure tester given correct setting,,
5306,8f0fa11ce4d813f070cce6679048129634bca046,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 12:17:29 -0700, , optionally export detailed status information,,
5307,b64998ec050a330a7026ea89fee76c97ea33b7d0,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 12:16:24 -0700, , make sure dramsim read writes occur order received,,
5308,cb2a18b5333789edc48a868a8e05bd75be447b46,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 12:10:27 -0700, , allow direct instatiation arbitrary non caching groundtests,,
5309,f03ffb32a01443c2c2a52a370fe02c5f916349e7,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 17:56:28 -0700, , add top directly test axi converter,,
5310,b47f8fbc41befbdd08eadbe064aa937137d5f5c3,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 18:10:42 -0700, , use splat bug many address map entry,,
5311,18967642de48454f0011005200cebae055d86475,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 16:41:55 -0700, , export detailed status data groundtest,,
5312,46fc9744e24db4f40f08b253d10af24c4332f5ab,esley W. Terpstra <wesley@sifive.com>, 2016-07-05 12:43:33 -0700, , rocket add axi master port chip,,
5313,8ac7fa5544e42be7bb331a1b2667be079bc5a2c2,esley W. Terpstra <wesley@sifive.com>, 2016-07-05 12:40:14 -0700, , ext support multiple external ahb axi port,,
5314,e1946770875907001e4066a77174de0f10f145d5,oward Mao <zhehao.mao@gmail.com>, 2016-07-11 12:15:37 -0700, , fix comparator putblock data generation debug output,,
5315,36720d915a75679c4b17696fff332994d1f5f4e7,wachs5 <megan@sifive.com>, 2016-07-11 00:34:13 -0700, , update readme.md 161 correct typo heading,,
5316,9751ea0f35911f7ab1abec8891d47c7bfbd98f8d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-07-09 02:37:39 -0700, , fix verilator vcd 157,,
5317,1699622730470701cf21a19c98161e2a5f820d2f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-09 01:08:52 -0700, , speculatively refill uncacheable region,,
5318,5a3d6a1583ef67dd41798880eeb83e16cf30a142,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 17:55:02 -0700, , nastitest cycle write,,
5319,9ec55ebb915e08223dee78ce1b2232a94d0d2c26,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 15:29:35 -0700, , add ext region address map external mmio,,
5320,35547aa4281d9a8e7eacbec00fc2ca97ddbb9923,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 13:40:52 -0700, , allow memtest run simultaneously,,
5321,d80c2f480f9dca46ad63e7ecacf0f2755fdc3b43,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 13:39:46 -0700, , make act generator share block,,
5322,358668699ff110793b45f0481cc937f4a97859ea,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 11:40:16 -0700, , refactoring groundtest configuration,,
5323,850fa092a41ceaab9db81a8e4935af744e5a1b27,oward Mao <zhehao.mao@gmail.com>, 2016-07-08 11:40:01 -0700, , refactor groundtests configured,,
5324,eeac405ef8c8c9e10e30c7237bdaac88d8b9cadf,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 19:01:27 -0700, , get rid axi buffering fix non blocking dcache,,
5325,8aa73915a19464276e4d862bad1bc9a3ed747d15,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 18:57:38 -0700, , put locking arbiter back converter,,
5326,a50ba39ea776285a0146eea31e1b8dd5e5a8d15e,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 18:54:02 -0700, , revert add buffering locking nasti converter reverts commit conflict src main scala converter nasti.scala,,
5327,32ee5432dd088628d81a5f555d9a941eb0a46184,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-07 19:34:03 -0700, , fix testing bump rocket,,
5328,70b677ecdad4d542e0333ab4152ad8c07330fb14,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-07-07 19:25:57 -0700, , vec considered harmful use isoneof instead vec heavyweight really used dynamic indexing recurring pattern uncore vec const1 const2 const3 contains nice deleterious effect simulation copilation execution time patch proposes alternative isoneof const1 const2 const3 isoneof seqofthings think also idiomatic prototype wed name implementation,,
5329,f7b392306ecb37d98d0206d19f8dfcf9bca6ee63,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 18:51:23 -0700, , make sure work blocking dcache,,
5330,f62c74b82a039abef1f7783e5715eacbcf37a903,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 18:59:09 -0700, , allow groundtest use non blocking dcache,,
5331,3d8939d3c37bb49669987020ee8d4c32618e013a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-07 15:30:23 -0700, , set misa.base rv32,,
5332,2455a806af2c99e3dceab2cb7cf0a1c37419127c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-07 15:30:43 -0700, , make wfi instruction respect mie csr setting,,
5333,67871654dd5f973108c5c29988faf5baedaaa094,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 14:35:04 -0700, , start higher memory,,
5334,16a6b1108123d18c7ae51e8f3ab0dbafdd132bff,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 14:34:24 -0700, , fix bug axi converter,,
5335,7cc64011fb193c99bbca8ee55fe2730a302f7114,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 12:14:45 -0700, , simplify amo_mask generation,,
5336,1c5e7be75be5443eb1380f69d3fce4395b727eb3,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 12:14:02 -0700, , make sure nasti write channel set correctly,,
5337,60554825135f0dfa34e6fccf7b912eb935b4a016,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 12:12:39 -0700, , make sure write channel actually set,,
5338,8ccc50a8f045ada44162374959522fd743df7a37,oward Mao <zhehao.mao@gmail.com>, 2016-07-07 10:16:44 -0700, , fix idmapper nasti converter,,
5339,8c13e78ab502fc1fc188e87b7cca01110a96ba4c,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 16:54:58 -0700, , add buffering locking axi converter,,
5340,e27cb5f885366ffe7c19372d9753f8d103ec8855,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 14:59:40 -0700, , fix voluntary release issue cache,,
5341,9f7845f043048d4b0fed8c61eb8e33a856729efa,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 15:12:02 -0700, , test bramslave,,
5342,5d8d5e598b580420d4c93e70cedad75654e93c73,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 16:51:45 -0700, , add buffering locking nasti converter,,
5343,35a983275efb4add5ff90a2d21d020069591a0f2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 15:54:33 -0700, , guarantee one hotness btb entry,,
5344,bbf780725f15753886ebcc66f10fa2a1ccaa0973,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 15:13:04 -0700, , add nastireadio nastiwriteio bundle,,
5345,b10d306b4ad3e3d99428c42923cf2ba196fcfa50,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 14:59:09 -0700, , add option log cache transaction easier debugging,,
5346,64afc795fd7d9068497ae51bca6e9cd1ce844a18,oward Mao <zhehao.mao@gmail.com>, 2016-07-06 14:10:45 -0700, , make sure voluntary release get allocated l2writebackunit,,
5347,2a146155fce6b4efee03d06f87b9c083b2ec0fbf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 03:27:59 -0700, , update new priv 1.9 pte format,,
5348,8625f9ea0c27f72ff509cd5e7db5915dbd69f672,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 03:20:41 -0700, , update pte format,,
5349,c0e6ecebfc17afb6a58f210ecb6fae050abb8c85,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 03:16:05 -0700, , fix btb perf bug rare case would replace different row recorded,,
5350,f3e22984d5892b53d2df42615ec6857aa9ed2fec,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 01:37:39 -0700, , remove uarch counter replaced indirect tdr scheme used breakpoints,,
5351,25fdabdd59cbb347fa0e4ff554ce6fcf2c49d067,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 01:31:56 -0700, , implicitly create vecs since heavyweight,,
5352,8bd7e3932b9df9aa32a53f53c072319bb9252c30,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-05 19:19:49 -0700, , implement priv 1.9 pte scheme,,
5353,f79a3285fbfccc2cf4b5eb770f48ab45363d3342,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 17:42:57 -0700, , fix tracegen nasti converter,,
5354,b1050769960a4e693004b0afe0da68651cee2c18,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 17:19:35 -0700, , fix mapper disallow two flight request inner,,
5355,af7683797018c7dbdda660a58f52b70dbafaf430,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 16:03:52 -0700, , conform new interface,,
5356,ee624b1c6e417adf84530e13fbaf4b91ce801d12,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 17:31:51 -0700, , make nastismalltest bit intensive,,
5357,96f09003f2fd216e91563aaa4360f0cb108af27f,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 16:03:25 -0700, , use option write mask,,
5358,4c07aedfad25a8964f2001c6aaf2eb2733fed737,lbert Ou <albert@sifive.com>, 2016-07-05 14:21:21 -0700, , rewrite bramslave infer single bram instance,,
5359,8c5fd86f9b38d19ea50f4e6f76fe56823758b071,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 13:50:17 -0700, , fix tracegen module script,,
5360,c924ec2a224bea1c2f28d725bdc1ad7f9960e024,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 17:07:58 -0700, , fixing bufferless broadcast hub,,
5361,702444709a70c922a15bce529650520350d74de2,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 11:00:09 -0700, , make sure pending bit updated release,,
5362,06ed9c57942a50def79a20b01b49ad58263e1c44,oward Mao <zhehao.mao@gmail.com>, 2016-07-05 10:18:25 -0700, , add single entry queue front acquire release bufferless broadcast hub,,
5363,67bac383e37a7d35a406c23bc0366e80d01ef2c8,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 17:00:27 -0700, , hopefully fixed last bug bufferless,,
5364,a35388bc2701f596acac27caee0aeaafd5d29aa1,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 17:00:03 -0700, , fix merging xact put get,,
5365,51f7bf1511bd0a5cad0f1e0372143fd8fa7aba9e,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 16:58:49 -0700, , fix bufferless voluntary release issue,,
5366,afc51c4a353aaf3ec57c3c3057e02c0901105a8a,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 16:33:28 -0700, , make sure nasti converter handle multibeat transaction properly,,
5367,ebefe5703688ff7704aa3c6824aaba0f9f2ffa9f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-04 23:43:25 -0700, , simplify btb fetchwidth special case,,
5368,61a44dcfc35912290335565152ba5f16f39d86c1,oward Mao <zhehao.mao@gmail.com>, 2016-07-04 17:02:24 -0700, , add regression test voluntary release,,
5369,85808f8cbb76145c978b40cd9888e856426a293f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-02 15:09:12 -0700, , clean pseudolru code,,
5370,2d325df60c0c2a83c6e5d722234a6e2769f8dd5f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-02 14:34:18 -0700, , improve ptw simulation performance,,
5371,5aa8ef1855091c7d82a7cc06a758805ff31f0021,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-02 14:27:29 -0700, , remove invalidation support btb validating target pipeline cheaper maintaining valid bit control logic guarantee btb ever mispredict branch target,,
5372,663002ec0c25c575604727967e1feb8c75c0a78b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-02 14:26:05 -0700, , improve tlb simulation performance,,
5373,af51b6f363fbef4931d297c10807b5dc00e9b920,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 18:13:46 -0700, , bump groundtest uncore,,
5374,b01871c3de387ad68cad22c307e3e96cc077aafc,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 18:13:33 -0700, , test configuration shrinking growing mif,,
5375,7f0a5835158c52bc69d7148b90f97bb4c2dd5e0a,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 18:11:44 -0700, , timeout nasti test,,
5376,caa9ca24b9cd442825d22e12f6d23fc27ccae793,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 18:11:29 -0700, , nasti converter also mapper,,
5377,37599fb0c9ce58473d0990b227b657c4f7ee982a,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 17:05:41 -0700, , fix use width adapter,,
5378,39bee5198d53a667950f2b349c3104907907fc5b,esley W. Terpstra <wesley@sifive.com>, 2016-06-29 18:39:46 -0700, , nasti put decode wmask determine addr_byte op_size change tl0 specific tl2 know op_size use much simpler one hot decode address,,
5379,e163a235838d2f520f465b5768ddaa154ad99ab9,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 16:24:48 -0700, , fix another bug widener,,
5380,10a46a36ae6cd00b3e295bb0b9cdf98c49336fb1,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 15:17:41 -0700, , fix full_addr function tilelink,,
5381,e04e3d2571f8caf41dce011b56111d8ad5314d1b,oward Mao <zhehao.mao@gmail.com>, 2016-07-01 10:53:08 -0700, , make testbench generator handle different top module name,,
5382,61e3e5b45a29f2c7178ccb5b399bf2d0e024269e,oward Mao <zhehao.mao@gmail.com>, 2016-06-30 17:55:33 -0700, , wip fixing bufferless,,
5383,0eedffa82fa66efcf17f625da0e8327923a36af9,oward Mao <zhehao.mao@gmail.com>, 2016-06-29 16:02:31 -0700, , wip fix,,
5384,600f2da38a46359d096494708ed7c8548b10c672,oward Mao <zhehao.mao@gmail.com>, 2016-06-30 18:20:43 -0700, , export interface mem mmio fix width adapter,,
5385,ce46f523c91f842d86dca86fc6370d486bf5c69d,oward Mao <zhehao.mao@gmail.com>, 2016-06-30 18:17:16 -0700, , make sure widener proper parameter generate acquire grant,,
5386,f46efb671de6b0d3fb0d97de311ccdce42a4f088,oward Mao <zhehao.mao@gmail.com>, 2016-06-30 17:39:10 -0700, , add multi transaction timer add comparator,,
5387,a0b1772404fb8f184b15910bb9f18d88f7c1f2b8,oward Mao <zhehao.mao@gmail.com>, 2016-06-30 15:50:23 -0700, , change interface,,
5388,e83b3d2472cd37937712cd859666209503f01a9f,oward Mao <zhehao.mao@gmail.com>, 2016-06-29 10:57:31 -0700, , turn generator memory timeout,,
5389,39ec927a3f6f47a0b41855f746c7faed24b0c7c7,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 18:30:11 -0700, , replace complicated pattern substitution automatic variable,,
5390,a39a0c0ec4f09fb224d4b1e44ae6115ac52089f4,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 17:34:37 -0700, , .prm output chisel stage firrtl stage,,
5391,b30e0254ee01e26461dff30d9866c7aef9a28d58,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 16:39:10 -0700, , fix makefrag detect chisel source file,,
5392,ebef4ddad0544e17ac7a150ecd9430a57de55d27,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 15:23:32 -0700, , remove mention htif readme,,
5393,f1cbb2ff7763a6536850004007914b29cd18abbd,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-28 14:01:37 -0700, , turn optimization verilator compilation,,
5394,74cd588c65a90407fe094aa42bd3fc2b0d39dc79,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 13:16:48 -0700, , refactor uncore split separate package,,
5395,a9e0a5e2df2d4bda31d24b5b45a00261a55eb128,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 13:15:39 -0700, , change import uncore refactor,,
5396,80670c08d748b7d216f8906a0e7c956320cc17ae,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 13:15:56 -0700, , change import uncore refactor,,
5397,9feca99d5df3f0684e200ca3fff0d9d395ee0b5f,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 13:09:20 -0700, , make putblock wmask argument match put,,
5398,b936aa98264bd9c3ef112cbc5fcaff1573c761c8,oward Mao <zhehao.mao@gmail.com>, 2016-06-28 11:21:38 -0700, , refactor uncore file separate package,,
5399,c10691b616ee713237ab561e358a8e0ee7bd2348,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-28 12:47:49 -0700, , take interrupt instruction branch shadow situation like  nop nop interrupt could taken first nop,,
5400,a70dee17ead06e36fb10326937d77e5433f4bb55,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-28 12:10:33 -0700, , make rocc energy saving logic mirror,,
5401,c725a780867c5da5b0203dda8a626e2d6e499769,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-27 23:08:29 -0700, , merge rtc prci,,
5402,97e74aec3abda968d7f29cf20430136445032684,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-27 23:05:48 -0700, , merge rtc prci,,
5403,d10fc84a8b3e1f9c7b132a387c57abfddf766384,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 16:02:47 -0700, , longer require caching interface groundtest tile,,
5404,f438e7048c35b18ebe61e4f83f556b86ce5c25e0,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 16:32:06 -0700, , longer need dummycache since tile longer require cached interface,,
5405,ec5b9dfc8617feb87baad301070efae5bc6c2373,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 16:29:51 -0700, , make sure tracker handle case caching client,,
5406,2dd8d90ae489e1bbce32b60e9543589a84dbf2ba,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 16:01:32 -0700, , make comparator fit groundtest model,,
5407,7fea376f8cf391b6a4b3e8e72958c3df1ffd38c9,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 16:00:24 -0700, , make comparator fit groundtest interface,,
5408,a93a70c8ec1caeb3f34a529c6da60bf574a68561,oward Mao <zhehao.mao@gmail.com>, 2016-06-27 11:40:32 -0700, , make sure merged voluntary release handled properly,,
5409,3d63329b42960b554f0193331391d5db77a2da58,oward Mao <zhehao.mao@gmail.com>, 2016-06-24 15:37:56 -0700, , get rid incorrect broken useless configs readme,,
5410,800e62412aeef741c8d58e8d0b00149113d2c255,oward Mao <zhehao.mao@gmail.com>, 2016-06-24 15:36:10 -0700, , use fast version asm bmark test,,
5411,d6ba0437ffce5da7c55773a4dbba788b50f1d2ca,oward Mao <zhehao.mao@gmail.com>, 2016-06-23 18:24:59 -0700, , merge different configs regression suite reduce travis build time,,
5412,87a4858aa6a3c283fbac16487268714c81b4979e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 20:54:07 -0700, , exit testbench code otherwise get coverage data simulator,,
5413,4cd709c51692607c4a8a9d4e5887038ceb7e16cb,oward Mao <zhehao.mao@gmail.com>, 2016-06-23 15:47:24 -0700, , fix comparator groundtest,,
5414,238ce99f5cc6e857617b4b33947c5fb399abe458,oward Mao <zhehao.mao@gmail.com>, 2016-06-23 15:47:09 -0700, , fix requirement comparator,,
5415,568bfa6c50617cfd83552b3e4fb34a9bfd172847,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 13:23:57 -0700, , purge legacy htif thing scr file gone tightly coupled general concept could revived module somehow connects debug module,,
5416,6fb07b1b793c178f48fff4b946c86c8bb113ef66,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 13:16:30 -0700, , remove legacy htif thing,,
5417,6f850564946d2ec1bf4c2288273253f165be9a72,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 13:18:42 -0700, , remove reliance htifkey,,
5418,354b81c8fe2dc383becbfb13478921a16d1fbd10,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 13:17:11 -0700, , remove legacy htif thing scr file gone tightly coupled general concept could revived module somehow connects contained debug module,,
5419,2d44be747a71731a58c66c8ab4ba95b437da89a4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 12:17:26 -0700, , fix groundtest without htif,,
5420,1844bac5bc4e5dbfc5d696a5a2d07819e674c86d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 12:16:37 -0700, , use stop exit cleanly,,
5421,30331fcaeb3e3a6f543d221e24fd34efa575fbf4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 00:17:29 -0700, , remove htif use debug module testing simulation,,
5422,f57524e0c14311322a69aa507c59819db1404c2e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-23 00:01:26 -0700, , remove fence.i debug rom specialize rv64,,
5423,6d43c0a945e284f2b885639e7cdb5e680eb0cb29,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 17:17:52 -0700, , mask interrupt single step,,
5424,5644a2703a08a2f6e7d312322d766d8525c8eed6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 13:49:33 -0700, , avoid need fence.i debug program hack work around caching uncacheable debug ram ram always entered jalr flush debug mode jalr,,
5425,7f88a00a38ac1346577158c35d6a30ac246dd213,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 13:47:15 -0700, , always verify btb result bother flushing improves cpi thing like lbu foo addi addi would stall causing misprediction check fail flushing pipeline,,
5426,255ef05e21b583f32870c1656861908da613d8de,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 17:59:05 -0700, , bump rocket,,
5427,338f9596205d56ae3bb9f75cde7979e93bad5160,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 17:36:53 -0700, , get rid commented code,,
5428,4fbe7d6cf7cad90f9973fd5d72f8004d5d4a8f68,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 16:14:02 -0700, , split isa test properly,,
5429,4c31248917e9ebd6037c74143223eeb639cf46d5,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 16:09:45 -0700, , make sure useatomics ptw used,,
5430,5edb448a1fc310f101457d9c53aa76e73a4177d0,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 16:09:14 -0700, , get rid slow dualcoreconfig travis,,
5431,3c973d429a176f1a39e1161a595de03d85d135ce,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 16:08:27 -0700, , rename smallconfig withsmallcores,,
5432,9b9ddd0d54556fa25f09bd3f09001749db69f16f,oward Mao <zhehao.mao@gmail.com>, 2016-06-22 11:20:11 -0700, , get rid leftover backup memory code,,
5433,e3d3b2264ae227c9b6ae493d3c171c627bc4ad91,oward Mao <zhehao.mao@gmail.com>, 2016-06-21 10:44:36 -0700, , fix muxcase muxlookup,,
5434,0967f3cfedab0c7f9e63f69952a4773869c0e2c1,oward Mao <zhehao.mao@gmail.com>, 2016-06-21 14:01:23 -0700, , use muxcase muxlookup instead muxbundle,,
5435,e3391b36b2768584bee7092014357f80fc264716,oward Mao <zhehao.mao@gmail.com>, 2016-06-21 10:43:44 -0700, , get rid muxbundle muxcase muxlookup fixed,,
5436,ff43238e6e06f1ef2f3ca0b683df60118f770137,oward Mao <zhehao.mao@gmail.com>, 2016-06-20 17:58:26 -0700, , give dualcoreconfig cache speed test run,,
5437,daa0f3038f4483aa9f1798dc6ca4f1e962cabc5b,oward Mao <zhehao.mao@gmail.com>, 2016-06-20 11:18:47 -0700, , invoke firrtl jar directly order control heap memory usage,,
5438,82169e971e0e3201daec86ce9ec34bf64e9cd238,oward Mao <zhehao.mao@gmail.com>, 2016-06-13 16:24:01 -0700, , dynamically compute number client channel number client channel set statically configuration static configuration also assumed number cached uncached channel per tile plan move towards heterogenous multicore system restriction removed commit change generator number channel per tile independently set using dynamically compute number cached uncached channel summing number kind channel per core,,
5439,d1c83ccda0c9a59add21598b9638ba63ac521344,oward Mao <zhehao.mao@gmail.com>, 2016-06-13 16:18:38 -0700, , change tile interface allow arbitrary number cached uncached channel,,
5440,4a8e6c773a367204e787d4697a570b5f5220e448,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-17 21:09:08 -0700, , fix verbose flag verilator,,
5441,60bddddfe63584cc75892fd09279880543313f95,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-17 18:29:05 -0700, , merge sptbr sasid,,
5442,719fffff4054921d90006546710172918efbe826,oward Mao <zhehao.mao@gmail.com>, 2016-06-17 16:07:47 -0700, , make sure update irel iacq gated tracker allocation,,
5443,b75b6fdcda7486f1299ce31d17eea676792b4532,oward Mao <zhehao.mao@gmail.com>, 2016-06-17 15:31:40 -0700, , make sure data voluntary release get tracked,,
5444,ebe95fa8279a7c0041b2536b7a98b4f07cebb12a,oward Mao <zhehao.mao@gmail.com>, 2016-06-16 15:15:36 -0700, , fix wmask buffer clearing agent,,
5445,aba13cee7fee3191f2d4276ad0915df0f4245952,oward Mao <zhehao.mao@gmail.com>, 2016-06-15 20:06:13 -0700, , fix bram slave correctly take tilelink request,,
5446,e716661637583c052b23c08d914c0dfeefd6584f,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 17:33:12 -0700, , make sure merged alloc put still allocs original put allocs,,
5447,7e43b1d8896c152f5ed962f000853354ec624c6b,oward Mao <zhehao.mao@gmail.com>, 2016-06-09 16:03:29 -0700, , fix mistaken dequeueing roq tilelink unwrapper,,
5448,2789e60b6b5854b7fabbe531410776b5f642174a,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 16:07:02 -0700, , fix ignt_q logic,,
5449,16bfbda3c9ff3c4a46ff2705eefb58d98f8597e8,enry Cook <hcook@eecs.berkeley.edu>, 2016-04-04 22:17:11 -0700, , refactor logic tilelink manager share common sub transaction within trait use common set state transition scoreboarding logic tracker allocation logic also updated change external tilelink protocol new bufferless broadcast hub also included doe yet pas fuzzing check,,
5450,181b11bf20b4011ba6fdb43bb735d847082bb4fc,oward Mao <zhehao.mao@gmail.com>, 2016-06-16 15:14:02 -0700, , allow comparator disable prefetches testing broadcasthub,,
5451,a43a93b55ca51989ffb5b528a621e1e2d77bb55b,oward Mao <zhehao.mao@gmail.com>, 2016-06-15 20:05:49 -0700, , add bramslave unittest,,
5452,25ade44fe3c1cc0baeb77a62e0d68cb0c69ea86a,almer Dabbelt <palmer@dabbelt.com>, 2016-06-16 10:13:21 -0700, , build verilator man page 141 failed andrew earlier might paranioa really reason build man page might well bother,,
5453,ba35712f08c883b2d9bfd43e2017464bcdd39065,olin Schmidt <colins@berkeley.edu>, 2016-06-15 16:25:07 -0700,140, merge pull request 140 ucb bar verilator default chisel,,
5454,0b4c8e9af7fc07c164214769d55a0ebf8d469dd9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-15 16:21:24 -0700, , add mode single step support,,
5455,2d2096e50918eb2176845ebf60b71488682534b9,wachs5 <megan@sifive.com>, 2016-06-15 15:07:43 -0700, , add smaller rom ram bit debug,,
5456,68ba33369bdb04533144582a9be215ad87350466,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-14 11:42:29 -0700, , default chisel test chisel travis think time turn everyone else,,
5457,e617bb8aa8ddcc827c04a4cd0e1da604b91c9533,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-14 11:42:25 -0700, , start testing chisel travis verilator support start testing chisel verilog travis disables chisel travis test slow,,
5458,f6432395cbb223a66e2e19ceb9ad850a6d60a6c5,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-14 21:20:19 -0700, , allow regression run,,
5459,1525b4717e143eba38bdb8658dd92b13ea6dd1a8,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-14 11:42:19 -0700, , install verilator building emulator need fairly new version verilator added rule download install system,,
5460,1c2c9f8ed128ac923e5f8ca84a69547225be5771,olin Schmidt <colins@eecs.berkeley.edu>, 2016-06-14 17:01:39 -0700, , bump rocket fix,,
5461,377de06b72a832e83bb319334855c34c5d904475,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 18:36:38 -0700, , fix comparator chisel2 compilation issue,,
5462,b7c0d0cb4df856245ef79d8de78a9d39e7d60393,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 17:01:18 -0700, , test cached uncached case,,
5463,e3816d5fc7cb230ecc2177854a33298770a49528,olin Schmidt <colins@berkeley.edu>, 2016-06-14 16:59:37 -0700, , set invalidate_lr rocc example fix http travis ci.org ucb bar rocket chip job 137607305,,
5464,571b5b209326f51a2920b0123a90238259eff361,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-14 11:39:03 -0700, , prevent sbt running multiple time emulator multi target rule make interprets run recipe multiple time produce target rule make interprets run recipe produce target want second one,,
5465,3ce8dbb6e5dfde27508b54c037153b35ef34a802,unsup Lee <yunsup@sifive.com>, 2016-06-10 17:46:45 -0700, , fix make error mixing implicit normal rule,,
5466,1074c9fe6d8461b9002ed444cc2ecf9c1af087b6,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 11:05:18 -0700, , change way regression assigned,,
5467,e2842570528e6552152741be1bf7feddc6284c10,oward Mao <zhehao.mao@gmail.com>, 2016-06-14 10:40:52 -0700, , fully disable cache using regression test,,
5468,3e105eb35237d2aacacb4da6cc65326f1782ba17,oward Mao <zhehao.mao@gmail.com>, 2016-06-13 18:17:48 -0700, , make sure block cached already,,
5469,fe8d81958f7e6c1f082db00b53b78a4b28d209de,oward Mao <zhehao.mao@gmail.com>, 2016-06-13 16:17:11 -0700, , fix groundtests fit new way parameterizing tilelink client,,
5470,a9214587585c9f32677907f645a1db33f3f767a1,oward Mao <zhehao.mao@gmail.com>, 2016-06-13 16:16:26 -0700, , add regression test alloc put following alloc put,,
5471,e3b4b5583642391b47d205c7f1b0549d08715d3f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-10 19:55:58 -0700, , refactor breakpoints support range comparison currently disabled,,
5472,82cef6fa7bd5bca49f11cde49d85e5d5c4496619,almer Dabbelt <palmer@dabbelt.com>, 2016-06-10 18:49:17 -0700, , make tilelink smi converter availiable user 136 see cooresponding uncore commit detail,,
5473,0c695d8e83d25584495fe917067feb368855e563,almer Dabbelt <palmer@dabbelt.com>, 2016-06-10 14:04:48 -0700, , use new tilelink smi converter pulled tilelink smi converter put uncore use stuff,,
5474,e5cfc2dac1a0b055bac8eb021404e1af4c7ee1a6,almer Dabbelt <palmer@dabbelt.com>, 2016-06-10 14:04:28 -0700, , add smi tilelink converter trying get someone attach stuff rocket chip upcoming tapout tilelink sounded complicated smi went well since mmionetwork rocket chip based tilelink seemed like easiest thing write tilelink smi converter people could use turn already one inside groundtest unit test moved uncore inlined test case actually use internally converter nasti figured good enough,,
5475,b79db89c030e2881c6f0e420a5e2b6d24233cdc1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 19:08:24 -0700, , update breakpoint spec,,
5476,c8c7246ccec5db9d9702e3efba152c9f4cd74bd8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 19:07:10 -0700, , update breakpoint spec,,
5477,2c325151bfb7f2269afe4155670218fe586396be,olin Schmidt <colins@berkeley.edu>, 2016-06-09 17:22:36 -0700, , pas invalidate_lr simple cache interface,,
5478,70d92995dfefd9e53421e65a9b4e46bb91437c67,esley W. Terpstra <wesley@sifive.com>, 2016-06-06 10:48:25 -0700, , testconfigs add comparator config,,
5479,3e51a8bb7af198829fd281af6c0cea702426aff3,esley W. Terpstra <wesley@sifive.com>, 2016-06-09 14:43:36 -0700, , submodules include new comparatortile,,
5480,1679cf476407ce6b4771af38093ab89de5e269db,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 19:59:35 -0700, , fix groundtest tilelink xacts,,
5481,cee0cf345ed20e6918926ddd3104bec2c2e720df,egan Wachs <megan@sifive.com>, 2016-06-09 10:30:23 -0700, , debug update debug rom content write ram case exception,,
5482,5562241a50f5ffcffb03d4860f0e6c26f69348c9,esley W. Terpstra <wesley@sifive.com>, 2016-06-03 17:12:12 -0700, , comparator new tilelink stress tester,,
5483,586c1079d0919921e0955dd7e5e59f3e106008e3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 13:02:28 -0700, , fix set size page size,,
5484,dca55a2b35fcbd5913d30faee878c6b999cb00f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 12:41:52 -0700, , respect breakpoint privilege setting,,
5485,c85ea7b98769a5a97faf9ec0d11bba3c0bc4cd3b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 12:33:43 -0700, , set badaddr breakpoints,,
5486,4cd77cef10998eef71561473d7774020ce98d488,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 12:29:26 -0700, , make dcsr.halt writable,,
5487,8516e38eb25b314990c3005f1dd7c2db74b4fdc8,olin Schmidt <colins@berkeley.edu>, 2016-06-09 11:33:33 -0700, , remove implicit modulo addressing fpu,,
5488,a1ebc7347748313018e8e7ce4d2ad3e087f0c786,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 16:15:51 -0700,55, tilelink accidentally make malformed union close,,
5489,31b72625aa5f05587ba42a6967a18f9b30890e5c,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 13:11:12 -0700, , ahb allow ops progress also slave hready,,
5490,7014eef339458548aadddca920ab212820b84391,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 11:19:22 -0700, , ahb fix bug found using comparatortest,,
5491,40b6e44816bab31f8361fa37cf2ce0f7b1802b5f,olin Schmidt <colins@eecs.berkeley.edu>, 2016-06-06 10:43:25 -0700, , name resetsignal parameter tile constructor tile constructor change groundtest need updated resetsignal removed renamed,,
5492,9e86b9efc9859c52d4fd3133ca0b9b518486bca5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-08 20:21:21 -0700, , add provisional breakpoint support,,
5493,73ed4ea07b1a4ea0c853ece7909ef98853c06850,cott Johnson <scottj75074@yahoo.com>, 2016-06-07 21:52:39 -0500, , grammar english major sister say correct,,
5494,93c1b17b52c8f222aa3c90a4994b888caa0c6117,wachs5 <megan@sifive.com>, 2016-06-08 20:31:13 -0700, , debug remove erroneous buffer read data,,
5495,e3c17b5f74f8dad94c3f559fb9d4f08be963053b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-08 20:19:52 -0700, , add provisional breakpoint support,,
5496,21feeb4a4f8ca0a4458b7ff4b7b996156fd89529,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 19:53:42 -0700, , multiple outstanding request cachefilltest,,
5497,ed9fcea7f8df1827aa7b154948817a44d8d88c12,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 14:35:22 -0700, , hasti correct fix locking,,
5498,ad4e4f19be9ab5752cc3a9659763bb5e7d951ed8,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 13:39:22 -0700, , revert rely mux1h output input hot reverts commit,,
5499,3393d4362b988fa92e2332ea9016d1738141d15f,esley W. Terpstra <wesley@sifive.com>, 2016-06-08 13:25:11 -0700, , hasti fix test sram depth,,
5500,65b62a9e5f64c1db5eeaac36370edef8a2538381,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 13:47:44 -0700, , unbreak emulator,,
5501,40ab0a7960dc920a61b393b7446bb45b4743618f,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 10:16:04 -0700, , fix width adapter make easier switch inner data width,,
5502,a809a1712ae17d5022f360d207ccad5cfe7ef51a,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 10:03:53 -0700, , make sure clock reset signal get intialized properly,,
5503,515157089468beea03d6851ed605e0db6eb7c465,lbert Ou <albert@sifive.com>, 2016-06-08 15:13:39 -0700, , fix valid signal multibeat grant,,
5504,0969be880477a3daa21df9a7290a1393c6f3463b,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 13:45:30 -0700, , revert make sure slowio clock divider initialized reset reverts commit,,
5505,636a46c05288b418a6289f0139df680cfc2f7e5e,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 10:02:21 -0700, , make sure slowio clock divider initialized reset,,
5506,f421e2ab112c152787939f4173d8a264e25c13dd,oward Mao <zhehao.mao@gmail.com>, 2016-06-08 09:58:23 -0700, , fix,,
5507,99b257316eff9cf6c997f609660607bfe79e0e6f,onggyu Kim <dgkim@eecs.berkeley.edu>, 2016-06-08 01:39:40 -0700, , replace emulator verilator chisel3,,
5508,08e53a00f0bef67f1e25e770edb3ed90b8979816,oward Mao <zhehao.mao@gmail.com>, 2016-06-07 16:15:10 -0700, , bump cde better match failure stack trace,,
5509,2cd897e240b12e6f42dc82b92edcb6d15ce0ebb9,oward Mao <zhehao.mao@gmail.com>, 2016-06-07 16:13:01 -0700, , revert include unmatched field cdematcherror reverts commit,,
5510,324cabc494a772045c8ac7516e5e957dc03511a7,esley W. Terpstra <wesley@sifive.com>, 2016-06-07 14:04:01 -0700, , tilelink wmask double width amo_offset uint uinttooh amo_offset b01 meant amo wmask double wide making wmask fat,,
5511,8db27a36c428e1dc47a48a059eaf3e79e212170f,oward Mao <zhehao.mao@gmail.com>, 2016-06-07 11:06:25 -0700, , fix tile reset power behavior,,
5512,e6c4372332d1381fc8055d8bc08d474911de5f20,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-06-06 15:02:54 -0700, , fix make run asm test chisel missing makefrag verilog dependency file,,
5513,2c17f828b661d8adf59efe45c498b622c2958358,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-06 21:24:55 -0700, , bump chisel rocket,,
5514,5495705acf1fc4a37a86f25d5a684c767c15aa29,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 16:18:42 -0700, , configs enable ahb fpgas,,
5515,ef27cc3a33b4156ad1f59ccf0d4a1968bab28412,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 16:09:25 -0700, , rocketchip handle atomics needed,,
5516,3e0ec855cfda83fb66abe95df8f329756670e8ca,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 15:41:58 -0700, , rocketchip add ahb mem interface,,
5517,d2b505f2d2a1d33cffc4ac0a29410578244ef354,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 15:33:24 -0700, , rocketchip rename mem mem_axi preparation new bus type,,
5518,2086c0d6036c8ee300ab9c97c2934293e42f3794,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 15:00:48 -0700, , configs add parameter control memory subsystem interface,,
5519,2ddada1732ef273885a1c02678e9a9639da68040,esley W. Terpstra <wesley@sifive.com>, 2016-05-26 14:49:27 -0700, , ahb add mmio_ahb option,,
5520,31f1dcaf842b8c9408a436a1664b6963779f887d,esley W. Terpstra <wesley@sifive.com>, 2016-05-26 14:21:54 -0700, , ahb rename mmio output mmio_axi,,
5521,7a24527448de2507a1d163b24dfe5c6f691fe347,esley W. Terpstra <wesley@sifive.com>, 2016-05-26 14:14:56 -0700, , ahb make mmio channel specifiy bus type one bridge,,
5522,f3a557b67bda1bb7c4ac77285a8b0c3fac03697b,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 15:59:59 -0700, , ahb ahb parameter site specific conflict src main scala configs.scala,,
5523,4f2e2480a8c3a65da342f88ee3955d699d14b53f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-06 20:57:22 -0700,43, exception occur mode set 0x808 0x800 close,,
5524,172c4f25f4a52a085586e1fa01db641b7a706763,oward Mao <zhehao.mao@gmail.com>, 2016-06-06 11:23:32 -0700, , bump groundtest uncore,,
5525,f44778fa56f957b559664c0255441a11ed619073,oward Mao <zhehao.mao@gmail.com>, 2016-06-06 17:45:04 -0700, , make sure cached generator comparison truncates correct size,,
5526,ff2937a788bbbeaba3b6cf22f7520ef783a474a8,oward Mao <zhehao.mao@gmail.com>, 2016-06-06 11:23:20 -0700, , include unmatched field cdematcherror,,
5527,022503748eda1f6697a900939ae61831244cd14c,oward Mao <zhehao.mao@gmail.com>, 2016-06-06 09:44:09 -0700, , make memtest generator configurable,,
5528,2163ebfca38e9276af60b5dbae7adffc5c03f326,oward Mao <zhehao.mao@gmail.com>, 2016-06-06 09:43:39 -0700, , use generic nasti memory driver unit test,,
5529,2d66ac93d3ae586c3e08e5042de7c305da890066,oward Mao <zhehao.mao@gmail.com>, 2016-06-02 09:04:30 -0700, , make sure hastiram cut correct number bit word address,,
5530,d24c87f8ba1f32b95c5394775bd0613b45205196,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-06-06 04:51:55 -0700, , update plic prci address map 124,,
5531,dd85f2410fb8ac54d481b3b9a14f6adb678436df,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-05 23:47:56 -0700, , avoid need clonetype,,
5532,631e3e2dd9eee607695de7a8dbc5b1cda0858532,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-05 23:06:21 -0700, , make prci singleton per tile stuff densely packed address space e.g ipi regs need tilelink slave port,,
5533,be7500e4a93d8d255818c5f1bf0d853fd41991c0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-05 20:33:51 -0700, , update plic addr map,,
5534,b832689642cef975735e7cad721b3203062c6d34,egan Wachs <megan@sifive.com>, 2016-06-03 18:26:05 -0700, , correct debug rom content,,
5535,605fb5b92f75b4c7c3f9caf564385e767e60705c,egan Wachs <megan@sifive.com>, 2016-06-03 15:45:20 -0700, , debug fix issue subword select logic,,
5536,3e8322816b8fe16d8d17973642fb0fa54c173eec,egan Wachs <megan@sifive.com>, 2016-06-03 10:48:01 -0700, , correct dminfo field,,
5537,7e550ab07c1cdfdc61f17a62b24da079d2dac8e4,egan Wachs <megan@sifive.com>, 2016-06-02 18:35:17 -0700, , debug rocket fix issue 121 correct debug rom stall logic,,
5538,ece3ab9c3dd54b49cc9297ef00e5a65090a30495,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-06-03 17:29:05 -0700, , refactor addrmap usage 122,,
5539,3b0c1ed0c3e85d9e91055fac07c2bc501aaa0e3c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-03 13:50:29 -0700, , cope change addrmap,,
5540,cf8be98b2bca41e2e3cec7843f85d75aea8786e3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-03 13:48:43 -0700, , cope change addrmap,,
5541,2e88ffc3644f1f6035221853799f15b469474d44,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-03 13:47:40 -0700, , cope change addrmap,,
5542,28161cab45af9dba1aa336a09b65e3efb3704ce7,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-03 13:46:53 -0700, , merge addrhashmap addrmap,,
5543,f1745bf1427cee9ab239398006a72a40b7826e2c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-02 13:48:29 -0700, , allow plic npriorities priority fixed,,
5544,b7ca2145b3dc072709d281971fa57ba2c36b4a24,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-02 13:47:59 -0700, , fix plic control bug grant.ready,,
5545,c8338ad809b3ab374721a39d1cd21da3cdd942bc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-06-02 10:53:41 -0700, , instantiate debug module 119,,
5546,0866b4c0452d25b6556f0e46e931ebb39ac2a718,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 23:36:34 -0700, , assign vec literal,,
5547,20e1de08da5b998032f85b742b4df81da00626ba,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 23:35:49 -0700, , avoid chisel2 pitfall code erroneously flagged incompatible chisel3 fact correct chisel2 chisel3,,
5548,5629fb62bf17a2a763d94f23fd9c80be30500fb9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 21:58:00 -0700, , avoid bitwise sub assignment,,
5549,9518b3d589ce8e5a7f6192d94226692c8b34112e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 21:56:24 -0700, , fix arithmetic rom row count,,
5550,8e80d1ec8019095c8bd9531e241ac678152908f4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 21:55:46 -0700, , avoid floating point arithmetic integer suffice,,
5551,13386af1d1a1195526dbb1b3f32455233700cfd8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 19:30:41 -0700, , get rid unused implicit conversion,,
5552,9949347569beae5ee1a60071b03fb49acf2bd52c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 16:57:10 -0700, , first stab debug interrupt,,
5553,11b3cee07a6ddf8414409f85b98ea98ae93e8818,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 16:42:39 -0700, , ahb tweak ahb handle tldatabytes tldatabeats gracefully learned chisel doe handle width wire properly log2up log2ceil differ fix code handle ahb optionally disable atomics optimize nothing trust compiler compiler optimize away unused logic,,
5554,695be2f0ae8b9a021f8770776af901791d9624a5,esley W. Terpstra <wesley@sifive.com>, 2016-06-01 10:47:02 -0700, , hasti work around unsupported width signal,,
5555,740a6073f6b7cde65d014bba3eb32e6df4c9c7a7,wachs5 <megan@sifive.com>, 2016-06-01 16:33:34 -0700, , add debug module add debug module debug remove unit test update system bus register address parameterize ncomponents debug update debug rom content match updated address,,
5556,8983b0e865781eecee59a0be5b96ce5fcde7ce3d,oward Mao <zhehao.mao@gmail.com>, 2016-06-01 15:01:52 -0700, , hopefully last fix axi ahb converter,,
5557,a917f554fd42ded613288e40962cb1a72e7d4b5e,oward Mao <zhehao.mao@gmail.com>, 2016-06-01 11:40:59 -0700, , use wesley test sram axi ahb converter test,,
5558,53a0e6cb9c3be874fc3711f39f043378fd298b3a,oward Mao <zhehao.mao@gmail.com>, 2016-06-01 11:35:17 -0700, , another fix axi ahb converter,,
5559,e8408f0a8a8059751618d6b3224a4de05a5e11be,oward Mao <zhehao.mao@gmail.com>, 2016-06-01 10:33:59 -0700, , fix hastiram,,
5560,d0988902f2b4a8a857ad494ba6ffd80a76254300,oward Mao <zhehao.mao@gmail.com>, 2016-05-31 19:47:50 -0700, , fix nasti hasti bridge,,
5561,8f269b2eec3ede9578213ed6d31fc80434a0d86c,oward Mao <zhehao.mao@gmail.com>, 2016-05-31 19:46:42 -0700, , stall cycle hasti test,,
5562,1311e78d3f04cf24b83f4a94f7c74ab84c06499c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-31 19:28:41 -0700, , add blocking flush support,,
5563,51379621d6598420e411ce5225625e3d9c89eef4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-31 19:27:28 -0700, , flush blocking fence.i,,
5564,6d82c0d1569f29b3ec1fcf7213d03027bfb7f2b7,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-31 19:25:31 -0700, , add m_flush_all command,,
5565,50e3caef3651dec27d15f3eecc25823590953ecf,oward Mao <zhehao.mao@gmail.com>, 2016-05-31 14:33:38 -0700, , get rid zscale file missed last time,,
5566,44a216038fda2fb4d65944065f4f2508fcdc33c2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 22:24:40 -0700, , use generic,,
5567,56897f707ab972c5724d6168836fb8ea28e8489f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-27 12:23:39 -0700, , rely mux1h output input hot,,
5568,3ee514492309866f485585904a6ab30251299ccf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-27 12:24:17 -0700, , fix tlb tag check logic asids present,,
5569,056d7ec93a7d9f702ee2b1d736f44a38f3da07d7,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-27 12:23:18 -0700, , drive hmastlock low nasti hasti converter,,
5570,2a7e7172a973ec983cf1f4cc120c0b5066e006fd,atthew Naylor <mattfn@gmail.com>, 2016-05-27 10:54:35 +0100, , update doc trace generator,,
5571,8afdd7e3da810796bf9b1d661600a1ac6b0d11f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 23:05:44 -0700, , work around putblocks draining data array prematurely,,
5572,c104b57c5272fae0ca33f3c4ed49534ec3c072fa,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 22:23:21 -0700, , use bitpat implicit conversion instruction decoder,,
5573,96fa1eb6add6d75633a2614327e4252376f3989d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 18:52:08 -0700, , add uint bitpat implicit conversion removed chisel3 putting maintain compatibility,,
5574,10f0e13c2507b087174e724c7bf002c4e25b0ae1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 18:04:22 -0700, , use parsimonious queue depth,,
5575,3cc236e9c461df96f9843fc8c99fe575c208db98,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 18:01:57 -0700, , default use tilelink width everywhere wide interface wider tilelink disadvantageous,,
5576,391a9b91100869b41e706c7a662c6a062e4528ce,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 16:10:42 -0700, , use bus rather crossbar default tlinterconnect eventually parameterize course,,
5577,75f06d6e8496e7423d9d0053c6fc8b1e42259127,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 15:59:56 -0700, , use generic tilelink width adapter,,
5578,b6d26e90f844cb92fd8029ac9b1975ffb5dee2fc,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 15:59:42 -0700, , add generic tilelink width adapter,,
5579,e036d3a04a7ddb335e89b80017b321dcd7e4efbd,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 15:59:08 -0700, , chisel3 gender issue,,
5580,8139f71dfb1c13593b2032298f03e2250422edfc,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 12:37:31 -0700, , work around chisel2 bug code correct chisel2 erroneously flag chisel3 compatibility error look like vec reg factor,,
5581,b734beec064e740056e54573b5d986b581bd5a0c,atthew Naylor <mattfn@gmail.com>, 2016-05-26 14:42:26 +0100, , update build instruction emulator requires elf file even running ground test elf contains tohost fromhost address communication fesvr,,
5582,a2b9d337b688953b461bffa4f088ad7e4d025a0d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 01:03:40 -0700, , need full throughput queue nastierrorslave,,
5583,2ece3e61029a3c27a7cdcc8ded7e2d3cb7699c13,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 01:02:56 -0700, , use mem reorderqueue data might improve fpga qor,,
5584,ddfa30e215e0c933d77546fbc6400c868e4be858,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-26 00:48:46 -0700, , work around zero width wire limitation,,
5585,0c50bfcfb384b98ac837a5803503efaba90ce969,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 21:47:48 -0700, , work around zero width wire case,,
5586,22568de5f38af444d9daf430db965a3af9be02ee,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 21:42:02 -0700, , work around another zero width wire limitation,,
5587,e2755a0f0aa0d4a5d2a69394704651e3ca742ef0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 20:39:53 -0700, , work around zero width wire limitation htif,,
5588,3e238adc67e6e38a23c9cdda39f1ed2709fa767f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 20:37:48 -0700, , rtc fix acquire message type check,,
5589,40f38dde63f3a93293e0bbea42633fbe28fe90e6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 19:44:31 -0700, , work around lack zero width wire,,
5590,976d4d3184dc1edfc51412923bcd8b6d00797077,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 15:59:59 -0700,116, ahb ahb parameter match tilelink parameter default close 116,,
5591,ec0d178010cc9d4639ff0adeeae643f7ee6ab825,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 15:40:53 -0700, , support mode implementation,,
5592,00ea9a7d829119368842f33394f4d3c686308862,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 15:37:32 -0700, , remove mstatus user mode supported,,
5593,5442b89664a56cff1361ea922c7a1ca5bd7258d9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 14:27:02 -0700, , remove unnecessary muxes rv32 muldiv,,
5594,9aa724706e1163c277326371a706a65719dc9c35,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 14:26:45 -0700, , include rv64 instruction rv32 decode table,,
5595,7f1792cba3c006ec36df9c22c1bc95328952459f,esley W. Terpstra <wesley@sifive.com>, 2016-05-25 12:25:59 -0700,47, ahb backport bridge chisel2 close,,
5596,da105a5944beb4149d82c717f105d9cd5e913324,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 11:21:06 -0700, , allow travis recurse submodules,,
5597,1c8745dfd21d90b0f38399f98be54cb1fc371d56,esley W. Terpstra <wesley@sifive.com>, 2016-05-25 11:01:59 -0700,16, ahb backport chisel2 merges,,
5598,da566e7d6a40b5b3825df73e3d56d5b4ac36a5f5,esley W. Terpstra <wesley@sifive.com>, 2016-05-25 11:36:24 -0700, , build use local sbt building firrtl,,
5599,e82c080c3cf4445c4167c62799c2dc25644fb148,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 11:08:11 -0700, , add blocking,,
5600,a8462d3cfcc5e7e2c8e8fd6b08617de0f0952b0f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-25 11:09:37 -0700, , bump chisel,,
5601,213bb2636782bbb3b7d65a62fa9e1680735ad5ce,atthew Naylor <mattfn@gmail.com>, 2016-05-25 13:27:12 +0100, , drive invalidate_lr signal dcache input invalidating reservation dangling wire false,,
5602,a9599302bd312ee6230f396265fb7b433bdac35c,onggyu <dgkim@eecs.berkeley.edu>, 2016-05-24 17:10:17 -0700, , fix clonetype nasti.scala,,
5603,5bc78aba99c70bfecc7538574323a42b9119ecd7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-05-24 17:06:03 -0700,15, merge pull request terpstra ahb ahb,,
5604,c49cb10c7488f04e600cbc52114b320719c71cad,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-05-24 17:02:15 -0700,42, merge pull request terpstra ahb ahb,,
5605,4605b616c1f09d56e3452c2af1ef918e340a74a0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-24 16:26:07 -0700, , fix bug amo storegen logic,,
5606,88cc91db75daeb79f727b6f07f9af5ae0fc681b9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-24 15:46:51 -0700, , ignore way_en metadataarray direct mapped cache,,
5607,5dac7b818d0954915c249fed2a3c6df4e80a7753,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-24 15:45:52 -0700, , support set associativity blocking,,
5608,e0addb5723b3cb8c82c8bf86426c3c87c2fbbfa1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-24 15:45:35 -0700, , support uncached amos blocking,,
5609,f14d87e327d9f7a8892c0dcea062b9d2e346d5c4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-23 17:51:08 -0700, , support larger set disabled,,
5610,3b35c7470e9bb098de18e2d0f7e75720c0ae9d77,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-23 15:42:56 -0700, , add uncached support blocking,,
5611,42f079ce578c59a4550a1120d35f69316663859d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-23 14:11:24 -0700, , jal requires dw_xpr benign far logic minimization worked,,
5612,b92c73e361c14d305478f9daf673a98be38d374e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-22 17:18:26 -0700, , add blocking,,
5613,0d93d1a1a04c9aed18a5acddc752a6e95e30e2d6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-22 17:17:57 -0700, , clean pending store logic bit,,
5614,0b8de578d4ef4e7210b1d9271c7351970bc7c455,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-22 16:16:21 -0700, , add additional store buffering prevent structural hazard,,
5615,354cb2d5ecd37fd879c706194e084bbb6cccbd3b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-22 14:08:53 -0700, , stall response resolving branch misprediction avoids fetch bubble clear best way perhaps change instead made frontend i.e. ignore resp.ready req.valid high might exacerbate critical path,,
5616,d7790ac6a44f7eae0f7afbfd034e5f72ed79c67f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-21 16:58:36 -0700, , wip blocking,,
5617,335e2c8a1ebef0182d81ec7d46f08d4ec94b475c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-21 16:58:01 -0700, , support disabling atomics extension,,
5618,765b90f6a48e6e217c7d317baa956350f1dbf69d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-21 16:56:49 -0700, , stall lockup conservatively,,
5619,a3061047e3fc20e799901bce57dc5ac453e188ff,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-21 16:56:17 -0700, , instantiate blocking nmshrs,,
5620,80482890fdb24f63923e279d38f4af1d6f33339c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-21 16:55:42 -0700, , rely tag value nacks,,
5621,e19c5e5d2cf7c8652704c004ecebc11bd30628ba,esley W. Terpstra <wesley@sifive.com>, 2016-05-16 18:28:45 -0700, , iomshr support atomic operation,,
5622,a012341d96a407045bf6d8e627245548bf1ec33b,esley W. Terpstra <wesley@sifive.com>, 2016-05-12 12:18:47 -0700, , ahb tilelink ahb bridge including atomics burst,,
5623,ace9362d8138d460dff0710a25c547308e8416af,esley W. Terpstra <wesley@sifive.com>, 2016-05-12 18:51:02 -0700, , ahb amoalu doe need many parameter want reuse,,
5624,b921bae1070a0ba0054aefa73b3996ac104f286f,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 14:14:57 -0700, , ahb eliminate trait abused constant,,
5625,200c69c106c6b3ab9e28008e4ec6142198996fca,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 13:28:06 -0700, , ahb support hmastlock acquistion crossbar,,
5626,e1e8eda41900ab621eb076a698c402128c6f4a1a,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 14:06:57 -0700, , ahb add test sram,,
5627,1db40687c6e55a3205ec81e6a2ce194ce1ad3e3c,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 16:46:28 -0700, , ahb eliminate unnecesary non standard hreadyin,,
5628,15cad8414da11d3b2b49ed3d8328285cdcac5458,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 16:45:15 -0700, , ahb put signal order appear signal trace spec,,
5629,f30f8d9f79631d45f3ecb568d81cfc3fbac9ea6b,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 16:31:06 -0700, , ahb reduce obsolete degenerate case crossbar,,
5630,0368b6db6b61db57cb1a259a12d9611d5a8a8b0d,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 13:21:12 -0700, , ahb replace defective crossbar functional one previous crossbar following bug bursting master could preempted ahb lite spec requires slave receive entire burst waited master could replaced ahb lite spec requires haddr etc remain unchanged hmastlock ensure exclusive access atomic operation could pre empted,,
5631,2b37f37335fbfdd986e977baeee3eb307c6307d5,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 16:23:32 -0700, , ahb helper method,,
5632,ef2aae26a83d3555bb1249cf0fc883452073e71d,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 15:59:54 -0700, , ahb rename hreadyout standard hready mark hreadyin death,,
5633,2f8a77f27aa05938007cd14e4c71ce9b45588f0b,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 15:57:10 -0700, , ahb include ahb lite constant,,
5634,7896c4157e859cb23e886fb66e45c0e795ac4cb8,esley W. Terpstra <wesley@sifive.com>, 2016-05-18 16:10:57 -0700, , ahb parameterize poci,,
5635,93447eb27468ee0bfb20d5e5bf0225bc04f35d30,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 14:06:03 -0700, , ahb make hasti parameter location sensitive,,
5636,00d31dc5c5e5702fb3708043215bfedea47fa888,esley W. Terpstra <wesley@sifive.com>, 2016-05-24 13:26:26 -0700, , bram use new hasti definition,,
5637,ee0acc1d074c8334e582fb66af9fb7525af7ad8d,lbert Ou <albert@sifive.com>, 2016-05-23 13:19:53 -0700, , fix bram assertion condition,,
5638,05c0808ff249c4e243fb96922b77f85edb2950d6,atthew Naylor <mattfn@gmail.com>, 2016-05-23 17:02:15 +0100, , update trace generation checking script pas elf file specifies tohost fromhost address emulator trace generator checker script,,
5639,7bc38383de67064becec28fbeeb3ddd6de0a3df6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-20 18:59:05 -0700, , add non working blocking data cache,,
5640,3e0b5d6fd94d1a0ef276e0a5463889e7f8721952,olin Schmidt <colins@eecs.berkeley.edu>, 2016-05-19 10:55:00 -0700,45, ensure tshr see valid acquire blocked release would otherwise allocated close,,
5641,fd83d20857f2a28d24623ce4d51416cd7d3dc8b0,en McMillan <kenmcmil@microsoft.com>, 2016-05-17 17:13:48 -0700,44, use def instead lazy val prevents emulator randomizing input unit testing close,,
5642,f228309bd106b6f84c13c9d8e3ccd8f1717f9579,oward Mao <zhehao.mao@gmail.com>, 2016-05-20 16:30:27 -0700, , add assertion make sure get exception,,
5643,d69446e1773c9905f76319a33cb64c134887fcef,en McMillan <kenmcmil@microsoft.com>, 2016-05-17 11:00:08 -0700,43, add config class drive unit testing tilelink agent close,,
5644,87be2bcd6036ab1744b64ba825af571e4d35ad7f,oward Mao <zhehao.mao@gmail.com>, 2016-05-20 16:12:11 -0700, , make sure tracegen address correct,,
5645,f52fc655a54bbfd3d5e89895cdd8152f5a77b69c,oward Mao <zhehao.mao@gmail.com>, 2016-05-16 13:06:45 -0700, , remove zscale,,
5646,4f84d8f757cfd6f544f2eaebfbc93f7c53f9e632,oward Mao <zhehao.mao@gmail.com>, 2016-05-18 13:13:34 -0700, , make sure hook finish,,
5647,abb0e2921bf1ffbebf7e1c50abfb0a58d98edebb,olin Schmidt <colins@eecs.berkeley.edu>, 2016-05-18 11:26:50 -0700, , return non zero exit code assertion fire ensures assertion failure currently print message console return successful exit code cause non zero exit code meant help automated tool like travis buildbot better job catching assertion impact various run target simulation directory,,
5648,b396c685776b17d2657ee49775abd4ee005aa5b2,olin Schmidt <colins@eecs.berkeley.edu>, 2016-05-17 22:02:38 -0700, , bump torture priv 1.9 test env,,
5649,b0ae003981ba77e55ad0fbeb1a0c08b140ece0d5,olin Schmidt <colins@eecs.berkeley.edu>, 2016-05-17 17:34:20 -0700, , add firrtl regression makefile make easier test chisel3 build e.g local buildbot test bunch configs,,
5650,4aef567a80b04afee5b81bb8383f0ccd4866869a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-13 17:54:23 -0700, , fix mmio bug replay_next set,,
5651,742c05d6a7890af4968ffc2e1bb49cd4f20a50a8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-13 17:07:28 -0700, , pipeline control path stretch miss latency cycle exchange slack current implementation also add cycle mul div latency worked around hardware possibly gated fastmuldiv option,,
5652,684d90205905c6c68089b3d9a340dbfa6a86c3d8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-13 11:22:46 -0700, , fix plic instantiation mode disabled,,
5653,f138819992a12893fc388d7a6eaa544e8b497789,oward Mao <zhehao.mao@gmail.com>, 2016-05-11 16:44:16 -0700, , fix order assignment,,
5654,6aa708bceed030c8033c173a882bf2ff795365cb,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-11 13:12:39 -0700, , disable mmio default avoid disconnected net,,
5655,3fe00ce32aae94a26a81b0ab6ef37de5c893e5db,hristopher Celio <celio@eecs.berkeley.edu>, 2016-05-04 16:23:21 -0700, , update readme.md removed instruction checkout riscv test globally installed building riscv tool clarified riscv tool set information clarify rocket chip riscv tool version build,,
5656,533b2291751abf55fbe2458d8e1533446796f492,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-10 14:15:47 -0700, , improve plic qor,,
5657,fbff46d27ddd36d7b3aaa7a06b8cbacc3145a97d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-10 10:57:03 -0700, , bump rocket,,
5658,aac89ca1f0c0a52a89265a928e7ee3f1529cb7ad,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-10 00:27:31 -0700, , add plic,,
5659,e15e9c5085fadfb2565f7cdd49dfe091aac0cd12,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-10 00:25:13 -0700, , first draft interrupt controller,,
5660,df479d793534656cecdca9f6fa68abfe149f5c42,oward Mao <zhehao.mao@gmail.com>, 2016-05-07 21:26:03 -0700, , make miftagbits computed parameter,,
5661,14a6e470c953e0f9d611d8db25aa50f198f09072,oward Mao <zhehao.mao@gmail.com>, 2016-05-07 21:19:27 -0700, , transform nasti converter necessary,,
5662,3b0e9167faf89a1042711fd0381b3cfaee0e6ff0,oward Mao <zhehao.mao@gmail.com>, 2016-04-28 18:56:27 -0700, , add axi ahb converter conformant hasti ram,,
5663,3e759d257584423a9cb4f7dd7b94b7d647784106,oward Mao <zhehao.mao@gmail.com>, 2016-04-28 18:45:05 -0700, , add hasti test unit test,,
5664,1ed6d6646ddcd8579213ec10b4f277d14b50bd4a,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 13:58:41 -0700, , move nastirom hastiram rom.scala bram.scala,,
5665,77e859760c38333cf99108b434ef827c9ded1d24,oward Mao <zhehao.mao@gmail.com>, 2016-04-29 14:30:56 -0700, , add hasti ram alongside nasti rom,,
5666,44740cb6b277240b32012a0276dcde83289c369b,oward Mao <zhehao.mao@gmail.com>, 2016-04-29 17:49:26 -0700, , parameterize hasti address data bit,,
5667,64991d3947baae0dd9f57fd18c476186e683a8b0,oward Mao <zhehao.mao@gmail.com>, 2016-04-28 18:44:35 -0700, , add axi ahb converter,,
5668,a875eb9c318d277a0337a81acc17e718bea7c6f3,oward Mao <zhehao.mao@gmail.com>, 2016-05-05 19:36:34 -0700, , update riscv tool bbl fix,,
5669,8fa2de081636464e534ffe68f8949b27d2d365cc,olin Schmidt <colins@eecs.berkeley.edu>, 2016-05-05 18:09:48 -0700, , chisel3 fix rocc connection honor last connect,,
5670,18ffe7b1ecfe5307a569daf3a9ffa5f8d0d3e1e3,oward Mao <zhehao.mao@gmail.com>, 2016-05-04 23:01:14 -0700, , use verbose vsim .run rule,,
5671,8b06947446d12e46d831c6dd89cf46c9da127b45,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-04 22:47:34 -0700, , run bmarks faster hopefully,,
5672,f1baa4aecc1f67fb152f749f4963fcc31ccc02cc,oward Mao <zhehao.mao@gmail.com>, 2016-05-04 12:56:27 -0700, , update riscv test benchmark run forever,,
5673,dfcb73b6c9dea59a0907a69093596127033e17ab,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 20:21:13 -0700, , groundtest need write single tohost,,
5674,1882e694e45d0baac4c20d0b6e1601ea080f8c28,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 20:20:52 -0700, , write single tohost location,,
5675,4045a07eda8852fdc821d9f6aa83b88450095618,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 17:11:25 -0700, , remove need separate riscv test groundtest,,
5676,8f891437b5e1068d71e64037ac10bad32164d6ab,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 13:39:04 -0700, , fix cachefilltest,,
5677,15f4af19cf5049422fa63d20d67130ff19a35ce4,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-03 13:55:59 -0700, , remove htif cpu port,,
5678,9dd23a603ae79b0f9d1efad7571acb24a0b4bcef,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-03 13:41:58 -0700, , remove htif port,,
5679,6cb0979ac43686a1ec4f1a99567c96fd55218793,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 13:35:38 -0700, , fix cachefilltest,,
5680,487d0b356eebc7f80eb549174b8c14ec37ebccd1,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 18:34:27 -0700, , fix get groundtest working priv 1.9 change,,
5681,518d5106224fe70cb7f6bc0a2cc7ec0bd608a0d0,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 13:09:22 -0700, , write finish tile groundtest,,
5682,f26c422544591e03f5409d789bb540a48d809da5,oward Mao <zhehao.mao@gmail.com>, 2016-05-03 12:18:06 -0700, , assert tilelink router valid route,,
5683,b95f095acad4b620fdc74796b09c2c6a752af16a,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 20:11:20 -0700, , write multiple possible tohost location,,
5684,5352497edbb12eb45b71cce2ed3631f6044894fc,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 19:48:39 -0700, , mprv take effect regardless privilege mode,,
5685,4b4e8f7f62a22055e68bc81e433effc756b4da4c,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 18:25:02 -0700, , fix priv 1.9 change,,
5686,5cbcc415155694d8d7c079c377deddde15167bfc,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 18:23:40 -0700, , get rid unused import,,
5687,be21f6962bde32ebc46fcb1a0d5d4e000d6694ff,oward Mao <zhehao.mao@gmail.com>, 2016-05-02 18:22:43 -0700, , make config variable,,
5688,c7c8ae546898b22df1d58c2ee3b40a0de6471aac,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 18:08:33 -0700, , instantiate prci block,,
5689,f784f4da933fbdf272c4c8673eaafea5afc6c6b7,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 18:08:01 -0700, , rename prcicoreio prcitileio,,
5690,cc4102f8ded123ac5a8217eae4a5c5c795672a86,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 17:49:10 -0700, , add trivial version prci block really anything besides deliver deliver ipis yet,,
5691,6d1e82bddf06626c292d0acb67363643812253c7,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 15:21:55 -0700, , remove mtohost mfromhost mipi csrs stub rocket csr port,,
5692,72731de25a6e53f41446a0d1bece875aa97e475a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 15:19:43 -0700, , take stab prci rocket interface,,
5693,000e20f93786a86691a13e9dd66907665b14dc0b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 15:18:41 -0700, , remove mipi make mip.msip read prci block outside core provide ipis eventually,,
5694,83fa489cef935ad38871858cb4103e97da788196,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 14:40:52 -0700, , stop using htif csr port port still present keep stuff compiling,,
5695,c4d2d29e808fafb540b4ac9266bf6f834be25e7a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 22:36:06 -0700, , stub debug module rather leaving floating,,
5696,0ff4fd0ccdfa4fc345dfc32a266117a66b57697b,lbert Ou <albert@sifive.com>, 2016-04-30 22:20:29 -0700, , fix iomshr send finish store,,
5697,46bbbba5e6ab985782e721caceec2488e8f82f90,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 20:59:36 -0700, , new address map,,
5698,695c4c5096e2c0cf819a2b93d1c05e62ab21f7f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 17:34:12 -0700, , support get getblock romslave,,
5699,491184a8f809c7b6dc92a5cd7ff9d0ee2099f4a3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 17:32:51 -0700, , eret xret remove mcfgaddr,,
5700,5af98145b9d67f2ca90681edcb81ae71ff0b838a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 17:31:46 -0700, , signal bad physical address tlb miss,,
5701,6f052a740c167d70804010cc4bc181c32a00b2fe,lbert Ou <albert@sifive.com>, 2016-04-29 14:10:44 -0700, , add tilelink bram slave,,
5702,d0aa4c722dd94677182927a5ad516eda53d72559,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 16:15:31 -0700, , wip new memory map,,
5703,cae4265f3b95da7db6af30ec423c9a16aa43390c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 16:14:05 -0700, , change mcfgaddr pointer,,
5704,e4ace55d772f67ed0f7d458668a59539be99dc3d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 16:08:32 -0700, , address map refactoring,,
5705,1df68a25fd8ccaeebcf68e2f8b3b6c85f2e7d322,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 16:08:58 -0700, , address map refactoring,,
5706,ed5bdf3c233ae3d644d88d608da12e772cd385c4,ei Song <wsong83@gmail.com>, 2016-04-28 16:31:56 +0100, , print base address scr indicated,,
5707,1f211b37dfd621c14b63f87aef1f9fd34889a8ee,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 14:57:54 -0700, , wip new memory map,,
5708,739cf0763782ddc8fd7973082f9746ae977942e2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 14:54:51 -0700, , remove mtime mtimecmp rtc device life mmio bus,,
5709,81ff127dc3ab36fdc79dee7451064a91065bb54d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 14:53:11 -0700, , clean bit,,
5710,c8b1f0801bc6a4db5be0304252176ed17cda1500,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 14:52:05 -0700, , remove start address option addrmapentries appears never used clutter thing new invariant addrmaps relative addrhashmaps absolute,,
5711,d3dee2c6c64943d4730ce5b942211ab07617784d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 14:51:52 -0700, , support countslaves empty address map,,
5712,87cecc336fd307789a2d1e749045ed1e368c39ea,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 11:55:35 -0700, , add new rtc tilelink slave axi master,,
5713,fb5c38c186f5dfd03dc4c731d045f01107511a0f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 11:22:04 -0700, , handle invalidate_lr cache arbiter tile,,
5714,b99db83e678dc85053d542968c36a7bc1e3aa8ae,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 00:28:39 -0700, , avoid needle vec generation,,
5715,8acec8eb367b379e6bb47eaf31c6f52b9da5f2e8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 00:28:12 -0700, , remove dead code btb,,
5716,eb0b5ec61e6db1e34fa8bfa025ca27adea9031f8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 00:16:21 -0700, , remove stats csr,,
5717,9044a4a4b7a78598a51972b0b29c23e9c7ea4a1e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-27 00:15:00 -0700, , replace nastirom romslave tilelink wedded name,,
5718,356efe2fd5413bc36a828944c1d31527cb746e02,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-26 16:44:54 -0700, , simplify tilelink narrower necessary use addr_beat determine put grant data stripe across lane also get rid dependence addr_beat grant move towards regime tilelink narrowed widened may able drop field altogether,,
5719,fe8c91f62011aaedc2f559cefc7451fa534f85b3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-26 15:30:24 -0700, , fix iomshr state machine bug sending finish early cause cpu response get dropped attn zhemao,,
5720,5fd5b587436f394cb2ae9123066993d5cdf55a57,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-25 17:57:48 -0700, , remove stats csr,,
5721,d93677a343215b5391fb45678eda73b1adbd78e8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-25 17:55:22 -0700, , support larger cache set using,,
5722,5dbf9640e22629b78cd0bf076ad850e825fada44,unsup Lee <yunsup@sifive.com>, 2016-04-22 15:41:31 -0700, , use tlb flush signal explicitly,,
5723,84fd45fd77efc40cb68102db8b30c7cea3779c93,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-22 15:20:17 -0700, , pas tlb flush signal explicitly,,
5724,48170fd9aa4de6bf2a443010881d25dd55238941,olin Schmidt <colins@eecs.berkeley.edu>, 2016-04-21 19:37:08 -0700, , add default case configs use cdematcherror avoids filling stack trace every time config contain parameter,,
5725,f6e44b13484639e8c406f89f62a6036da93c5546,ei Song <wsong83@gmail.com>, 2016-04-22 17:47:34 +0100, , avoid logical physical header conversion overflow,,
5726,f7af908969ad86ba0649415376833225984de511,oward Mao <zhehao.mao@gmail.com>, 2016-04-21 15:47:46 -0700, , put memory address map longer use mmiobase,,
5727,b7527268bb23ef0852eb02b6b0c3a92416ac9e80,oward Mao <zhehao.mao@gmail.com>, 2016-04-21 15:34:28 -0700, , use address map instead mmiobase find size memory,,
5728,5e793427ebf8e427c048c3c296cedefeb40072c4,oward Mao <zhehao.mao@gmail.com>, 2016-04-21 15:38:43 -0700, , use address map instead mmiobase,,
5729,f9de99ed40547dfc34336549e41681e08e9742f1,oward Mao <zhehao.mao@gmail.com>, 2016-04-21 15:35:37 -0700, , change match junction mmio base,,
5730,6260ad56e895fb7ad7f4f454aa6a902141d55957,oward Mao <zhehao.mao@gmail.com>, 2016-04-21 15:33:53 -0700, , stop using mmiobase encode cacheability address map,,
5731,325d3671c4d76e445cc28396ca6ae9ce8efcd434,oward Mao <zhehao.mao@gmail.com>, 2016-04-19 10:03:10 -0700, , add write data field axi3 compat,,
5732,0cf6b1f118ac71b96d2f49ae3681a65b8e5d2092,oward Mao <zhehao.mao@gmail.com>, 2016-04-19 09:48:27 -0700, , merge atos change hurricane,,
5733,c19931ba03a326b9202cf606e4fb778c6703f9ab,cott Beamer <sbeamer3@gmail.com>, 2016-04-19 15:24:13 -0700, , add technical report readme,,
5734,4afc9c69a0bdd38119802303e1c05133a3c2cfc7,unsup Lee <yunsup@sifive.com>, 2016-04-19 14:22:22 -0700, , streamline sbt,,
5735,9b3faff5a5fa82674fcbf20732c693391ccce702,oward Mao <zhehao.mao@gmail.com>, 2016-04-19 09:46:31 -0700, , add field write data channel axi converter,,
5736,1967186a96bca1553788bc6d8db1928e1ab1e2d5,oward Mao <zhehao.mao@gmail.com>, 2016-04-19 09:38:04 -0700, , add field,,
5737,42c4d1e51f2bf298921046c025e568dc4bbad8fd,oward Mao <zhehao.mao@gmail.com>, 2016-02-24 23:10:22 -0800, , add,,
5738,0bf8d07abaec068e3ca7ab075ab4d537c9d8ae3a,oward Mao <zhehao.mao@gmail.com>, 2016-02-24 23:10:06 -0800, , make clock divisible,,
5739,1dc8af894ed9e1e5b8a292af9a90054ce648a51c,oward Mao <zhehao.mao@gmail.com>, 2016-02-24 21:33:51 -0800, , fix serializer deserializer add atos serdes desser,,
5740,82cacfbc5e081d6a03c704a1de36afeb96e1f20c,oward Mao <zhehao.mao@gmail.com>, 2016-02-25 13:35:52 -0800, , add unit test,,
5741,075fdfb84771bbfd2fbf2bffff4512cd776a0799,oward Mao <zhehao.mao@gmail.com>, 2016-02-24 21:34:50 -0800, , use atos serdes desser atos unit test,,
5742,ee66da603ab1479c935906d163c80cd13f8b6283,oward Mao <zhehao.mao@gmail.com>, 2016-02-23 16:42:19 -0800, , move unittestsuite,,
5743,d19aaf8d890094ebb5fbfa9cd97c2d93f5a4ff3d,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 17:40:30 -0800, , test atos conversion serdes,,
5744,7c33d8886165408b6e8a2eacab2aa7737ef2bcb4,almer Dabbelt <palmer@dabbelt.com>, 2016-04-18 21:04:55 -0700,90, merge pull request ucb bar elaborate bump chisel3 elaborate circuit,,
5745,85c86994a0946b2612462c82e563b44b79a68fe0,almer Dabbelt <palmer@dabbelt.com>, 2016-04-18 13:14:59 -0700, , bump chisel3 elaborate circuit,,
5746,cbfd7fd13a6e640a58aba0ce4636925d0cabf4d3,atthew Naylor <mattfn@gmail.com>, 2016-04-06 16:47:43 +0100, , remove tracegen script groundtest bump groundtest,,
5747,c5838dd9b3e5863f0fd0aed87f7f7df8bf74d902,oward Mao <zhehao.mao@gmail.com>, 2016-04-01 17:53:59 -0700, , fix narrow read write behavior axi converter fix bug recently assuming data channel axi always right justified however narrow writes data must actually aligned within byte lane commit change converter order fix issue bug cache merged get request causing tracker read old data data array overwriting updated data acquired outer memory changed pending_reads longer set data buffer already valid bug new grantfromsrc finishtodst type used client_id routing manager caused bit get cut meant finish message could routed correctly changed use manager_id instead,,
5748,d5153bf42e90219596a5e73d2a874a3a33635084,oward Mao <zhehao.mao@gmail.com>, 2016-04-05 15:05:36 -0700, , connect unnecessary wire regression test,,
5749,55df7d97ccb0301dbcb169e8aef057f2c3adea10,oward Mao <zhehao.mao@gmail.com>, 2016-04-04 20:31:14 -0700, , add regression test put immediately put block,,
5750,485d8d7f9c758a34cae9a3b44ece2b944518b8ff,oward Mao <zhehao.mao@gmail.com>, 2016-04-04 19:49:55 -0700, , fix nasti converter test,,
5751,b2e15cd9bc33e0133256c4e2823a729010da6a51,oward Mao <zhehao.mao@gmail.com>, 2016-04-04 12:10:45 -0700, , nasti smi converter test also test nasti conversion,,
5752,0c562277db8bd19b18cd02767ccb2c071e744b2f,oward Mao <zhehao.mao@gmail.com>, 2016-04-01 17:42:36 -0700, , test nasti smi converter smi datawidth different,,
5753,152645b1bc7d87f3ac069502384978c867cbf607,oward Mao <zhehao.mao@gmail.com>, 2016-04-07 11:20:16 -0700, , use manager_id instead client_id grantfromsrc finishtodst,,
5754,f88b6932ce7f2d1b502c187938d0a139b6cf3d93,oward Mao <zhehao.mao@gmail.com>, 2016-04-06 15:43:21 -0700, , add pending read data already available,,
5755,2d6f35525ea8d73b589dacd6dd1e597dd962eff6,hristopher Celio <celio@eecs.berkeley.edu>, 2016-04-06 14:47:03 -0700, , added field int sfmalatency dfmalatency params,,
5756,a81334f505002e6e9f7867c80906059d1bd1d80b,wachs5 <megan@sifive.com>, 2016-04-06 14:10:04 -0700, , update readme link point repo,,
5757,b2eabf4a9f717ea9cd46b538284ecf609e6f6092,atthew Naylor <mattfn@gmail.com>, 2016-04-06 15:15:48 +0100, , add tracegen script inc. bugfix mwachs5 step towards moving tracegen script rocket chip groundtest raise issue requesting script removed rocket chip someone write access updated readme account move commit includes bugfix mwachs5 slight mod relating potential division zero toaxe.py,,
5758,31e145eaf0e1cca94da0e27d7849a5f91a47c93f,oward Mao <zhehao.mao@gmail.com>, 2016-04-05 16:21:18 -0700, , fix broadcasthub allocation routing,,
5759,f68a7dabdf4f20907ce550596bc50233ab0897ca,oward Mao <zhehao.mao@gmail.com>, 2016-04-04 19:42:25 -0700, , fix axi converter,,
5760,f956d4edfb03c1d5b41c51f9738f3a0e0902df54,oward Mao <zhehao.mao@gmail.com>, 2016-04-01 17:42:13 -0700, , nasti doe right justify data fix converter,,
5761,c292a07ace9a7349a2c67739b128379acf885b8b,enry Cook <hcook@eecs.berkeley.edu>, 2016-04-01 19:40:11 -0700,23, bugfix merged voluntary release l2cache track pending release beat voluntary release merged acquire tracker close,,
5762,7285f5e6bf11bbb18655b15e1242cf8b2bde61a2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 19:31:54 -0700, , drive kill phys signal anything,,
5763,51e0870e237a116f4e380f4854a1813b598a2414,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 19:30:39 -0700, , separate interface signal span clock cycle example decopuled hellacachereq .bits.kill make sense since come cycle ready valid,,
5764,d66d8f0cd4dd42bbb4ad9bf1b825caff0a4de854,oward Mao <zhehao.mao@gmail.com>, 2016-04-01 17:41:40 -0700, , fix smi converter,,
5765,c4c6bd104025b525b5d2c931066df61f6fc2bd9f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 17:29:31 -0700, , bump rocket close,,
5766,b43a85e2e8a87e5a2e424128d1bc8d011d17566f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:41:48 -0700, , make smaller,,
5767,6878e3265fd6114949fe201497184fd2951cbdd6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:40:30 -0700, , default rowbits tilelink width xlen,,
5768,46d7dceb1e50545584a289e6dce8fc797fcea84e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:40:13 -0700, , disable printf assert reset,,
5769,cd9e07d8e7f7fbd232c6afe993caf34a43e90f36,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:39:47 -0700, , update sbt 0.13.11,,
5770,bd3dba7f664f05aa37c0c2a6ff76af629e34497c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:38:46 -0700, , fix livelock bug close,,
5771,35d02c5096f9f722feb1994c74bacd8176e60f5c,enry Cook <hcook@eecs.berkeley.edu>, 2016-04-01 15:38:31 -0700, , lrsc fix moved uncore,,
5772,dc662f28a00368c4e16705fc57162222b1f39d3c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 17:28:42 -0700, , specify width s1_pc avoid width inference problem,,
5773,72f7f71eb526cacc5fc58bd37b7af6edb1150048,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 16:19:57 -0700, , need allow finish sent s_refill_resp state hold writebacks needed finish message,,
5774,82bdf3afcbe4d1652cb4da34c8ec5c2838c9cedb,enry Cook <hcook@eecs.berkeley.edu>, 2016-04-01 15:29:52 -0700, , fix lrsc starvation bug punching finish message caching client via new,,
5775,78bc18736e65d28da00fa032f455dabbe60a8c37,enry Cook <hcook@eecs.berkeley.edu>, 2016-04-01 15:34:40 -0700, , lrsc startvation fix hellacache generates finish message,,
5776,37b9051762106e23bef266d6d2a2a8ca6bb889ac,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 15:46:36 -0700, , need validate npc btb disabled,,
5777,4480d1e81720775d26890ba5439bdfb9fb19989d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 15:14:45 -0700, , compile btb nentries,,
5778,d406dc12312986de141214aa7eff9899b7c5389a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 15:14:34 -0700, , remove vestigial btb enable option,,
5779,8957b5e97359f0fb8b5ee3bde319d15776080896,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-01 13:27:50 -0700, , improve simulation speed basiccrossbar,,
5780,5337c7d22d8762f455e660d36e1dee5806b9a8e6,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 18:42:14 -0700, , add complicated memtests travis,,
5781,4f06a5ff6b84219258a7312fd2c6d8a122a7b110,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 18:40:35 -0700, , add memtest config testing memory channel mux,,
5782,5a74a9b1e738c8a26efb9f25330e9b6ce9fec186,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 18:18:30 -0700, , switch memory interconnect axi tilelink,,
5783,3083bbca21589820798b79e36a21d839d84a7194,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 18:15:51 -0700, , fix tilelink arbiter add memory interconnect memory selector,,
5784,54dd82ff7696b01acff864a5f32b2d7ec2e31ba4,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-31 15:26:39 -0700, , bugfix data buffer,,
5785,1792d01ce1234097ecd16a91fe5c0e4efe30cc34,hristopher Celio <celio@eecs.berkeley.edu>, 2016-03-31 15:55:22 -0700, , fix leaky assert nbdcache squash,,
5786,6d5c98da7d5fda44813b26f1d70e1f5fd471917a,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 15:03:33 -0700, , point submodule pointer proper commit hash,,
5787,7c3b57b8fa2442241af8535a7defa7a57091b7d4,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 15:57:13 -0700, , switch mmio network tilelink,,
5788,6d3bba6cffcad38c76bce1c7e6d02f501caefc41,atthew Naylor <mattfn@gmail.com>, 2016-03-28 19:41:41 +0100, , tweak readme.md remove occurrence script instead state must path also drop content introducing isit script tracegen check.sh subsumes,,
5789,22e7b3ff2f11142e855be8b0ea97920fe0950b6d,wachs5 <megan@sifive.com>, 2016-03-23 11:57:45 -0700, , update readme.md adding instruction run groundtest correct syntax readme add space minor change wording remove spurious class add command running tracegenconfig add code http mn416 tracegen.html update readme.md add wso note correct syntax within code block add note run asm test run bmark test add one command quick reference show complete flow correct wso wmo add information tracegen check.sh use tracegen.py command instead running emulator directly added missing newline remove extra head command,,
5790,cf363b1fe48d9a2073e0be08a47342dd305ce804,oward Mao <zhehao.mao@gmail.com>, 2016-03-31 11:38:54 -0700, , add tilelink interconnect generator,,
5791,adb7eacf6e2c2ef9aa5962effb8a35213b08adb1,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-30 22:48:51 -0700, , fix chisel3 build xlen,,
5792,70664bbca0118995b1f7d77c8ae8e20b0bfca597,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-30 22:48:31 -0700, , fix chisel3 build usevm false,,
5793,ab540d536ac77a266a53c9cab7e12b31d5874054,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 22:11:45 -0700, , bump uncore split metadata chisel3 fix,,
5794,d78066db5c27c861c5881e346f3e7911583eded8,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 22:11:19 -0700, , chisel3 fix split metadata,,
5795,c831a0a4e5d0e1cf6895822fecae5d82a6f9efe7,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 19:35:25 -0700, , use scala firrtl instead stanza firrtl,,
5796,be612e3843cd9a7ef1c4fcee43b5d03a7ea606fb,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 19:23:19 -0700, , bump rocket uncore,,
5797,3d990bdbef020b1d7fc3f6ea9e86a70ed6a25445,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 19:15:22 -0700, , workaround chisel3 name aliasing issue,,
5798,c081a368935f2d53a064ecbc92349e92c195b8e6,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 19:06:32 -0700, , revert bump chisel3 firrtl add support firrtl delimiter reverts commit,,
5799,e77900f540c21301fc9ae5554200f26ec4e5e1d6,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 19:00:38 -0700, , revert switch back chisel2 verilog build reverts commit,,
5800,8e601f26e1983a79aacbb6d16fc5d9b1e53e7f12,oward Mao <zhehao.mao@gmail.com>, 2016-03-30 18:59:33 -0700, , switch back correct chisel3 firrtl branch,,
5801,8ad8e8a69130389225aa9e430621d8bd11dd594c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-30 11:01:53 -0700, , add partial sv48 sv57 support right support sv39 sv48 time need change,,
5802,1e03408323b2afeeef0f2939653c8b8b15113975,oward Mao <zhehao.mao@gmail.com>, 2016-03-29 19:56:42 -0700, , get rid benchmark suite,,
5803,cf716fea587e2c72c7364a93cb46c2f2716846ae,oward Mao <zhehao.mao@gmail.com>, 2016-03-29 13:51:59 -0700, , fix mm_dramsim2,,
5804,3673365b0811c3e1f3456902c3bc9c7639a0ba9d,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 13:26:04 -0700, , switch back chisel2 verilog build,,
5805,265a82427e7eca117cd97f7e1edf29ad024f7c00,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 13:25:44 -0700, , add defaultl2config dualcoreconfig travis,,
5806,ad93e0226ddac57722bb779df81e5f3eaaaea345,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 13:22:00 -0700, , change prepare switch tilelink interconnect planning switching tilelink interconnect throughout convert axi edge therefore need get rid existing axi master tilelink axi converter get rid dma engine connect rtc tilelink interconnect instead axi interconnect,,
5807,5378f79b50ee63fa39061fc451d0d6c14a4055c9,ackkoenig <jack.koenig3@eecs.berkeley.edu>, 2016-03-25 17:20:19 -0700, , bump chisel3 firrtl add support firrtl delimiter,,
5808,38649bd4c13b1843ed74f1e6b78941bf574f70b4,oward Mao <zhehao.mao@gmail.com>, 2016-03-25 14:19:52 -0700, , edits groundtest regression test,,
5809,9b9c662952a6ef3d3fa4d94f20bf96ae17ea3d85,oward Mao <zhehao.mao@gmail.com>, 2016-03-25 14:19:13 -0700, , fix w_last wire,,
5810,2b61f2835655c38869ec22bfe954bd8b315b2b5b,oward Mao <zhehao.mao@gmail.com>, 2016-03-24 19:57:38 -0700, , test dma controller,,
5811,e1a03cc9ac70776bc401e348dc816327f45d3f1b,oward Mao <zhehao.mao@gmail.com>, 2016-03-24 19:52:12 -0700, , fix issue partial writemasks,,
5812,e652821962d1876678618363e7899b0684c42ae2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-28 22:53:47 -0700, , use correct kind tilelink arbiter correct broke chisel3 build,,
5813,015992bc9effa77ec1aa2325c855ec419312ccef,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 12:24:11 -0700, , longer need,,
5814,8e7f18084ba86fa784a393b935a0ea9378bf0470,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 12:23:16 -0700, , switch rtc use tilelink instead axi,,
5815,34852e406dec92007be62fc877a8f4026ac207db,oward Mao <zhehao.mao@gmail.com>, 2016-03-28 12:22:43 -0700, , fix bug nastirouter,,
5816,5ce3527b88fe23fe8f881b8e6704c4cd12b1378e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-26 18:15:14 -0700,32, merge pull request ucb bar btb masking separate btb response mask frontend mask,,
5817,f526d380fdac684469f5fe078ed41eaccc87607d,hristopher Celio <celio@eecs.berkeley.edu>, 2016-03-26 05:37:26 -0700, , separate btb response mask frontend mask job pipeline monitor frontend valid mask instruction btb suggested valid mask based prediction make processor may want ignore override btb prediction thus supply instruction mask,,
5818,ed280fb3de7407131bc91397923572656988c5aa,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 15:52:18 -0700, , remove empty statement,,
5819,1ae6d09751991d041e0cf932de220524f8c1ac3f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 15:29:32 -0700, , slightly ameliorate critical path via scoreboard,,
5820,6c48dc3471068135fc24c4894d68102c78dfd964,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 14:18:24 -0700, , use sensible knob value smallconfig,,
5821,cce89f5fbcec2b94e7cff12f8c30d03d23a73434,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 14:18:15 -0700, , bump rocket,,
5822,a4685a073fe799fda5367f7fe151111ecb0248cb,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 14:17:25 -0700, , instantiate ptw usevm false,,
5823,27b3cca0461bebb8fe68d644aeb973ab5c808ab9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-25 14:16:56 -0700, , discover ptw port count dynamically generator ...,,
5824,af3bc1cb79e0506bab087024e7dc22d2d93b904e,oward Mao <zhehao.mao@gmail.com>, 2016-03-25 14:06:06 -0700, , use rom partial writemask regression,,
5825,5372f181b127396bcc7aa39d4c4401cb18855137,oward Mao <zhehao.mao@gmail.com>, 2016-03-25 14:05:52 -0700, , add missing connection regression test,,
5826,7f8f138d6a3bad78abe1a6f0ac219cfe8d2b7967,oward Mao <zhehao.mao@gmail.com>, 2016-03-24 19:48:52 -0700, , fix,,
5827,11bd15432a55e3c00a6c9b1b10bd348fa8f3105c,oward Mao <zhehao.mao@gmail.com>, 2016-03-24 18:09:37 -0700, , fix bug rtc,,
5828,00b3908d92bb84c798643f7602a2e71f65c0f032,oward Mao <zhehao.mao@gmail.com>, 2016-03-21 22:59:55 -0700, , git rid reorder queue narrower,,
5829,8d1ba4d1ecc3073e5090a2fc102b5d5d332dcdf0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-24 14:52:12 -0700, , remove hard coded xlen value,,
5830,d1639416cb412cf344be215619f25966192551eb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-24 12:56:36 -0700,77, merge pull request ucb bar chisel3 preliminary chisel support,,
5831,39cf945efb1b8e0ac36fd249f1d282697eac85ae,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 19:17:44 -0800, , use chisel build verilog travis chisel build emulator currently direct support testing rocketchip least test see verilog build run chisel patch doe,,
5832,cddfdf09290c2aa722d8e2de1e0a748dcf815307,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 17:19:53 -0800, , add chisel_version make argument allows user specify want build rocketchip chisel since chisel open source add submodule pointer directly avoid fork upstream,,
5833,d697559754d229a7213c95c3bec95e2b2392e847,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 21:45:42 -0800, , correct polarity non backup memory htif fails firrtl polarity,,
5834,7d5eac189b64592e03dc6c72040214228f3b2da7,almer Dabbelt <palmer@dabbelt.com>, 2016-03-23 16:25:11 -0700, , bump uncore chisel3 fix,,
5835,4744deec281bff000d24c822f6103d9eac83cbd7,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 17:20:25 -0800, , fix scr file chisel,,
5836,476db6ef397311a34c020e2e08fc0b4a0c273a6d,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 18:42:45 -0800, , move newer scala version chisel3 need newer version scala run correctly,,
5837,c6e974b110002f881205925c80355e62f10cb021,almer Dabbelt <palmer@dabbelt.com>, 2016-03-24 11:52:02 -0700,30, merge pull request ucb bar chisel3 chisel support,,
5838,471f4c269544bffe359cd0f9445966cb9b451a1e,oward Mao <zhehao.mao@gmail.com>, 2016-03-23 14:32:18 -0700, , change better bug detection instead sending put back back separate two put get also stall bit transaction make sure put intermediate get sent transactor cause data buffer get overwritten two put,,
5839,c9e1b729725f6f10abff66ddb017897119b397d0,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-14 16:53:55 -0700, , assign sint uint,,
5840,3b0e87f42aff4ae2c7e5fa9554f584337c605979,oward Mao <zhehao.mao@gmail.com>, 2016-03-22 20:00:28 -0700, , pas csrs ground test get dma test working,,
5841,7b7e9541335720e67ae840093bf43882bf2beb85,oward Mao <zhehao.mao@gmail.com>, 2016-03-22 19:59:58 -0700, , make sure dummyptw doe invalidate tlb,,
5842,6da45e7f26e459ca7fce104c606d1de3684c99eb,atthew Naylor <mattfn@gmail.com>, 2016-03-18 12:24:12 +0000, , trace generator update addition script directory introduce tracegen.py script invokes emulator built tracegenconfig sending sigterm core finished update toaxe.py gather statistic trace introduce tracestats.py display stats useful way introduce tracegen check.py top level script generates trace check emits stats commit pulled done pulling latest groundtest commit,,
5843,aa22f175c3844598023015e1d94935b8dbabcb23,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-14 14:12:21 -0700, , add clonetype method chisel3,,
5844,c989ec58134bdb4cf584ed3d3dfcae482fc348fd,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 17:20:25 -0800, , fix scr file chisel,,
5845,1344d09cef950814afcfca7304bb3bc75c1f1ecd,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 17:20:54 -0800, , fix scr file chisel,,
5846,bda5772e98535aa967a5b9e6e9328154e21e3806,atthew Naylor <mattfn@gmail.com>, 2016-03-18 12:11:11 +0000, , update trace generator terminate via htif exit cause unfinished core cut short instead emit finished messsages allowing external process send sigterm emulator core finished add support greater address variation without recompile disabled default generate atomic fence operation default addition plain load store change require newer version file rocket chip script directory submit pull request,,
5847,c13b8d243db0dc0b9cefa8bc8f3395491e32481e,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-17 18:32:35 -0700, , broadcasthub race allocating volwbs acquires,,
5848,5f3d3a0b2d0c59ad83c530a44ef30b490f4f60cc,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-17 16:42:40 -0700,25, bugfix probe flag l2broadcasthub close,,
5849,49d82864bf4c4a9c9dcb28f7c6ddee797ab068bf,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-17 12:31:18 -0700,27, fix storedataqueue allocation bug broadcasthub close,,
5850,b5992186df9705b7c42fd82d18a563e76617accf,olin Schmidt <colins@eecs.berkeley.edu>, 2016-03-16 15:09:42 -0700, , include top level makefrag regression fix issue inclusion,,
5851,e90a9dfb2b0e7387063d23d30db69e24888ab77b,oward Mao <zhehao.mao@gmail.com>, 2016-03-16 14:21:47 -0700, , make taking max multiple integer config bit easier,,
5852,4fc2a14a636456a0106dad1aa7b66a049ba9187c,ric Love <ericlove@berkeley.edu>, 2016-03-11 16:59:24 -0800, , fix mif bug cut upper xact bit,,
5853,8a47c3f346c82a13bfa685639bd52b6b07137414,ric Love <ericlove@berkeley.edu>, 2016-03-11 16:54:56 -0800, , make sure enough xact bit,,
5854,04be438847611639bd780064dc36d81ff6db779f,atthew Naylor <mattfn@gmail.com>, 2016-03-10 12:50:03 +0000, , avoid conflicting assigments register timer give priority start stop,,
5855,137b77d780105b0b88d1032b3163e97349a13305,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-15 17:30:34 -0700,4, merge pull request ucb bar chisel3 work around chisel3 lack width wire,,
5856,50f61687de1fccfce7144ed6abe2fcb050cbb5d3,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-14 13:12:43 -0700, , work around chisel3 lack width wire super ugly necessary get chisel3 compile note still fails simulation chisel3 might wrong,,
5857,9dc0cbdfa4feeecec42fc33741c12b06cb2a1b3d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-14 18:03:33 -0700, , wip privileged spec v1.9,,
5858,13dcb96b7f27ed09bbe2865c77a93a245fd9a558,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-14 17:55:19 -0700, , update tlb interface n.b need set mprv since prv,,
5859,648437e7cb909098d7418ffc72717b497674f651,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-14 17:06:39 -0700,70, merge pull request ucb bar add rv32 support add rv32 test configuration option,,
5860,db09f310a15c9de771f13679592c35d517712994,ric Love <ericlove@berkeley.edu>, 2016-03-11 16:48:13 -0800, , define bit master use tag,,
5861,f2ded2721d52ff933eef8a20ca9cb1a2a6b7a8f7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-10 19:33:04 -0800, , merge branch master add rv32 support,,
5862,25091003af7d15edfdcf868694e4ba610f322406,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 17:40:21 -0800, , add rv32 test configuration option actually work commits rocket rv32 support complete priv 1.9 branch,,
5863,67e711844a30c465b9cb421a6cfa0b3c92c8e6f2,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-10 17:35:22 -0800, , index extraction bug,,
5864,e2185d40f6c239a3ba8752fecefbe8bde0e86408,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-06 16:32:59 -0800,69, avoid right shift larger bit width firrtl bail outstanding bug workaround see http github.com ucb bar firrtl issue,,
5865,8c7e29eacd5a05dec569decf2a614e4f3bd458b2,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-06 16:32:14 -0800, , avoid generating width uints chisel3 requires bit width represent uint,,
5866,2eafc4c8f3d494bc7c9e177c7f0fe71599bda9ab,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 17:19:42 -0800, , extend amoalu support rv32,,
5867,c28d115b306e6a78870342896177ce82a85a2476,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 15:50:44 -0800, , chisel3 compatibility fix,,
5868,7ae44d4905745de24f57a107cf4731c2d65ab7eb,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 17:32:00 -0800, , add rv32 support,,
5869,82c595d11aa63f98528caef32d42b5fd4a026a9b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 17:30:56 -0800, , fix fpu elaboration csr file,,
5870,93773a449664d1ba79853cf946a257e94c4e1d0c,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-06 23:12:16 -0800,20, refactor transaction tracker capable processing voluntary writebacks elide several race reading writing metadata array different type transaction l2xacttrackers sink voluntary release writebacks current implementation writebacks merged ongoing transaction merging tracker supply acknowledgment writeback addition ongoing activity change involved another refactoring control logic allocating new tracker routing incoming acquires release broadcasthub new routing logic still process voluntary release problem metadata update race close close,,
5871,67ad36d74a1c7604792d0a751c013d70eee2a3a9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-10 16:17:46 -0800,69, merge pull request ucb bar fix tab tab evil,,
5872,7a75a0312394fc1411d8096dc5b37a335360530e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-10 14:17:41 -0800, , tab evil,,
5873,3c9e63f5a585a91c443e3bf94a85e768c60beccb,oward Mao <zhehao.mao@gmail.com>, 2016-03-09 13:56:50 -0800, , make htif clock divider tied backup memory,,
5874,3e721fe80b8c700f60e100f2eae60da4f5ce8cf8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-03-06 04:27:52 -0800,2, merge pull request ucb bar chisel3 pas bitpat lookup,,
5875,bf06ba0d37ee8ed5ab510b81a9b6965ed5d34dd2,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-03-05 18:50:56 -0800, , pas bitpat lookup supported type lookup chisel,,
5876,36f2e6504c7f0c0e57abb0bd5c02c1afb19baa7a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-03 16:56:53 -0800, , fix width nastirom row preventing range extraction,,
5877,bc15e8649e6454aa6e8f0608a273f10d8d3986bf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-02 23:29:58 -0800, , wip priv spec v1.9,,
5878,5e145515e1fb7ab1a66211c9f75e323f85140339,oward Mao <zhehao.mao@gmail.com>, 2016-03-02 14:03:15 -0800, , fix chisel assertion,,
5879,7eef3393f11ef5c87e1532fa2171e1436c962a31,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-02 10:59:18 -0800, , fix bug resulting different g_types tail beat,,
5880,57370bdf49aca8817fac8f68cef22d65f9ccc045,enry Cook <hcook@eecs.berkeley.edu>, 2016-03-01 15:45:35 -0800, , first last hastilelinkdata,,
5881,9c7e5bc6c0272dd83ebeefed783a8c62411e5b62,olin Schmidt <colins@eecs.berkeley.edu>, 2016-03-01 19:53:08 -0800, , bump hardfloat tool test spike fcvt fix,,
5882,a80b0e959df59b46fdf30ff410cbd11948e8b9c9,lbert Magyar <magyar@eecs.berkeley.edu>, 2016-02-29 14:49:18 -0800,62, add support per way cache metadata add new cache parameter splitmetadata associated knob close,,
5883,4acdc6748504aec863d8d4467f40990fdc9f5cc3,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-26 18:36:47 -0800,16, add assertion nastiiotilelink converter reorder queue check ensure data fetch queue actually queue using seems correct operation never break trying get backup memory port working assertion fails enabled without assertion core get bogus data beat close,,
5884,ab30983aa92057e3b634921b5b582e8524697f76,lbert Magyar <magyar@eecs.berkeley.edu>, 2016-02-29 14:48:49 -0800,14, add support per way cache metadata expose new parameter field splitmetadata determine whether metadata array particular cache stored single seqmem one seqmem per way close,,
5885,a9380a3dc161313e85d73e09045c9e2646fadba4,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-29 16:09:52 -0800, , bump hardfloat uncore chisel tool test sqrt fix,,
5886,6d984273b7441b189705a8d2d52df4afb22a7f72,oward Mao <zhehao.mao@gmail.com>, 2016-02-29 15:22:24 -0800, , finally fix release assertion ... hopefully,,
5887,760893e4484f68e95458e34e7e428eea10407398,oward Mao <zhehao.mao@gmail.com>, 2016-02-29 11:24:53 -0800, , add makefile float_fix comlog tool,,
5888,be8a411f9c4d08feb7d0d3ba3168bc2b27fdcf7a,oward Mao <zhehao.mao@gmail.com>, 2016-02-29 10:57:58 -0800, , get rid axe submodule move toaxe.py script script,,
5889,ba96ad2b383a97a15b2d95b1acfd551f576c8faa,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-25 10:40:47 -0800, , move n_cores mmio_base scrfile instance rocketchip,,
5890,6095e7361e37a13032fd973bd0762020c1b671d3,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-25 10:39:43 -0800, , move n_cores mmio_base scrfile instance rocketchip,,
5891,7fa38b562464f511a5a4194e9cb1c8f4f5bdb550,almer Dabbelt <palmer@dabbelt.com>, 2016-02-27 12:19:55 -0800,68, merge pull request ucb bar test fix backup mem fix backup memory port,,
5892,a0f3189c7452760c7dadb0d7fd1866a3311beef4,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-27 11:41:28 -0800, , change mif_data_bits back turn chisel backend emit correct initialization code 128 bit wide nastirom rather trying fix chisel going hack backup memory port verilog harness bit make work note backup memory port verilog already take arbitrary parameter mif_ like losing flexibility ,,
5893,9ea8c4e78162d91183399ee376ad63f1a49b75e5,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-26 01:33:25 -0800, , add channel backup memory port config backup memory port work want test,,
5894,7319f430d0ddee5eac8928d074720cdbb43ace41,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-27 10:35:22 -0800, , fix backup memory port multiple channel configs backup memory port work multi channel configuration screw nasti tag bit patch always instantiates single channel backup memory port relies memory channel selector enable single memory channel backup memory port enabled assertion make sure happens otherwise memory get silently corrupted bit hack backup memory port going away soon want spend whole lot time fixing generated hardware actually similar used elaborate nasti arbiter inside backup memory support one outside instead,,
5895,7c0c48fac4114406fab20f4ed18a13558bf53cfc,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-26 01:29:38 -0800, , resurrect backup memory port need work chip tested long time upstream even used build since nasti conversion make change rather calling backup memory port parameter mem_ call mif_ match mit paramater object new name necessary nasti stuff dumped mem_ similar name incompatible value mifdatabits changed back 128 otherwise backup memory port work send half tilelink transaction also cause readmemh bail changing elf2hex parameter work around configuration added enabled backup memory port tester kind awkward way want make sure start testing regularly make easy integrate,,
5896,68a49c7700181e7bb5f6cbaf81ccad9ff5ce9818,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-26 11:05:41 -0800, , fetch regression submodule step,,
5897,8c73d10fe1045a91afe8bfd6f6e083264e203709,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-25 21:57:37 -0800, , support scr address generation __offset end,,
5898,ebffd69b8ea90b690514dc48d40041c005682b46,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-25 21:48:32 -0800, , provide __offset __paddr scr entry recently changed write physical address scr file entry bring chip need scr offset write uncore scr file htif change map generator generate without change thing happened work anyway high bit getting dropped scr file,,
5899,640204b2215c144e41a17c3d744decc4d025d09a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-02-25 18:01:01 -0800,66, merge pull request ucb bar rocc ptw refactoring rocc ptw refactoring,,
5900,091782ad27619b256825278468e32df7f11b0987,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-02-25 17:57:22 -0800,29, merge pull request ucb bar rocc ptw refactoring rocc ptw refactoring,,
5901,a2381d2faf4a1f899aa6cba46f2371eb27209703,unsup Lee <yunsup@cs.berkeley.edu>, 2016-02-24 22:52:02 -0800, , rocc ptw refactoring,,
5902,15ac4d317f3363a0e76231fad63e12064c64a907,unsup Lee <yunsup@cs.berkeley.edu>, 2016-02-24 22:39:00 -0800, , rocc ptw refactoring,,
5903,ef4915bd2c1ed3a0fbca90ffb7b41b14f56d3754,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-24 15:23:37 -0800, , make asm suite ordered insertion order,,
5904,ad81d95751e815732abdd5020e78689952c2aa91,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-24 15:04:13 -0800, , add run asm test target convenience,,
5905,b04cd545b6fcacd51eb1aea5ec121d8409f6611a,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-22 20:17:33 -0800, , pas base scr address scrfile address calculation,,
5906,19420cd5df7bd6e7b1cbd00d54934e3db184f3ba,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-22 20:15:57 -0800, , add utility overload scrio.attach pas base address generated header correct print debug message header hex instead decimal,,
5907,8a877fa620df460247dd75a252247037596902ad,oward Mao <zhehao.mao@gmail.com>, 2016-02-22 10:04:38 -0800, , add matthew naylor trace generator axe script,,
5908,8c02cb09ca34ae582bd4c5877a13e0a56b6a6547,oward Mao <zhehao.mao@gmail.com>, 2016-02-23 16:56:13 -0800, , addition travis fix testing,,
5909,90a73c621dc775c040353bd2ee8af936828dbf13,almer Dabbelt <palmer@dabbelt.com>, 2016-02-23 21:26:16 -0800,58, merge pull request ucb bar travis fixing travis fixing,,
5910,58d6af207fef348078522f10ff7d3e24b72da0f7,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-23 16:47:48 -0800, , cache scala build directory hope result travis building stuff lot faster since currently take half time,,
5911,4f5b1da58b34c28a4953b47d103808a1aa849142,oward Mao <zhehao.mao@gmail.com>, 2016-02-16 10:02:48 -0800, , add resp_len helper atosrequest,,
5912,db3b2c264c19b4f254117c53426f07e280c01de5,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 17:39:57 -0800, , add constructor converter serdes axi tunneled serdes atos,,
5913,c263c636b375f9e7607144286c41fea4bcff6bff,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-23 16:05:27 -0800, , actually reference test riscv,,
5914,8873222e4274d59ebaac3bb1aa176a84b06956e7,oward Mao <zhehao.mao@gmail.com>, 2016-02-23 16:03:51 -0800, , fix cache release assertion,,
5915,ad62afd9ca28febe112e05a1a19742b40bfdc3a6,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-23 12:58:08 -0800, , add zscale regression submodule list,,
5916,700d756de0ea3b2e4652c3cb2e5f27fb3b8df0f7,almer Dabbelt <palmer@dabbelt.com>, 2016-02-23 12:19:59 -0800,55, merge pull request ucb bar travis regression travis ci.org improvement,,
5917,bae4c0c0c945b4bf376323b5c74b0fe2f333d964,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-23 10:57:46 -0800, , point testing riscv ... base_dir ... compiled test riscv match rest toolchain,,
5918,1e49eb495836c36111d3631478e0372d5e024307,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-23 08:44:15 -0800, , format .travis.yml trigger rebuilt test cache,,
5919,e097cdcef8d8dccc74fea52f5991172b950f8193,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-23 07:42:54 -0800, , bump tool install test fix,,
5920,28c91795c3f67c38ee76add3f28669d8a3376646,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-22 17:41:01 -0800, , enable travis caching,,
5921,edd0b3b824e06d73ece472bb05f85d1796821206,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-22 17:29:07 -0800, , move travis regression makefile want add support caching riscv tool build travis easiest way look like jus ahead use,,
5922,c2e9971b5f2c8dc3206e04d05b2e481c8d2a3dbf,oward Mao <zhehao.mao@gmail.com>, 2016-02-23 08:52:32 -0800, , move toaxe.py script top level rocket chip repo,,
5923,1b6871f3d8609bad76f630e8d0dfa23eaeab2f91,atthew Naylor <mattfn@gmail.com>, 2016-02-23 15:30:11 +0000, , add author affiliation sponsor info trace generator file,,
5924,0ac5c076835c6017d83d7fa20f38ae3b857bafdd,almer Dabbelt <palmer@dabbelt.com>, 2016-02-22 20:02:03 -0800,54, merge pull request ucb bar fsim htif fpga htif clock divider,,
5925,a073c37e361e3d6374275b5e6111a745ad221d8f,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-22 15:30:19 -0800, , fpga htif clock divider used writing scr anyway scr map automatically defined vcs detect missing scr bail compiling test harness code patch write htif scr one,,
5926,c1b5f71ee7b9a19db5fca4cba08e40ba4652e42b,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-22 13:34:24 -0800, , run bmarks parallel,,
5927,4ce603e548d7746ccdd156ec2cf8ec78254a55fc,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-22 12:49:26 -0800, , memtest configs hex file loaded,,
5928,91e3c9b96f708c5b811c510ac7e6e67b24161b78,oward Mao <zhehao.mao@gmail.com>, 2016-02-22 09:53:31 -0800, , reuse generator parameter tracegen,,
5929,43c2237ef7a55f1c7cce6da1c8a274429206272b,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-22 09:38:44 -0800, , add memtest configs remove channel test,,
5930,0c575403afcd2abb7fc4f83e9785334acb4a87b6,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-22 09:07:26 -0800, , use single asm test bmark memtest,,
5931,e4c4a906485a3ba9e7e99ff8ea53c1d6e525a43b,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-19 16:12:52 -0800, , add config travis memchannel mux select,,
5932,3dae576c9e6e50db28df3191c381ea8e0136f366,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-19 16:05:15 -0800, , add travis configs memtest,,
5933,e63fc3bb44d8e4f24b117c596f22bc287d362013,atthew Naylor <mattfn@gmail.com>, 2016-02-18 20:41:04 +0000, , added trace generator,,
5934,4fedd180eefeb4fcc34416c45c7d06b0af998338,oward Mao <zhehao.mao@gmail.com>, 2016-02-19 23:31:09 -0800, , bump uncore groundtest,,
5935,da302504a5fa469edd3b940bb50eacdb8b77236a,oward Mao <zhehao.mao@gmail.com>, 2016-02-19 23:14:34 -0800, , get rid sequential get regression broadcast regression suite,,
5936,85cc632d5d347a2c2fd1f6f11ddc63191c80e9bd,oward Mao <zhehao.mao@gmail.com>, 2016-02-19 23:13:57 -0800, , fix emulator debug build,,
5937,929d8e31f702985cf5d116a6ca88213dad9d008c,enry Cook <hcook@eecs.berkeley.edu>, 2016-02-10 11:12:43 -0800, , refactor ready valid logic routing release message,,
5938,5e4a02038c5a857783f373c2fa2ca1956e049d07,oward Mao <zhehao.mao@gmail.com>, 2016-02-19 13:30:20 -0800, , move fpga axi htif converter chisel module,,
5939,000af5e662daf5b4e6f1e46a0b6c1eff1cb96ead,oward Mao <zhehao.mao@gmail.com>, 2016-02-17 21:29:04 -0800, , add nastiiohostio converter test,,
5940,f97bd70df54fb2e8542324d0c6dea16ca638fe81,oward Mao <zhehao.mao@gmail.com>, 2016-02-17 21:29:29 -0800, , add nastiio hostio converter,,
5941,fbd66ac87b29a70e02d4ab3a5a381d884fc22edb,oward Mao <zhehao.mao@gmail.com>, 2016-02-17 13:35:03 -0800, , expose count multiwidthfifo,,
5942,5241ee6442d1be538e17bb646dfe375dc9e60088,oward Mao <zhehao.mao@gmail.com>, 2016-02-16 21:45:39 -0800, , add multi width fifo,,
5943,926efd0cab22f2ff237192c8aeda65cff7213a17,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-17 15:23:30 -0800, , allow number memory channel picked runtime building chip memory channel since require complicated test setup want also able bring chip fewer memory channel commit add scr control number active memory channel chip toggling scr scramble memory drop nasti message possible change chip booting default add bit scr essentially extra logic multiple memory channel configuration enabled elaboration time generated channel configuration number outstanding miss increased coorespond maximum number bank per memory channel added parameter believe necessary avoid deadlock memory system configuration added support memory channel enabled default,,
5944,95b065153db574832982acb7a66d12e699a1bf7c,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-17 15:23:25 -0800, , add cde submodule list without get rebuilds toching file cde,,
5945,db9de94588dfe1ff7f7d0c19f12eba1d0aa5a209,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-17 15:23:18 -0800, , generate use scr address header file new scrfile change generate header file containing list scrs core remove magic constant htif clock divider control register replace generated number still,,
5946,1ac9f59b310b361bcecb9dc51b915a49ed7b56b3,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-17 14:06:34 -0800, , allow scr file enumerated header right way ensure scr address conflict within rocketchip since upstream one big deal want add whole bunch control hurricane patch add scala code allocate register inside scr file ensure conflict provide name scrs attach register scr file generate header file contains address every scr chip patch able get rid constant testbench also allows kill one raven diffs doe pretty much thing second scr file hacked,,
5947,f290157cb355242d72625110b5ede18aa8e9a971,oward Mao <zhehao.mao@gmail.com>, 2016-02-17 13:36:07 -0800, , check multiwidthfifo count correct,,
5948,770f2742de30ee158986a1075be6369b0987e6fb,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-17 10:41:01 -0800, , make subtype rocketchip single memory configuration want ensure extra hardware generated instantiating rather believe insert mux one config width wire allowed,,
5949,6b39db8ce67cf6edded4a87d29a6b669af9c7f6a,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-16 23:50:23 -0800, , add memory interconnect hurricane want able support multiple memory channel fallback fewer since full configuration going require complicated fpga setup add another sort interconnect switch different number top level memory channel active chip boot time interconnect bit funny changing select input memory traffic bad idea fine use case since really care changing memory configuration boot time since scramble memory machine useful anyway advantage full 8x8 nasti crossbar chip would fairly expensive changing crossbar would garble memory well like would add extra functionality,,
5950,4915a258f6cceef5713a503b966390ec87325482,oward Mao <zhehao.mao@gmail.com>, 2016-02-16 23:10:55 -0800, , add unit test module,,
5951,8687ce5ebdee7b3ca4fa88ee408870fe414dceb0,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-16 15:13:59 -0800, , bump torture,,
5952,2e15d92d18795147e1029214057cc81567d5ee14,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-16 14:24:31 -0800, , bump torture,,
5953,fef8a2d8628ab9aaa29cd6474ef59b56e3183102,oward Mao <zhehao.mao@gmail.com>, 2016-02-15 09:48:35 -0800, , make sure doe depend external last signal,,
5954,c1b4d9372fe26f2d58901fac7e03756e655d859c,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-13 04:02:20 -0800, , revert add new parameter new scr file reverts commit commit break build,,
5955,6c6bbca92ade99f06603465fc10b70d2f9fe338e,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-13 03:56:47 -0800, , revert use singleton global reverts commit commit break build,,
5956,4d0f941de3dd18763e75a558611a24ce71082700,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-13 00:56:11 -0800, , use singleton global,,
5957,4dad5b8b32dac06601cfff1d048eadcc30a8873b,ohn Wright <johnwright@eecs.berkeley.edu>, 2016-02-12 18:24:12 -0800, , add new parameter new scr file,,
5958,9fb2216548fafc14e9e759ee14a36b3d1e683af6,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 21:49:02 -0800, , get rid unused external mmio port,,
5959,4b95374f0c07a0108b1bc46a5ec5c7624f4507d2,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 11:12:48 -0800, , bump rocket bug fix,,
5960,72a876bfba0f5d0d34f261385801fd032034ee31,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 11:12:39 -0800, , add nasti converter,,
5961,e90dfcb403aa2a0db05e28d141bde13baeb22178,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 11:07:37 -0800, , add test nasti converter,,
5962,53ad8387cc5a17231603ee7e453ee319865c11a1,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 11:06:52 -0800, , add nasti converter,,
5963,2825b2d6455db8ba1724c1bae14b043aed47f7b0,oward Mao <zhehao.mao@gmail.com>, 2016-02-10 11:06:41 -0800, , make sure nasti converter handle mt_wu,,
5964,b96343a4e534d24e02835a28a19952332390a32e,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-08 17:41:38 -0800,24, btb fix mix type error fetch width close,,
5965,31dd311affd4be2e00e83e6f22783081c331e2c6,hristopher Celio <celio@eecs.berkeley.edu>, 2016-02-08 17:38:31 -0800, , fpu fix rounding mode bug fdivfsqrt,,
5966,96b77f399cd62f04c3fd9c99a0e615826c2f3742,almer Dabbelt <palmer@dabbelt.com>, 2016-02-08 14:42:06 -0800,43, merge pull request ucb bar chisel3 bump junction chisel3 fix,,
5967,98baf401a69b2dcfe7e15e6d0e81c75cc2310d56,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-08 13:33:05 -0800, , bump junction chisel3 fix,,
5968,b4856da8199db40e91d21ab69afa731d5009a077,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-02-05 17:15:49 -0800,6, merge pull request ucb bar chisel3 chisel support,,
5969,70945953a8fabd95f1cd6dd2f89f4f62b18795a9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-02-05 16:01:35 -0800,42, merge pull request ucb bar chisel3 chisel support,,
5970,b2ed35e8aa2b5d63f42abf7d9e9115d79e3c6105,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-05 09:59:02 -0800, , print better error missing config class without actually see config class tried use make hard grep around makefiles see thing broken,,
5971,8422aaf6fca4ab511b2c37bdff4a6157f588363b,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-05 09:57:47 -0800, , add targetdir one chisel specific happened chisel driver wrapper,,
5972,3bb0f11e6ce670b77a0e347ec06d71087bc1e5ea,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-05 09:56:42 -0800, , chisel3 reverse fix,,
5973,62257e0b0472e4fb2efb6b6adc28096cd6fabd18,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-04 15:28:46 -0800, , uncomment sure commented build chisel3 fails without override,,
5974,be424633c1d72ac0a4a8b76146f818c12b0fcf13,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-02-04 15:26:42 -0800, , improve error message without really hard read get subclass define matching clonetype,,
5975,5abfd1a4ab50ac7cb833ced543bc4ec25c8d1c9e,oward Mao <zhehao.mao@gmail.com>, 2016-02-03 15:40:44 -0800, , make sure check region violation dma frontend,,
5976,c944193e1659db1427e0c82974dd9b314c27c897,olin Schmidt <colins@eecs.berkeley.edu>, 2016-02-02 13:30:14 -0800, , add dma configs travis,,
5977,06c3f9b6550502869aa80584cce9d1a019e88d4a,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 15:10:40 -0800, , rocket chip fix response lowrisc team comment dma frontend backend communication tunneled tilelink axi split mmio mem request l1tol2net instead axi interconnect make niomshrs configurable fixed connect accelerator internal csrs csr file make mtvec register configurable writeable,,
5978,60d9291cb5d18e0ab8c424322823152ad31173d0,oward Mao <zhehao.mao@gmail.com>, 2016-01-28 14:50:24 -0800, , rename external nastiexternal avoid name conflict,,
5979,bfdf5a538aab01d9bbea7f33af4402c214df179a,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 16:41:32 -0800, , separate memory interconnect interconnect since separating memory mmio traffic network need route memory mmio axi interconnect mean separate simpler axi interconnects one consequence starting address interconnect longer assumed default,,
5980,66e9cc8c820e00b5f64a61ad2cc314e64de2b20f,oward Mao <zhehao.mao@gmail.com>, 2016-01-28 14:06:38 -0800, , make sure csr width parameterizable,,
5981,adaec18bec11af88570a18de37467747361bb20c,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 22:01:42 -0800, , add manager mmio request,,
5982,c1fe188c8171690cb6b127fbbb383ada4aedaec2,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 22:01:14 -0800, , fix rtc,,
5983,ba94010928d37ab3ab8ca46b3f4560f926a6e9c3,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 11:37:35 -0800, , dma request mmio,,
5984,97640f099dd49f24994231f072cec130a8e6d7f8,almer Dabbelt <palmer@dabbelt.com>, 2016-02-01 18:39:28 -0800,41, merge pull request ucb bar regression support torture regression,,
5985,5cea4edee275ad4284973bd2b9f7d32d311702a0,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-31 23:05:57 -0800, , bump riscv tool torture nan isa change,,
5986,e18759642f44f5ab81ad379768db37f1ffe57ec7,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-30 20:56:36 -0800, , avoid running chisel parallel directory look like chisel fails try run parallel add lock file ensure single chisel instance running time running regression,,
5987,00465b15c3b0ea5cc0e1772e3cc7dadae02a8e2c,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-30 20:56:00 -0800, , allow regression makefile clean target,,
5988,c9a2b7d109c1307c83dcebaa8592ec10dda5fa58,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-30 20:54:41 -0800, , add torture part regression since latest spike fix torture run succeeding run part regression flow,,
5989,e185fe685081579c63cd3a1e19e65ea7d9f59891,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-28 18:39:33 -0800, , add target emulator fsim regression change allows simulation target emulator fpga simulator run like verilog simulator could,,
5990,78579672d3b8108c9962d5577f0c781164dc2647,oward Mao <zhehao.mao@gmail.com>, 2016-01-29 11:32:59 -0800, , make mtvec configurable writeable,,
5991,7937fbf074f784ec0ed68ca5ebfef5fdf27cf071,oward Mao <zhehao.mao@gmail.com>, 2016-01-25 13:23:11 -0800, , fix number iomshrs,,
5992,305185c034336f08ca467dfcaf4113ee416e5783,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 11:37:58 -0800, , send dma request mmio get response csrs,,
5993,7e9d8c7256883b1caed1ff3a22006e490e52c08f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-01-28 14:28:27 -0800,40, merge pull request ucb bar make 3.82 support make 3.82 newer,,
5994,1149a412cc6fb7578442cd724664b8be1d897255,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-28 12:15:14 -0800, , support make 3.82 newer make changed priorties resolving implicit rule cause different behavior running make run bmark test patch change hex file rule ensure match two version make tried make 3.81 make 4.1 work,,
5995,58fcc6b7c6dcd7332d5be9c839b1ecdf97ce517a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-28 11:44:59 -0800, , get rid useless mux,,
5996,428fa14601b0de373ebe5d1a50e6345fb13828fa,oward Mao <zhehao.mao@gmail.com>, 2016-01-20 11:39:40 -0800, , fix dummyptw response,,
5997,a59ff38b67e515c0089e88dbf657ba742203d70f,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 11:38:16 -0800, , use mmio dma request instead separate channel,,
5998,7209c13338001cea721d6b18400d492a656c2a05,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2016-01-26 22:27:21 -0800, , move regression makefile order buildbot support various type failure need run different command rather modifying regression script bunch argument gone made makefile regression instead run torture right broken add support soon,,
5999,a56a502ced9f358f720269fcd8f6c5aa2cb9318d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-23 21:36:16 -0800, , add missing clonetype method zhemao,,
6000,ff79a44eb013c418f032e7e8cbd46876ba710f74,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 15:38:08 -0800, , move utility code uncore junction,,
6001,d170fcd9137aece8d43fae831ec5710551d08ea3,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 15:37:29 -0800, , decoupledhelper imported junction,,
6002,19c526de598830836f8fa57b2cb60152f4766995,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 15:37:07 -0800, , move reorderqueue decoupledhelper uncore,,
6003,0dc8cd5b111e2084669a134c4a3ebaa12785c71f,oward Mao <zhehao.mao@gmail.com>, 2016-01-21 15:36:22 -0800, , move reorderqueue decoupledhelper junction,,
6004,6a0352c6d00eda11e4a16f138fe29fb2352dbe8d,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 16:41:22 -0800, , fix smimem,,
6005,52d6b0b1a55249bd12ba2fb747c4b78e4cdfa121,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-20 17:42:31 -0800, , improve alu qor rejigger muxes share xor gate add sub xor beq,,
6006,fdd19145e9df5061b5c04896a79f5a62e12f3453,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-17 01:50:04 -0800, , bump chisel hardfloat junction uncore submodules,,
6007,2946bc928ed8171dbd2346583776d6455cde3762,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-16 19:01:24 -0800, , avoid muxing bundle different size,,
6008,04fd407c3ee10a37fe343220228e9343474d4862,oward Mao <zhehao.mao@gmail.com>, 2016-01-15 15:29:23 -0800, , bump rocket submodule pointer,,
6009,335fb7312063f04c11a736fa321397f9eca4976c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-15 15:16:54 -0800, , chisel3 compatibility fix need vec,,
6010,77e068c153fde22e753aa6132a7dc03f9063105e,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 22:42:44 -0800, , fix chisel3 compat issue,,
6011,3b4b7126ed5c8ca43c7f714222cdfaab78f13286,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 15:12:41 -0800, , chisel3 compile time deprecation runtime error,,
6012,33aa64212d0b5cf15a24f31aaafdbff203a7e5f8,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 15:06:30 -0800, , fix chisel3 deprecation,,
6013,4ff1aea288c008928cff650e118e4e70e7752288,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 13:47:47 -0800, , fix chisel3 deprecation,,
6014,120361226da35d6d648047f2067fec386da53f33,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 13:57:45 -0800, , fix chisel3 deprecation,,
6015,c8fa7c43a9a3d11decdaeb02d8af5d103a54f9ef,oward Mao <zhehao.mao@gmail.com>, 2016-01-14 13:38:00 -0800, , fix chisel3 deprecation warning,,
6016,d51c127646187be681d0c32b1065a8cedfc4255d,oward Mao <zhehao.mao@gmail.com>, 2016-01-13 21:21:41 -0800, , fix deprecation warning rocket.scala,,
6017,fc638c6339a72e35de3560aa899037ea325852a3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:28:05 -0800, , chisel3 compatibility fix,,
6018,ae98af707731e771e2a73a0de5583dcb87dbbc7c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:27:14 -0800, , mix sint uint,,
6019,603db5e2717530b443ba8b3358e9ab3096ba0b7b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:24:52 -0800, , chisel3 compatibility new nan new mipi behavior,,
6020,00d17abd781cfc04e5c886fb934325fbaa220a31,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:23:06 -0800, , ignore data value writing mipi,,
6021,7bf503a2751c391b294ac35cb3854ec84869705a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:06:23 -0800, , remove four integer converter,,
6022,31d537c405b31b6b26ed74337176a6de39f7dcdf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 15:36:16 -0800, , add missing clonetype,,
6023,0b90b8fe5fe9c05770da21de2b14c58a388afc19,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 15:32:29 -0800, , avoid zero width wire case,,
6024,a953ff384aab119ea4fb84931cf5ae283f40f521,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 15:30:26 -0800, , chisel3 compatibility use concrete type,,
6025,13ce91e45346380bfb84d3daafc8f7db2cb37cd3,oward Mao <zhehao.mao@gmail.com>, 2016-01-12 12:42:57 -0800, , fix chisel3 compat warning icache fpu,,
6026,c06884b78c000bdb422640c29bf2b84d72e89cfc,oward Mao <zhehao.mao@gmail.com>, 2016-01-11 16:19:21 -0800, , lowercase smi smi,,
6027,04e1f8c5c3aff1e0b14e2f7441562923ae21fa12,oward Mao <zhehao.mao@gmail.com>, 2016-01-11 16:18:49 -0800, , lowercase smi smi,,
6028,c81745eb8e7e8913bdd2b0cf34ae8ad765601b62,oward Mao <zhehao.mao@gmail.com>, 2016-01-11 16:18:44 -0800, , lowercase smi smi,,
6029,5d7b5b219f6be834980e0d34aa29a1cbd0feee3e,oward Mao <zhehao.mao@gmail.com>, 2016-01-11 16:18:38 -0800, , lowercase smi smi,,
6030,d0a14c6de9f55e973afcb0ff71b3876a87d3ecee,oward Mao <zhehao.mao@gmail.com>, 2016-01-11 16:14:56 -0800, , separate tilelink converter wrapper unwrapper narrower separate file,,
6031,8d1afa4197509f38e3ecbeaefe1cf6ab15b520ad,olin Schmidt <colins@eecs.berkeley.edu>, 2016-01-09 17:50:29 -0800, , bump fpga repo,,
6032,806e40d19b24b8753d46d048762b8de58bff428f,oward Mao <zhehao.mao@gmail.com>, 2016-01-06 21:38:35 -0800, , implement dma streaming functionality,,
6033,9d2637c2c7f26a07292b9189bba01a8e4ce9a2e6,oward Mao <zhehao.mao@gmail.com>, 2016-01-07 11:55:19 -0800, , support empty submaps interconnect generator,,
6034,80d97d5f9eb97e1a6701ef7954d2640eec3d9827,oward Mao <zhehao.mao@gmail.com>, 2016-01-05 20:06:05 -0800, , test dma streaming,,
6035,46069ea13b09ea8b72c330e802490ada74522771,oward Mao <zhehao.mao@gmail.com>, 2016-01-05 20:04:01 -0800, , implement streaming dma functionality,,
6036,05b359d35781ed47188bea2859eea1936a41d2f8,oward Mao <zhehao.mao@gmail.com>, 2016-01-05 20:05:10 -0800, , support streaming dma dma frontend,,
6037,673f73b051d8b457280314b2ff977d8139821b3f,oward Mao <zhehao.mao@gmail.com>, 2016-01-05 20:04:49 -0800, , add support axi streaming protocol,,
6038,2f71a3da5a7d41b4aa2c7a617902f2aee8f2cbe1,oward Mao <zhehao.mao@gmail.com>, 2015-12-22 08:09:24 -0800, , bump submodule commits merge commits github system work well submodules since always creates merge commits probably avoid using future,,
6039,0f51ca4c10949d70b9d4c8594679bf26ced04d80,oward Mao <zhehao.mao@gmail.com>, 2015-12-22 10:33:59 -0500,35, merge pull request ucb bar dma implement dma unit,,
6040,b8d0376d3f3812114348a3dd031fe5387a8362d0,oward Mao <zhehao.mao@gmail.com>, 2015-12-22 10:33:48 -0500,1, merge pull request ucb bar dma add dma test,,
6041,dbe68056d9629805886e2beaf40a4f68fc80f9b3,oward Mao <zhehao.mao@gmail.com>, 2015-12-22 10:33:28 -0500,21, merge pull request ucb bar dma implement client side dma controller,,
6042,09f3c5a6e3e73fb1c6d14467259641d6d2516d79,enry Cook <henry.m.cook+github@gmail.com>, 2015-12-21 13:54:38 -0800,6, merge pull request ucb bar dma implement dma engine,,
6043,8190bf6e18e270e26b713033b882526cd9acf467,oward Mao <zhehao.mao@gmail.com>, 2015-11-17 18:21:52 -0800, , implement dma unit,,
6044,872b162e1bff591e679bb50c2743d0e9e578725c,oward Mao <zhehao.mao@gmail.com>, 2015-11-17 18:13:50 -0800, , implement dma engine,,
6045,24eecee14847fe7aa61392f7d058d7d8874fa001,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 20:53:36 -0800, , add dma test,,
6046,304d8b814abf37a2e5ae241fd70c02a8c5bd57e8,oward Mao <zhehao.mao@gmail.com>, 2015-11-17 18:14:30 -0800, , implement client side dma controller,,
6047,8a611772245e8384f6eaf31afa8a990121d7576b,oward Mao <zhehao.mao@gmail.com>, 2015-11-19 15:04:09 -0800, , generalize twowaycounter,,
6048,1a272677cac83c49a306875cfec3050591f64086,oward Mao <zhehao.mao@gmail.com>, 2015-12-16 21:06:39 -0800, , fix cache,,
6049,4858ca9a60e63894997292a317e395d513d7eaa5,oward Mao <zhehao.mao@gmail.com>, 2015-12-16 21:05:56 -0800, , add regression test proper writeback,,
6050,a48237f36d7064faf781e6bd279cd2a71420d756,oward Mao <zhehao.mao@gmail.com>, 2015-12-16 20:56:29 -0800, , get rid rest putblock special casing,,
6051,01a34479894eedfda24444725d5e68ee84c7b58c,lbert Magyar <magyar@eecs.berkeley.edu>, 2015-12-16 16:12:47 -0800, , remove duplicate pseudolru class rocket tlb,,
6052,560fdc19a882ac625f75dd80fcc9026d1c69bdeb,oward Mao <zhehao.mao@gmail.com>, 2015-12-16 10:24:57 -0800, , add plru replacement option cache,,
6053,922b1adc9c334aa9cb9bad510f9db0d5dad5a349,lbert Magyar <magyar@eecs.berkeley.edu>, 2015-12-10 16:40:16 -0800, , add optional plru replacement,,
6054,7ad9deeaee033b8090c3283cb6513fe849fb54ba,oward Mao <zhehao.mao@gmail.com>, 2015-12-14 20:01:22 -0800, , fix issue request merging cache add regression test addition fix several addition regressiontest module set regression parameterized split one cache one broadcast hub,,
6055,176d3c890c3bb62b252454bd27798bda88dd52d8,oward Mao <zhehao.mao@gmail.com>, 2015-12-14 19:45:20 -0800, , add regression test,,
6056,ddc79674f9f265b98c611e45be2b214adb4e52cb,oward Mao <zhehao.mao@gmail.com>, 2015-12-15 18:17:19 -0800, , fix issue cache request merging,,
6057,c080e82e920f34f5f091973423f835b51fdd3938,olin Schmidt <colins@berkeley.edu>, 2015-12-09 11:57:19 -0800,34, merge pull request seldridge rocketchip addons build build.scala space delimited,,
6058,e50e4d4c84fe662f1d9dbeb397d175bc19a13213,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2015-12-09 14:17:16 -0500, , build.scala space delimited,,
6059,91be080526ca1bc45564a0db6f60861350a17e66,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-12-07 13:58:41 -0800,32, merge pull request ucb bar javamaxpermsize double java maxpermsize,,
6060,c5e9558571f905db2a664fb968e55a75a5cff2ad,im Lawson <ucbjrl@berkeley.edu>, 2015-12-07 12:05:06 -0800, , double java maxpermsize,,
6061,0c91e0067657a8b37373cf17a64639251ada1df5,oward Mao <zhehao.mao@gmail.com>, 2015-12-06 03:01:05 -0800, , move groundtest configs separate file,,
6062,e71293e2ae4ea174183399c19707aa180c7a9f52,oward Mao <zhehao.mao@gmail.com>, 2015-12-06 02:58:12 -0800, , fix bug narrower logic,,
6063,484e8ce20b859d4f8b17f3e4b3f7f47f6692ca2a,oward Mao <zhehao.mao@gmail.com>, 2015-12-06 02:57:45 -0800, , add regression test catching specific memory bug,,
6064,4f5dabcda2dfc778481e91aa6ee7ade765dfd967,oward Mao <zhehao.mao@gmail.com>, 2015-12-04 12:16:25 -0800, , add scr file device tree,,
6065,c57639b23ff4f145b813ad51241daaf5797ddb57,oward Mao <zhehao.mao@gmail.com>, 2015-12-05 00:26:16 -0800, , reverse order rwx bit compatibility,,
6066,6fc1e9270814e5f64109192ba872cdd793582cf2,oward Mao <zhehao.mao@gmail.com>, 2015-12-04 12:04:13 -0800, , add option print cycle count regardless exit status,,
6067,93aa370b87c9028b90fcf9bf80099cda6430393a,agar Karandikar <karandikarsagar@gmail.com>, 2015-12-03 14:03:10 -0800, , yunsup fix dgemm opt assertion failure,,
6068,f35b83d3ca271c017164690db072048bab253b77,oward Mao <zhehao.mao@gmail.com>, 2015-12-02 17:18:39 -0800, , allow configuration rocket icache buffering,,
6069,7690de07e1af7d954241267a223041fa1fb7a103,oward Mao <zhehao.mao@gmail.com>, 2015-12-02 17:17:49 -0800, , allow icache configure side way mux get buffered,,
6070,369ee74a2c821ca6941b41715e0973d947fbcff3,oward Mao <zhehao.mao@gmail.com>, 2015-12-02 16:28:23 -0800, , change name rocc tilelink interface sensible,,
6071,ebf2417a328a73ffd5a0285143d2357499f1e4ee,oward Mao <zhehao.mao@gmail.com>, 2015-12-02 09:02:43 -0800, , rocc fpu port merged master rocket,,
6072,f67b02fadb10ec530660ffa8ceba7ee0b7639a1f,oward Mao <zhehao.mao@gmail.com>, 2015-12-02 08:52:15 -0800, , merge branch rocc fpu port,,
6073,73b026366301c29b74be13b05b3a8bb16bfd2260,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 20:41:58 -0800, , disconnect fpu port fpu using rocc accelerator,,
6074,3f8f726296fc32b114d8fd3c5566f2d8e148162f,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 18:47:52 -0800, , make rocc build independent parameter structure,,
6075,dcca0b1d86eb58ce8883f86b81a29446d1ac284c,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 18:14:58 -0800, , fix fpu connection,,
6076,08f77ca90d0ef4f9c3e12409ec373248890eb86a,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 18:00:28 -0800, , merge branch master rocc fpu port,,
6077,cdc476a370dfbaf5aac7b50d9a4f55fd5c2d2692,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 17:55:07 -0800, , change rocc,,
6078,e76dfa55f76610811469a82d369aa46873bff25c,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 17:54:56 -0800, , change way rocc parameterized,,
6079,e0d849fec57e084bb77ab6aed0969c18a4e1af47,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-12-01 17:31:10 -0800, , fix zscale testing use following command vsim make config zscaleconfig model zscaletop run asm test,,
6080,4833d41dbc62a4e779f49dfef067d482182caa37,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 16:48:05 -0800, , make connection fpu port optional per accelerator,,
6081,5eeb8969f60db552e141e9f1ad53c470ca3cbb81,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-12-01 16:20:17 -0800, , fix zscale build run still fails,,
6082,c8c68e75bb7c56afc615467f23bd6c7316e2839a,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 15:26:09 -0800, , base ngenerators ntiles way around,,
6083,0b15b19381f026a05ae791c9d6a0c006e147407c,oward Mao <zhehao.mao@gmail.com>, 2015-12-01 10:22:31 -0800, , add arbiter fpu,,
6084,1db2da00f32bcf84d4bf628a3787acb6a3277bdd,oward Mao <zhehao.mao@gmail.com>, 2015-11-30 19:18:58 -0800, , merge branch master rocc fpu port,,
6085,e4043570bd672ff05d90f3aeb0a97005a420af93,oward Mao <zhehao.mao@gmail.com>, 2015-11-30 18:06:15 -0800, , bump groundtest hardfloat,,
6086,40d68406d6264d01b4e36395a67faf804c63f372,oward Mao <zhehao.mao@gmail.com>, 2015-11-30 18:04:44 -0800, , use xlen parameter alu,,
6087,e80340198a621c40bd5007ad71229b9df8d967c4,oward Mao <zhehao.mao@gmail.com>, 2015-11-30 17:35:33 -0800, , use implicit parameter alu,,
6088,ec4ade988bdbf2a9b58f477943a867032306c73b,olin Schmidt <colins@eecs.berkeley.edu>, 2015-11-28 07:17:49 -0800, , travis add multiple configs including rocc,,
6089,7259239ba472227718244e7b1784c5b0ccd8d3e4,olin Schmidt <colins@berkeley.edu>, 2015-11-28 08:56:07 -0500,31, merge pull request ucb bar multirocc implement support multiple rocc accelerator,,
6090,90991014a0232f8ef8b5978fc9c17737d4de8f0a,olin Schmidt <colins@berkeley.edu>, 2015-11-28 08:56:04 -0500,19, merge pull request ucb bar multirocc add support multiple rocc accelerator,,
6091,70835761561c832f0789d8354004099fdc56033b,oward Mao <zhehao.mao@gmail.com>, 2015-11-26 12:57:04 -0800, , fix typo nastierrorslave,,
6092,23f0756978e44bb9cd13180d87fad3bc30bfff10,oward Mao <zhehao.mao@gmail.com>, 2015-11-25 16:02:54 -0800, , implement support multiple rocc accelerator,,
6093,9256239206ed24e1841bbfd2bb60456b84492700,oward Mao <zhehao.mao@gmail.com>, 2015-11-25 16:02:27 -0800, , implement support multiple rocc accelerator,,
6094,58b0a868341d67fe5a5f62fa96c57b194d2424e3,oward Mao <zhehao.mao@gmail.com>, 2015-11-25 14:04:28 -0800, , modification,,
6095,e25a020e6089553b884532efbb03f9def453a83d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-25 21:10:09 -0800, , construct device tree rom mmio region rebuild riscv tool work,,
6096,e52685f2e9270a25a53834d87893836255cddd68,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-25 20:52:30 -0800, , fix loadgen zero flag,,
6097,27df04354f359d3120f35d2c4381a48b8b63db62,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-25 20:04:31 -0800, , add rom nasti interface,,
6098,49d93da87e2c126ad96ccb6ccc56ca5f39a1e518,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 19:17:21 -0800, , factor common zscale code,,
6099,e203b8b3787780471ed68c3315998e973bbe0d83,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 19:17:07 -0800, , make alu generic zscale,,
6100,52b25c3da005b41e2a1ae689430d431e964b73d1,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:34:03 -0800, , factor common zscale code,,
6101,5294e94794e351e7e58e992676d969c78478169b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:28:14 -0800, , remove csr back pressure ability using ipis longer need,,
6102,4616db469530b16c21a0724963f8ea7416f5471e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:27:07 -0800, , make regfile immgen usable zscale,,
6103,1761db327244b8f2d912abe5654bc1f209162a84,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:14:06 -0800, , factor common code zscale,,
6104,6d1bf5c014cf736f74ac8f7e261928c1b9628f46,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:13:33 -0800, , use generic loadgen storegen,,
6105,57e82442a180f9abccec842c69b706700e4b8cd6,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-24 18:12:11 -0800, , make loadgen storegen generic,,
6106,ec6bfde9a3d77f540dd38dedeeba1622b6bd3646,oward Mao <zhehao.mao@gmail.com>, 2015-11-21 16:11:22 -0800, , fix writebackunit issue uncore,,
6107,ee6514e4f4e03b663e91a5b898defe40885ee0bc,oward Mao <zhehao.mao@gmail.com>, 2015-11-21 15:55:11 -0800, , make sure writebackunit sends correct probe address,,
6108,04383a31f578bef6dff37b09a4e16789073429ea,oward Mao <zhehao.mao@gmail.com>, 2015-11-21 10:35:40 -0800, , revert make sure l2metadataarray assigns unoccupied way available reverts commit,,
6109,158d1d870cb2d2b0785213bf6da9003ba2be63e6,oward Mao <zhehao.mao@gmail.com>, 2015-11-21 09:42:00 -0800, , writes get generatortest,,
6110,65632c875a8cf50a9b761ae710e9a3f71f6b2cd3,agar Karandikar <karandikarsagar@gmail.com>, 2015-11-21 02:24:38 -0800, , merge branch master rocc fpu port,,
6111,9d50f372894ba1f2deeeda08bf681d4533b65425,oward Mao <zhehao.mao@gmail.com>, 2015-11-20 23:26:28 -0800, , fix unused set issue multiple cache bank,,
6112,3c95afebc65b5560c1a75a2102c4ae672ecbbd73,oward Mao <zhehao.mao@gmail.com>, 2015-11-20 23:21:14 -0800, , shift set index multi bank configuration prior commit cache bank used lower bit block address set index however lower bit also used route address different bank result multi bank configuration fraction set bank could accessed commit fix problem using bit ahead bank index set index set cache accessed,,
6113,55a85cc67a8fc61e81d06b823cf4a4c8e3955ced,oward Mao <zhehao.mao@gmail.com>, 2015-11-20 14:09:24 -0800, , make sure wmask passed putblock broadcast hub,,
6114,941b64cd623bb376aea75c320055d2c311de8867,oward Mao <zhehao.mao@gmail.com>, 2015-11-20 13:34:07 -0800, , make partial write masking putblock constructor always set alloc bit,,
6115,b0a06a77dbc2d02e65bccf7cf9f360a94e2bbc54,oward Mao <zhehao.mao@gmail.com>, 2015-11-20 13:33:15 -0800, , fix chisel3 compat issue,,
6116,ad3b7fd0e1e6c1bc9ddbc4404dcbeb9e51631b2b,oward Mao <zhehao.mao@gmail.com>, 2015-11-19 10:52:14 -0800, , adjust cachefilltest configuration,,
6117,24f7b9f472f50073fb8b5dcc93df6efa83d457d0,oward Mao <zhehao.mao@gmail.com>, 2015-11-19 10:45:54 -0800, , make sure l2metadataarray assigns unoccupied way available,,
6118,4806f72b08ee4921bb767dcef3047016235872ec,oward Mao <zhehao.mao@gmail.com>, 2015-11-19 00:16:28 -0800, , add cachefilltest check conflict miss,,
6119,49c6b1ad1c589e9c2f2fc5e4f33c33746da2cb09,oward Mao <zhehao.mao@gmail.com>, 2015-11-19 00:15:36 -0800, , add cachefilltest,,
6120,640544ea5ad90839e7657e946f04c5232fff577a,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 22:54:05 -0800, , generalize test harness,,
6121,f325874420e6ea85f2d0165899dfa448656f78a5,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 22:53:50 -0800, , make sure timeout trigger spuriously reset,,
6122,3514b6eb8785cc3f88073e21f73af6ca5604c771,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 17:07:01 -0800, , add useful configuration,,
6123,379d43d5f4b02c5518ed1f7a1a9b4f44fc86a216,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 17:06:38 -0800, , make multichannel routing performant,,
6124,ea8ba498057166a610c8c561b88277e84a26299b,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-18 21:58:22 -0800, , improve memory system specialize multichannel routing,,
6125,8bc90ab9bd1d0e3561ba0ab48fc976ebe5ea3112,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 20:53:19 -0800, , separate common functionality,,
6126,e50c7ad30629f2ba7791cb78af898c731b758393,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 17:05:54 -0800, , add nasti error assertion back,,
6127,e7e281275a9ca685fc9c51bbe124e24bca1f3a47,oward Mao <zhehao.mao@gmail.com>, 2015-11-18 12:15:56 -0800, , implement multichannel routing specialized performant way,,
6128,94d2dd30536379288cd7725d9d4306da58206a17,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-16 23:29:25 -0800, , merge remote tracking branch origin master rocc fpu port,,
6129,2b977325e3e7a6f1a85039605c7d6bf839db34f8,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-16 23:26:13 -0800, , make prefetch type available a_type issue putprefetches,,
6130,5195a5b89101260302183bf83c88e29f6c22b457,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-16 21:53:14 -0800, , remove ipi network provided via mmio,,
6131,d426ecee78cb7ef8d707cae94990da3d640bed87,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-16 21:52:24 -0800, , remove ipi network provided via mmio,,
6132,0f092b9b59402384a9b00a6633060115388b7e61,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-16 21:51:43 -0800, , remove ipi network provided via mmio,,
6133,0290635454be0c67902448d5b6f83f756194d489,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-16 19:07:58 -0800, , amo_shift_bits amo_shift_bytes,,
6134,485f1b7bd78170e9aa887cd2d68eb524f27f0e88,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-16 18:14:03 -0800, , bump uncore,,
6135,64aaf71b06adc61e010f071e2df4398e24a0cce9,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-16 13:23:17 -0800, , refactor support merging get put prefetches correct type transaction metadata primary seconday miss stored secondary miss queue added factory,,
6136,03fa06e6e7c409ff760ef7af2b9e9917f8d5986f,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-15 12:51:34 -0800, , fix prefetch lockup hit,,
6137,5e2698adbcf624a98236292d8911a386d50b741c,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 16:44:55 -0800, , merge remote tracking branch origin master rocc fpu port,,
6138,8916c7e99c5dce4dfe052c6c1c682bf1f846e2dd,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 16:43:28 -0800, , push rocket,,
6139,213c1a4c81a37e230010a25a5a5ce5432a07ff31,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 16:43:15 -0800, , fix fdiv fsqrt control bug fpu,,
6140,4dd097d156d1e2439d2adbe5036faaa25c51f789,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 14:52:13 -0800, , merge remote tracking branch origin master rocc fpu port,,
6141,6a6371fdb6b07c7e321616cbd6ed07a05ef01093,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 14:50:13 -0800, , move new version hardfloat,,
6142,3c3c946755adf5ab2cf54253c259b32359c4c9ed,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-14 14:49:17 -0800, , move new version hardfloat,,
6143,e12efab423777365953e77f6ee3d18b8885d9f03,oward Mao <zhehao.mao@gmail.com>, 2015-11-13 13:50:35 -0800, , skip meta_write state meta write pending,,
6144,608e4b28514893cb832465a97d3a83ff74c50845,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-12 20:44:25 -0800, , merge remote tracking branch origin master rocc fpu port,,
6145,a1063bad54c8aae0f9ef068da7a0103783c7cf22,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 15:53:35 -0800, , fix issue non allocating put get,,
6146,19daee10f0c49a60d9cf373538fce69b9d5b74a3,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 11:40:40 -0800, , use default constructor iomshr acquire construction,,
6147,7e7d688a016bfa99b66f5a29aec77da57dab7692,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 15:40:58 -0800, , make sure pass alloc acquires outer memory,,
6148,b3865c370a1025abab743aabc563049ccfcc3d5b,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 15:40:38 -0800, , make sure correct addr_beat sent get response narrower converter,,
6149,f397d610338999de3c33df4a6729a94f3ef3c74b,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 11:39:59 -0800, , add alloc option put constructor,,
6150,7733fbe6a31a6cf3076f3fe2afb2882559d5fdee,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 11:39:36 -0800, , make sure alloc write still update data array cache hit,,
6151,10f4c6c71c994c89728ad97bb359145dce2441c3,oward Mao <zhehao.mao@gmail.com>, 2015-11-12 11:34:44 -0800, , interleave cached uncached request,,
6152,97d0e195ae00df1dcc8d24b60d7e08a1a643ef1e,olin Schmidt <colins@berkeley.edu>, 2015-11-12 00:46:21 -0800,28, merge pull request ucb bar yusnup generate file make clean,,
6153,07f0e6be943ecb10e3a939a6bcb1541132152877,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-11-12 00:41:55 -0800, , generate file make clean,,
6154,7cae6cedf521e40709e748bf7d3934b035840c07,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 18:51:16 -0800, , finished bit set true generator used,,
6155,f93872d6b43363b685cb9342d77d64ab58815203,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 18:45:36 -0800, , make sure cached generator actually drive finished signal,,
6156,eeda3dd77095e31e1383861dfe830a4af34f8b37,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 18:30:19 -0800, , add readme,,
6157,9482d944caca8b9515d6bea919716c76a2f6902f,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 18:26:56 -0800, , make uncached generator vary alloc bit,,
6158,6ddf81090b1b4e064acf0c545d19e6c84c52dba0,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 17:39:08 -0800, , mean turn generatecached last commit,,
6159,11f0b3d8db501a6cc75146c79e7451d5df66e42b,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 17:10:58 -0800, , restore old cache configuration,,
6160,31da692cccb62cff8a26f6647ece1423f37cdcfb,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 14:54:13 -0800, , default single tile withmemtest,,
6161,55581195eb51250888787f5ee8addae81ccbb67e,oward Mao <zhehao.mao@gmail.com>, 2015-11-10 13:39:08 -0800, , add groundtest submodule simple memory testing,,
6162,8a6b231b0819ca419057d55d93ee99b5fd49022c,oward Mao <zhehao.mao@gmail.com>, 2015-11-11 14:32:19 -0800, , explicitly configure number request sent generator,,
6163,149480411e2cf55d4d666d97811c101f6453d545,oward Mao <zhehao.mao@gmail.com>, 2015-11-10 16:09:19 -0800, , make sure correct parameter,,
6164,b59ce5fed4f9470353b72e43278f883243bb71a3,oward Mao <zhehao.mao@gmail.com>, 2015-11-10 16:06:14 -0800, , make sure wait outer grant sending grant write request,,
6165,13f62e036452ffa6f3b1e640cde0d2f0f2a4c585,oward Mao <zhehao.mao@gmail.com>, 2015-11-10 14:39:56 -0800, , make sure generator detect lockup,,
6166,520925c207d947dc7a28e51b981f22ef5efa78fd,oward Mao <zhehao.mao@gmail.com>, 2015-11-10 13:38:39 -0800, , fix build.sbt add gitignore,,
6167,51f128ec743f41ba449044ff367b4b5f030056c9,oward Mao <zhehao.mao@gmail.com>, 2015-11-09 11:50:08 -0800, , actually use front unwrapper converter chain,,
6168,42d3d09d7a4adda467efeb06afc15f18379c2963,oward Mao <zhehao.mao@gmail.com>, 2015-11-09 11:49:19 -0800, , add complement,,
6169,7942be4e018d3315897e9e84f13b20485e7a1383,oward Mao <zhehao.mao@gmail.com>, 2015-11-09 11:10:02 -0800, , make sure outertl method idempotent,,
6170,59ca37314640c6ed354f85003692265309fa2414,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-11-08 22:38:01 -0800,18, merge pull request jackkoenig master fix assumption receiving rejected request baâ,,
6171,1e259a55daf59c661b4c7551dfd6ce7d32c2acbe,ackkoenig <jack.koenig3@eecs.berkeley.edu>, 2015-11-08 21:16:31 -0800, , fix assumption receiving rejected request back cycle later,,
6172,df5daaa72ea684a9fd211aceb8e5ab468e2aba8b,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-06 23:57:42 -0800, , merge remote tracking branch origin master rocc fpu port,,
6173,2f515b2af652f1ed8a6cc99474d1c342a6c61716,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-06 23:25:33 -0800, , reduce critical path fdiv valid signal,,
6174,e3efc09b5b8cba2f6b7f06dc199c27259ca0057a,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-05 17:20:03 -0800, , remove unnecessary uint encode decode releasematches path,,
6175,1e772daeea7f50d67c3ecc4f2913379911e648c1,unsup Lee <yunsup@cs.berkeley.edu>, 2015-11-05 16:42:05 -0800, , space makefrag,,
6176,cb0c2df051b2fec1420a2dc094ecf1dc556a14db,oward Mao <zhehao.mao@gmail.com>, 2015-11-05 10:50:13 -0800, , update fpga zynq,,
6177,42e70674003dee82bc8b390bc87e2981a0309c1e,oward Mao <zhehao.mao@gmail.com>, 2015-11-05 10:49:25 -0800, , bump uncore,,
6178,bbf14ddc01b5d85f337ac4ca7e94c199732c3775,oward Mao <zhehao.mao@gmail.com>, 2015-11-05 10:15:02 -0800, , use definition consts header whenever possible,,
6179,fb501e75c03a85596cd9dd93ddcf34ece3d8ed82,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 22:52:39 -0800, , fix sub block request uncore,,
6180,7b252d8f89b37a6299071b944999c22c6112ee66,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 22:51:20 -0800, , get rid unnecessary bit mif tag,,
6181,ba5a6af05c545045f3431434d2347cf95e97ca0b,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 22:46:52 -0800, , correctly stripe data across memory channel simulation,,
6182,ee9195be26cfcdba51de59985c7e19f3a497f7e9,agar Karandikar <karandikarsagar@gmail.com>, 2015-11-04 23:18:34 -0800, , rename nbanks knob clarity,,
6183,354abf5e6beee7b0017fb1acc94c9be6634f45a4,agar Karandikar <karandikarsagar@gmail.com>, 2015-11-04 22:15:47 -0800, , fix nsets calculation,,
6184,dcef020ca07ec5cd4c693f374651608fd3d007f0,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 20:10:10 -0800, , get multichannel simulation working emulator,,
6185,04d92dddbd6ab471c35ea02bce976fdbe7490c8d,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 17:01:28 -0800, , add back decoupled nasti connection edge rocketchip,,
6186,51116e0674032c3d9c6fe960a8cfba17894cee16,unsup Lee <yunsup@cs.berkeley.edu>, 2015-10-31 00:00:09 -0700, , add memory channel configs,,
6187,0d245741bc8bed5d5a45cd91b34df69a78105588,unsup Lee <yunsup@cs.berkeley.edu>, 2015-10-30 21:14:33 -0700, , add multichannel nasti support verilog testbench,,
6188,9dabcab9c240ad179d874cafa757177cc5e92233,oward Mao <zhehao.mao@gmail.com>, 2015-10-14 11:33:18 -0700, , get rid memio top replace axi throughout,,
6189,3698153535d5d278feda8d50ccc944c330182d4e,enry Cook <hcook@eecs.berkeley.edu>, 2015-11-03 14:31:35 -0800, , ohtouint instead priorityencoder acq relmatches signal l2bank,,
6190,3e906c8620e01e053a32ff94cbece4344103fb2c,oward Mao <zhehao.mao@gmail.com>, 2015-11-02 22:39:50 -0800, , shave channel select bit multichannel router,,
6191,baa2544651e117c35f6156338557eb0026a24681,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 18:56:17 -0700, , fix issue narrower,,
6192,d844bee3109e28bf20f77850e9f24bd72044ca13,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 18:58:05 -0700, , properly shift grant data checking correctness,,
6193,644b66a3a8628ef78dbf7a3bbdb4d49652c276dc,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 17:43:25 -0700, , selectively enable disable uncached cached generator,,
6194,bcc631f756d7020e32fc9549ff66007bf2bb860a,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 17:43:08 -0700, , generate word size request uncached generator,,
6195,812c5bcc559fafc06499aaf57c315d5c7877932b,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 15:58:36 -0700, , make sure narrower handle sub block level request correctly,,
6196,d4b8653002876e6202a61bd5fc019b86b3f89cf2,oward Mao <zhehao.mao@gmail.com>, 2015-10-31 15:58:10 -0700, , fix strict assertion broadcast hub,,
6197,c1f42ce3d433c5e6595db2cd2398ecca0e016a43,oward Mao <zhehao.mao@gmail.com>, 2015-10-30 12:49:57 -0700, , add cache request generator,,
6198,032bdd0601e0b60a91a884eeb49ad3d83975cf66,olin Schmidt <colins@berkeley.edu>, 2015-10-29 14:15:44 -0700,24, merge pull request ucb bar regression master add master flag regression script,,
6199,3d2a4ffdd6f13216baabdb5c5dd76a1fcdfabd48,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-10-29 14:11:26 -0700, , add master flag regression script want able test master riscv gnu toolchain current rtl part buildbot flag take list repository submodule path update current master facilitates check,,
6200,3103fa8da20134644ab07b77ad4f8cc5c13754e2,oward Mao <zhehao.mao@gmail.com>, 2015-10-27 16:42:31 -0700, , rename mem generator,,
6201,c10870a87ced5cbdd27eace24cd32d4e15751f75,oward Mao <zhehao.mao@gmail.com>, 2015-10-27 13:25:29 -0700, , make sure width requirement nasti converter correct,,
6202,aeb9c864592b1d9f371593b5fc113a9c8c2289f2,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 23:09:36 -0700, , use uncached port instead cached port,,
6203,b22088d9340637dca202189f925277242a046dc5,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 21:55:04 -0700, , make sure data checked data sent,,
6204,2b252bc6ff5a636bb6e8e9e141dec7060194b783,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 21:37:35 -0700, , first commit,,
6205,86d67051b28ef2fdbf76169e892769f46f48d105,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-26 16:29:51 -0700, , merge commit e31be75 rocc fpu port,,
6206,eb62ff6a50445b6e7cee15fd030fca2135558408,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 14:11:49 -0700, , add queue nasti converter nasti interconnect,,
6207,f37938e4ded0ef9dc1296b550dc50051c48975f1,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 12:30:47 -0700, , implement multichannel routing,,
6208,096dbb3c2d226b87c033e2dd50458d342701d66f,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 14:14:53 -0700, , get rid,,
6209,5440d6c2ae8ec23b3c69ea2809d0b41ba85b6460,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 12:23:03 -0700, , balance multichannel router correctly,,
6210,9fa4541916649effb7d74a7b1df8f52aafbfb29a,oward Mao <zhehao.mao@gmail.com>, 2015-10-26 12:17:25 -0700, , get rid unused full signal reorderqueue,,
6211,3270d17ad3f5b4434fe541c84c32cc8583af6c98,oward Mao <zhehao.mao@gmail.com>, 2015-10-23 16:25:17 -0700, , add multichannel routing nasti interconnect generator,,
6212,a175afae73d83e7a06b35de9b304bab0f3594bb5,unsup Lee <yunsup@cs.berkeley.edu>, 2015-10-25 10:24:39 -0700, , make zscalechip work new parameter framework,,
6213,c7235fecb59d34a0c500a218cb2adbbc36a41ac0,unsup Lee <yunsup@cs.berkeley.edu>, 2015-10-25 10:23:46 -0700, , state optimization csrfile usevm,,
6214,c3a7dcf0abd3105782139e3a4cdad2089980ce35,oward Mao <zhehao.mao@gmail.com>, 2015-10-23 15:05:19 -0700, , fix missing cde library dependency submodules,,
6215,854feab08eaab49f06af97d15b9f651f0c89de70,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-22 17:25:38 -0700, , add knob constraint dumping,,
6216,652fb393a3e70c3e1fa8bf0e7e8630f40e60d326,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-22 16:38:28 -0700, , merge remote tracking branch origin master rocc fpu port,,
6217,6403f27fbe5112a39eb5559beee5199d78e3b104,oward Mao <zhehao.mao@gmail.com>, 2015-10-22 15:51:40 -0700, , fix bug reorderqueue breaking tilelink unwrapper,,
6218,0c587704a7fe7c97a6705c7dd78b69b07ad6c145,im Lawson <ucbjrl@berkeley.edu>, 2015-10-22 11:37:20 -0700, , add ability generate cde,,
6219,4c2b0a90326e15b1052232e95159f5d5a93a986b,im Lawson <ucbjrl@berkeley.edu>, 2015-10-22 09:57:02 -0700, , add ability generate cde,,
6220,8fe4917d8e074f18606dfa51b6eb4b0e51a33932,im Lawson <ucbjrl@berkeley.edu>, 2015-10-22 09:52:26 -0700, , add ability generate cde,,
6221,9769b2747cd6e246e801fa079aeb487a9b02e89e,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-21 18:23:58 -0700, , depend external cde library rather chisel.params bump submodules,,
6222,47bc193c16cdd48d72ec6c924c13ffd60a3a06b4,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-20 16:22:07 -0700, , added cde library submodule,,
6223,4f8468b60f69a83cdc99330fab21e93507cdb307,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-21 18:18:32 -0700, , depend external cde library,,
6224,f8594da1d32a5496c1e39cbb6c03a35bd51162ec,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-21 18:16:44 -0700, , depend external cde library,,
6225,9c3cd8f9fea601a3a916fafc1fc970633bf2c882,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-21 18:15:46 -0700, , depend external cde library,,
6226,942f6a7d7fe5e5e41ceb1b807368c10676b7e9b5,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-21 12:03:10 -0700, , merge commit rocc fpu port,,
6227,21f342ad42996357fab55aef1b2c1c9364fa97f3,oward Mao <zhehao.mao@gmail.com>, 2015-10-21 13:37:33 -0700, , fix typo causing cache configuration fail,,
6228,97f29b161889fb21ea1468c7eab5e28fe98baf08,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-20 19:05:10 -0700, , merge remote tracking branch origin master rocc fpu port,,
6229,02d113b39fda1f47e141068e600a384a6f998e5f,oward Mao <zhehao.mao@gmail.com>, 2015-10-21 11:31:13 -0700, , outerdatabits innerdatabits per beat per block,,
6230,d5a75fd113d0c4048ef353dc462635f9bba723cf,oward Mao <zhehao.mao@gmail.com>, 2015-10-21 09:21:54 -0700, , accidentally committed code mean rocket,,
6231,0b7c828b5d5ec5c8395ae7e81836cb194e72ed9b,oward Mao <zhehao.mao@gmail.com>, 2015-10-21 09:15:51 -0700, , back using standard lockingarbiter,,
6232,693a4ae00edc66a1e5099ae36986923025503474,oward Mao <zhehao.mao@gmail.com>, 2015-10-20 23:29:59 -0700, , fix memory system bug,,
6233,baf95533a4facf00cbaf0ccaafda8c4d7fc19b28,oward Mao <zhehao.mao@gmail.com>, 2015-10-20 23:26:11 -0700, , fix combinational loop tilelink unwrapper,,
6234,c68d9f8137f7ccb4249d3e7ea46434dddb1cc0b2,oward Mao <zhehao.mao@gmail.com>, 2015-10-20 23:25:23 -0700, , make probeunit state machine easier understand,,
6235,ffe7df2fed9ddb4de05420baa4d2fccfe55cf508,oward Mao <zhehao.mao@gmail.com>, 2015-10-19 22:46:03 -0700, , make sure nasti converter acquire ready dependent valid,,
6236,c311c9938ea582772892178ec635629b96508e9d,oward Mao <zhehao.mao@gmail.com>, 2015-10-20 21:10:54 -0700, , nitpicky declaration move,,
6237,1c135c162881faa8fbc2f9ca8eb7bfd765656f27,oward Mao <zhehao.mao@gmail.com>, 2015-10-19 17:25:33 -0700, , fix ready valid mixup tilelink unwrapper,,
6238,62765e96094bcc2adf2d126a0c80c5ba12a930f3,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-20 18:56:22 -0700, , rowbits param bugfix,,
6239,11eacda84af68714f6134bc90c51e1aa35db1279,oward Mao <zhehao.mao@gmail.com>, 2015-10-20 18:36:19 -0700, , generalize,,
6240,3fc630405b86286adc1c9f3046f24865fdc3f20a,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-20 15:04:39 -0700, , vectorize rocc tile memory interface bump uncore rocket zscale,,
6241,1a1185be3f57726a5207e01b86c1c7a261c6605e,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-20 15:02:24 -0700, , vectorize rocc tile memory interface,,
6242,4389b9edb0dbb4020c21ccb9e976930b40d29145,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-20 14:54:36 -0700, , tilelink parameter tweak addrbits constant,,
6243,cedef980455e8aeb3d522b63b46ec88cd9bb532a,unsup Lee <yunsup@cs.berkeley.edu>, 2015-10-19 21:43:59 -0700, , fix nasti memio converter bug,,
6244,4346111d2a5d4481c21692fd9ae82aa23de2c31c,oward Mao <zhehao.mao@gmail.com>, 2015-10-19 20:20:14 -0700, , fix remaining vsim harness typo,,
6245,896aa892d18ce438aefba09b81e9fb6300d32a34,oward Mao <zhehao.mao@gmail.com>, 2015-10-19 15:31:59 -0700, , bump uncore nasti converter fix,,
6246,d12403e7dc8eba10a3e0246eb7b50d73b2872d74,oward Mao <zhehao.mao@gmail.com>, 2015-10-19 13:47:13 -0700, , fix simplify nasti converter logic,,
6247,2cee8c8bec245fc5f40ae2cd36a0abbf29c12fc1,olin Schmidt <colins@eecs.berkeley.edu>, 2015-10-18 13:09:17 -0700, , merge commit rocc fpu port,,
6248,8c3370c2e3f81676567e040bcc12575f0788311b,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-16 19:15:47 -0700, , amoalu bugfix simpler bump rocket uncore zscale,,
6249,6f8997bee9b7e975416e06bb76272a7f8cfd690b,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-16 19:12:21 -0700, , minor refactor storegen amoalu,,
6250,1441590c3bb91ffca5ccee2218fa7c69a543c790,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-16 19:11:57 -0700, , add enabled field btbparameters,,
6251,d391f979531be44d5985353042ee792f4e231ef6,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-16 19:11:06 -0700, , minor refactor storegen amoalu bugfix 32b ops amoalu,,
6252,e1f573918de245a36d807b9d751f8f585c52c398,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-16 18:24:02 -0700, , simplify option,,
6253,49667aa4b049917b136349e8bb5c66550604e303,oward Mao <zhehao.mao@gmail.com>, 2015-10-14 18:56:13 -0700, , make sure broadcast acquire tracker try send request back back,,
6254,c4117eb9a23d2cb7c3291f276f7e1d6bfdfe38f3,oward Mao <zhehao.mao@gmail.com>, 2015-10-14 17:59:49 -0700, , make sure parameter change properly throughout outermost parameter width set mif data width broadcast hub narrower use different set parameter use proper set parameter interface,,
6255,1d362d6d3a0ddefe1770a8f9885300c0511a0b38,oward Mao <zhehao.mao@gmail.com>, 2015-10-14 17:58:35 -0700, , make sure correct parameter used tilelink constructor,,
6256,969ecaecf8222748845d68e060857635060a15ca,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-14 14:16:47 -0700, , pas parameter buildrocc,,
6257,4270fd78a50e48111ba3e3b779f6b69e3d42560b,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-14 12:16:22 -0700, , merge branch param refactor,,
6258,68cb54bc6818482cb4982f0e0426accac31da1f3,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-13 23:42:53 -0700, , refactor tilelink params,,
6259,7fa3eb95e382ebf11163aedb24d490fadde322b6,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-13 23:42:28 -0700, , refactor tilelink params,,
6260,66ea39638eb7eae8bfb07aa06d273b62aeba3370,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 18:19:45 -0700, , globaladdrmap,,
6261,31be6407ecfbdab1f39062ecb7c6df6774a10476,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-05 21:41:46 -0700, , removed trace params,,
6262,908922c1a43f1af4f5da6fea6cff750cf0cdc5a5,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 14:20:31 -0700, , refactor nasti use param,,
6263,da5fe84f5320ff88e2a44b13813d967db923294d,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-14 00:14:13 -0700, , merge branch param refactor,,
6264,dd5052888d39a0291c1d98c0a8fb30e852c7b45c,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-13 23:44:05 -0700, , refactor tilelink params compiles fails,,
6265,47da284e56a45c843f249685f42c120694aafd0b,oward Mao <zhehao.mao@gmail.com>, 2015-10-13 13:28:47 -0700, , nothing interface width,,
6266,a44e054c77cd23e2666890ddc15ecbf316c03642,oward Mao <zhehao.mao@gmail.com>, 2015-10-13 12:46:23 -0700, , add support different tilelink mif data width,,
6267,83df05cb6a65185cef6e256856a41f659dde8c9d,oward Mao <zhehao.mao@gmail.com>, 2015-10-13 12:45:39 -0700, , add tilelink data narrower,,
6268,2fee3fd0fd634a97bc0bf8a5980c994cba5d9c7c,oward Mao <zhehao.mao@gmail.com>, 2015-10-13 12:44:48 -0700, , make sure nasti smi converter still work word per beat,,
6269,993ed86198391efec3393a35e7756c673e4999be,oward Mao <zhehao.mao@gmail.com>, 2015-10-13 09:49:22 -0700, , move reorderqueue utils.scala,,
6270,9d11b64c750cb4a17a2a2bb5804c145f5431f763,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 18:24:08 -0700, , added globaladdrmap,,
6271,4508666d964d8948af01bfeb3000d0827ef4760f,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 18:22:23 -0700, , log2ceil,,
6272,8173695800f9ae682189a5b14621d1dc0f68ac18,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 18:20:19 -0700, , added,,
6273,166df221ad2d910e25c0f9173ffc3ba261b6c81a,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 18:14:51 -0700, , added,,
6274,1c489d75c161ed8ab800c5cdf820d249d90b4d93,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 16:26:58 -0700, , inject params top level memdessert,,
6275,c4eadbda57c134c1bc60cf5c8c7410e58c6b90dc,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-06 10:47:38 -0700, , removed trace params,,
6276,38ae2707a3a4d09cdf9683f09a3a5cb633398701,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 15:38:14 -0700, , refactor memio use params,,
6277,3d10a8990787f6ae9bf70b670d9b17d86385ed5d,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 14:23:42 -0700, , refactor nasti use param new addrmap class,,
6278,84576650b57133b28bd4e2d3a57cb2d512dae5a5,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-05 21:48:05 -0700, , removed trace params,,
6279,adcd77db36ac25d7bc986dfcefc6274ac2ecb051,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-05 20:33:55 -0700, , removed trace params,,
6280,970445a26a258b50291219ca895ebc06ec227637,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 15:37:41 -0700, , refactor memio use params,,
6281,69a4dd0a798b0d1086e0a5c91a2f09a582a71538,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 14:20:47 -0700, , refactor nasti use param,,
6282,39a749843c9b7181b521c3d79346867e6b5c7e87,enry Cook <hcook@eecs.berkeley.edu>, 2015-10-02 14:19:51 -0700, , refactor nasti use param new addrmap class,,
6283,c2ad0b7dd459a194916ee0800e17e6df8bbb98fa,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-01 15:00:35 -0700, , unfuck fpga zynq submodule pointer sorry scott,,
6284,996670a4a6195e213d9426a4158c3079f703e09a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-01 10:31:29 -0700, , point correct chisel commit,,
6285,a76f0bf8fb8ed39eecdf4610054738549ef94242,oward Mao <zhehao.mao@gmail.com>, 2015-09-30 17:26:48 -0700, , fix involuntary release bug rocket probeunit,,
6286,19656e4abe3d3b776ae197027729d0f85855a28d,oward Mao <zhehao.mao@gmail.com>, 2015-09-30 16:58:10 -0700, , make sure generate release clean coh state probe miss,,
6287,8da7be3211b5db27f9fed07fe2769c08d2ebcf69,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-30 14:37:40 -0700, , chisel3 compatibility fix,,
6288,0fe16ac1c01f7499fd7cf67bb236394df76bbab8,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-30 14:36:49 -0700, , chisel3 compatibility fix,,
6289,833909a2b544b4413a6c4bb6121b789cc61ba705,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-30 14:36:26 -0700, , chisel3 compatibility fix,,
6290,a7c908cb8303fac9801293e394a804da72ab5145,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-30 12:43:00 -0700, , declare reg inside yet decided chisel3 semantics,,
6291,2f3d15675ce7b131fabcfebf6497bdc136a9e7d5,oward Mao <zhehao.mao@gmail.com>, 2015-09-28 16:02:29 -0700, , fix dataarray writemask l1d,,
6292,1e7f65652742798f64429615d9adc1befce2957e,oward Mao <zhehao.mao@gmail.com>, 2015-09-28 15:02:51 -0700, , get release block address inner release,,
6293,79cdf6efc0e7dc288a3c4ee187283f6089453817,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-28 13:55:55 -0700, , make perf counter optional,,
6294,f8a7a806445ef1e41d0072c7059aea7e8a13711d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-28 13:55:23 -0700, , make perf counter optional,,
6295,5e88ead984e463c8b19408b300b7dbaed5ea86ed,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-28 11:52:27 -0700, , add pseudo ops,,
6296,b93a94597c47350487d4d32a08ea30f6e1f581fd,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-27 13:31:52 -0700, , remove needle control logic,,
6297,353b00c8a1d6b680d95bac5a06f964bf38e0d5b7,oward Mao <zhehao.mao@gmail.com>, 2015-09-26 22:08:06 -0700, , revert chisel3 related change fix tlb bug,,
6298,4bda6b67575e0461721f55b328ae913fb53ee382,oward Mao <zhehao.mao@gmail.com>, 2015-09-26 21:27:36 -0700, , fix bug tlb refill,,
6299,6bf8f41cef5fba4baa9ba13942668ade2d06ca20,oward Mao <zhehao.mao@gmail.com>, 2015-09-26 20:29:51 -0700, , make sure passthrough request treated vm_enabled false,,
6300,c517d9f6e373fe0272041d1c725541d4871d928c,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 17:21:09 -0700, , fix htif emulator constructor vcs_main,,
6301,c3fff12ff02e5c67e6d1c6b7b8348d8fda46ca51,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 17:02:51 -0700, , revert replace remaining vec.fill reverts commit,,
6302,3b1da4c57e3bc89099016caa695c4f08f3104fcb,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 17:06:06 -0700, , revert replace remaining vec.fill reverts commit,,
6303,20b7a82ab68ee20a6212a2a6b02c5a2388e1fa22,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 17:06:24 -0700, , use vec.fill vec.apply making vec literal,,
6304,a08872c0e97ab9306179ebbd9ae478c8d1fd0058,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 17:05:28 -0700, , val def static object,,
6305,e75674c0cbebaee58679e0b30fb877d1b6a021c4,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 17:05:07 -0700, , revert replace remaining vec.fill reverts commit,,
6306,2179cb64ae4aa632284a5cd4b71e656b84ff1f0d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 15:27:20 -0700, , let isread true store conditional work around deadlock bug arguably true,,
6307,0bfb2962a63e8be9b09b0770257b1ce841214550,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-25 15:26:11 -0700, , assume coh.isread return true store conditional requires uncore update,,
6308,7b0167b92e813525981d9177d4420e8b4f1c3888,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 12:13:22 -0700, , make sure scr pcr data width match xlen,,
6309,0e67d824b4725116e00d46c73b2e8c513cdcbb74,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 12:12:34 -0700, , fix nasti interconnect bug,,
6310,308022210ac98929e2e0743fa435a67e1b4ee983,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 12:07:27 -0700, , use updated nasti channel constructor,,
6311,8c4ac0f4f341a245221582bb9d3fd98cb84c4da6,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 12:07:03 -0700, , make sure csr scr data width match xlen,,
6312,a9c6cced2d6278032dce5edfa518e692dc4265da,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 11:03:24 -0700, , fix bug nastiarbiter,,
6313,2e63fb291a61aee66118877531ffe3e949d76a92,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 10:05:38 -0700, , put sensible default nasti channel constructor,,
6314,0d763524ef5adfe5f0f2625495d046b62c79b217,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 09:41:19 -0700, , make sure conf address map scale number core,,
6315,5e3f9115d395e23764c449195fb7c8ba86cacad7,oward Mao <zhehao.mao@gmail.com>, 2015-09-25 09:02:35 -0700, , make sure htif mem_mb exceed mmiobase,,
6316,f200d0947a08f65fa42afc9933a37b0608e6e1db,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2015-09-24 23:56:41 -0400,17, force emulator always use 1gb mem_size fix,,
6317,c20ed350a0a0f256ca55956acaad8f79d92b681a,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:55:41 -0700, , even chisel3 compatability change,,
6318,a66bdb19566b4c6ab33360c43adff9fe63a079b2,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:53:26 -0700, , replace remaining vec.fill,,
6319,88b15dba600d0b67ab60bf2f7fb33b40c801d35b,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:51:38 -0700, , replace remaining vec.fill,,
6320,d1f2d40a908c45c31209c5eb3585cdd5bf8f7baa,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:50:09 -0700, , replace remaining vec.fill,,
6321,3ff830e1182da0b0e86de9178365f59316baeff9,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:43:53 -0700, , reorderqueue vec bools instead bit roq_free,,
6322,1c0111cc7062b20e588db966a5366a7124e9c69b,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:10:45 -0700, , uncore merge commit,,
6323,83740dfaa594ee3d95d722501bacab8100897985,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 17:10:09 -0700, , merge branch master github.com ucb bar uncore,,
6324,8d4d8680bfeb3b1ec627d51373b369f76e81d564,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 16:59:13 -0700, , replace nastimasterio nastislaveio nastiio,,
6325,4a85c5a510258ca9c1d07110ade2a149197ae5a8,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 16:58:49 -0700, , pull hardfloat fix,,
6326,3b86790c3f6c847a98e007d7ba7505d858a5b56b,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 16:58:20 -0700, , replace nastimasterio nastislaveio nastiio,,
6327,e3d2207c7265c065053ebd714c2d18f15af8befe,oward Mao <zhehao.mao@gmail.com>, 2015-09-24 16:57:50 -0700, , chisel3 compat merge nastimasterio nastislaveio depend flip modifying object,,
6328,ee6754dacaf66bf2fddb24e8f14a7d955c97dfe9,ucky <richard.lin@berkeley.edu>, 2015-09-24 16:16:08 -0700, , fix clone clonetype,,
6329,fbc6e695d302eec883afa066b126e25e4e951e6b,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-23 16:11:47 -0700, , remove bug float_fix,,
6330,56daea793aa5a078c7985eeae0d1740e301819dc,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-17 23:17:19 -0700, , allow float_fix take stdin piping,,
6331,38a9b23ce735218446261c61718b399de8ff787f,oward Mao <zhehao.mao@gmail.com>, 2015-09-18 18:02:03 -0700, , add flag log dump certain number cycle,,
6332,4496e8d4e2bbd9eb9af4ecd5687a2a9676957073,oward Mao <zhehao.mao@gmail.com>, 2015-09-15 10:29:45 -0700, , make sure htif_emulator properly set memory size,,
6333,56ecdff52d5b0097bc6be54a7ec22bf1c79212b5,oward Mao <zhehao.mao@gmail.com>, 2015-08-06 12:51:18 -0700, , implement nasti based mem interconnect,,
6334,ee65f6a84d62ed06f8c5dddbcc3e2c8f67c608d0,oward Mao <zhehao.mao@gmail.com>, 2015-09-22 10:30:09 -0700, , get rid vec.fill,,
6335,9eb988a4c6bad33ede6106cbd76b0e826a13ece1,oward Mao <zhehao.mao@gmail.com>, 2015-09-22 09:42:27 -0700, , make sure access invalid physical address treated exception,,
6336,16c748576a9c18b2b353c02b80deca2a922eba70,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:57:03 -0700, , mux iomshr cache,,
6337,d89bcd3922aac84185bac188f6bc02bb0a0ebf54,oward Mao <zhehao.mao@gmail.com>, 2015-08-12 21:22:54 -0700, , modify csr file bring line htif change,,
6338,382faba4a68a5b008df456026dea6e69bb8c2347,oward Mao <zhehao.mao@gmail.com>, 2015-08-05 11:01:01 -0700, , implement bypassing data cache mmio,,
6339,b4d21148ecbc1759c0898f0f52786342029a7e1a,oward Mao <zhehao.mao@gmail.com>, 2015-09-22 09:43:42 -0700, , get rid nasti error assertion,,
6340,64ab45e2e422f6fde5eb8ac862e8fa8c2a50f16c,oward Mao <zhehao.mao@gmail.com>, 2015-09-22 09:43:22 -0700, , add rwx permission bit address map,,
6341,27745204ebc756512028d5944fd996a86c845e70,oward Mao <zhehao.mao@gmail.com>, 2015-09-22 09:42:57 -0700, , errorslave return response correct length read,,
6342,e72e5a34b561bc6065698ae9814a99151a673401,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-21 12:17:46 -0700, , fix storage value register sfma zero extending value bit rather filling upper bit meant fsd fld register would restore value properly also minor code cleanup,,
6343,c6bcc832a17874be95f1c4086b61c4a43f3b0c51,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-20 13:43:39 -0700, , chisel3 use vec.fill,,
6344,fd58c52250fcd0ec02d16ddd12871e473c2ac0d0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-26 22:38:45 -0700, , update latest chisel,,
6345,4db6124b2a648881822ff0962d172390635d13eb,oward Mao <zhehao.mao@gmail.com>, 2015-09-18 09:42:41 -0700, , nastierrorslave print address,,
6346,8b2341b1b1890303706957ffb4dd01daaef9d4f4,oward Mao <zhehao.mao@gmail.com>, 2015-09-18 09:41:37 -0700, , use reorder queue instead extra tag bit determine g_type nasti converter,,
6347,6f85ed191e28bd380c140ad80b78dbc47ee7b0b5,olin Schmidt <colins@eecs.berkeley.edu>, 2015-09-16 12:28:03 -0700, , add list chisel srcs requiring rebuild,,
6348,7ecb936bf5190f6253b95b56548fca1d1df1bde7,olin Schmidt <colins@eecs.berkeley.edu>, 2015-09-16 12:25:00 -0700, , remove make run bmark test travis currently cause inconsistency build success unclear root cause,,
6349,de81762f7cd38b0762b6dc3715abc8f3265b727c,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-15 17:19:02 -0700, , faster conservative float_fix,,
6350,7e25b1ce037ec0b2b31aa0b8e403c79e20684f9d,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-15 17:18:20 -0700, , cleaner faster comlog without linear search,,
6351,76bf1da3109fb3dd11e53d3c84a2d1b7636a211e,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-15 15:53:36 -0700, , commitlog zero extend write back value,,
6352,3b48d8569cb27e0b35d42a37795a35c1f188f875,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-14 14:32:24 -0700, , commitlog print writebacks,,
6353,e22bf02a80cd091f7b9a4cc4eeedeb1597bfa64e,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 23:08:23 -0700, , commitlog csr cycle optionally set instret allows debugging rocket spike timer interrupt occur place instruction stream,,
6354,7d14abf26215563b32898acb6729b21fab083f42,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 16:08:12 -0700, , commitlog added privilege level output,,
6355,53a02a62c8a85fc07fb660415776212095337c4b,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 15:48:17 -0700, , commitlog fix bug fpu writeback,,
6356,d630a0385777cad1e87b80957443f5e1bc4ecfaf,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 03:45:31 -0700, , commitlog added instruction commitlog,,
6357,91458bef1c54adc0237b70073b81abc8b41b4663,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-10 18:12:23 -0700, , commitlog initial commit log integer working,,
6358,754c47bdd18d1c22f7c6016332eaa9d875e59935,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-14 15:45:50 -0700, , removed make debug test travis currently cause gcc4.8 crash likely due high memory requirement compiling generated code debug vcd output,,
6359,d355d816337157819959575fdb59c0ff0be4c058,olin Schmidt <colins@eecs.berkeley.edu>, 2015-09-14 13:00:54 -0700, , regression script bump new torture produce waveform,,
6360,bd536d8832dca4cb2836a6db3fbd8806308e4813,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:53:42 -0700, , make htifmoduleio anonymous bundle,,
6361,9d89d2a5580f839c73e34c1a14e6e93689834644,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:53:17 -0700, , get rid memio tilelink converter,,
6362,f9965648f230cfcb1c5352df9f8f133f9e9cef11,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:53:04 -0700, , fix thing tilelink.scala,,
6363,64717706a91e77906f2db06db3cc20b1cdb7df75,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:52:26 -0700, , get rid non nasti rtc module,,
6364,6ee6ea4f1ecfb7a24e14c15ca7b439693f17c5ee,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:52:12 -0700, , use put get putblock getblock constructor broadcast hub,,
6365,ae3d96013afae2e2ee270568cb7beddd7e40144b,oward Mao <zhehao.mao@gmail.com>, 2015-09-05 21:28:18 -0700, , make nasti converter ingest move functionality unwrapper,,
6366,21f96f382cd35d7aac6306b6f477ca08bb4168a8,oward Mao <zhehao.mao@gmail.com>, 2015-09-01 14:47:18 -0700, , split scr functionality htif,,
6367,bdc6972a8d6be758522d4ab90b4a8e0cbfa2367b,oward Mao <zhehao.mao@gmail.com>, 2015-08-12 21:23:17 -0700, , separate rtc update htif,,
6368,24f3fac90acf1a09ca9c7eeb566623130df94903,oward Mao <zhehao.mao@gmail.com>, 2015-08-10 19:06:02 -0700, , fix broadcast hub nasti converter support subblock operation,,
6369,3eed7ff2381ea152ca71435ba3035c8a7e8f0898,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-12 11:00:00 -0700, , make float_fix conservative replacement,,
6370,a12cd13190eac9825d48dfa9ef42e81d6c245577,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-11 20:19:06 -0700, , tool unrecode single float commit log,,
6371,c2344ee2bcf4db590e1c91c947075d88e1bf8bcf,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 19:07:33 -0700, , added generated src debug make clean target,,
6372,c9d89226fbdc4d8f08304d4559d0401a0a2eddfe,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 18:36:04 -0700, , generated file test kept order changed set linkedhashset testing.scala,,
6373,c8a7deb950682fcc8b291b5a0b203764ef7393d0,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-11 16:06:01 -0700, , added commitlog post processor rocket useful taking rocket order writebacks generating order commit log resulting commit log diffed spike commit log,,
6374,78b2e947de12c30f136ac4d0c80d2870ef9a0f4d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-11 15:43:07 -0700, , chisel3 compatibility fix,,
6375,24389a52578a963db063fea192bcbd309e4a3bc7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-11 15:41:39 -0700, , chisel3 compatibility fix,,
6376,4c3c3c630ea6e82c8a68847ae5c6153138538dc4,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:55:10 -0700, , add assertion make sure nasti memio converter take request right size len,,
6377,17e971bbfa9ed3ec56bc813bd3b1b9aba19cd175,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-10 17:34:16 -0700, , add emulator make debug travis,,
6378,6387d31c624b5b8b079baf47e6bc03bd6646e666,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:33:48 -0700, , add comment small fix nasti smi,,
6379,8a8d52da4f2da4c01d40e54390eddd9b807f9724,oward Mao <zhehao.mao@gmail.com>, 2015-09-10 17:32:40 -0700, , add convenient constructor nasti channel,,
6380,d9a21624729385e6641b5f8ba990b6411dddeb07,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-10 17:26:41 -0700, , bump chisel,,
6381,8f71c4da2df6d73a0e4d1846227a4a8c05f12e4e,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-10 17:14:23 -0700, , reintroduced multiple emulator backend directory fix make concurrency bug due deleting file another parallel rule depends,,
6382,83df4bcc3571e878bc373aa9f58fbaf29fac8921,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-09 22:37:47 -0700, , fixed run bmark test make target vsim,,
6383,af7336ef8bb02ff3ff7caeb0f4489d5724b71640,olin Schmidt <colins@eecs.berkeley.edu>, 2015-09-08 15:13:38 -0700, , blacklist private branch travis,,
6384,d292b6cb1300fe0c705402fb60de503816f391fb,olin Schmidt <colins@eecs.berkeley.edu>, 2015-09-08 14:42:34 -0700, , connect rocc fpu port without rocc accel,,
6385,d08b75c47290ab51a1659a043bb9a615bae08add,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-09-03 17:55:31 -0700,15, merge pull request ucb bar spike disasm path path dumped,,
6386,8e9c15c10d7e51765c841a0470ef2107d6c9a88b,en Keller <bkeller@eecs.berkeley.edu>, 2015-09-03 15:36:11 -0700, , spike disasm path path dumped stdout line every time anything entire repo,,
6387,e6b6ff5a1d49a3f99298b2b02b660a883b4c2140,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-02 22:55:53 -0700, , update readme.md corrected configs.scala,,
6388,ede1ada05322aaa36f58fa172007188f33cade40,oward Mao <zhehao.mao@gmail.com>, 2015-08-10 19:00:51 -0700, , add converter utility simpler peripheral interface smi,,
6389,75ec7529af8a5e23e9d613f452be8c8e8726ce53,oward Mao <zhehao.mao@gmail.com>, 2015-08-06 12:48:35 -0700, , implement nasti interconnect generating configuration address map,,
6390,b046c57284e1fdfa3105ace43434aa8c16fd8529,oward Mao <zhehao.mao@gmail.com>, 2015-08-06 12:46:32 -0700, , make nasti memio converter compliant axi4 spec,,
6391,1bfd87388839360c6f9fb1de7f5288a8407d71af,olin Schmidt <colins@eecs.berkeley.edu>, 2015-08-29 12:53:57 -0700, , bump chisel version seqmem setname,,
6392,350d530766a833adf09878bdb3c58fe8d5095290,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-27 10:00:43 -0700, , use vec.fill vec.apply vec literal,,
6393,94287fed90f0dc6583c5dbccf2a529f2e3f64dac,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-27 09:57:36 -0700, , avoid type unsafe assignment,,
6394,05d311c517105a75d0ff113353d2971cb5716439,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-27 09:47:02 -0700, , use vec.apply vec.fill type node,,
6395,f7d9628de2477d3916859b0faaacf66a2136d6b3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-27 09:40:52 -0700, , avoid needle use vec,,
6396,3a1dad79948290cbbe77e4fb3713d0dba8c87749,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-27 09:40:24 -0700, , use vec.apply vec.fill type node,,
6397,0ac61725254c90cc7f04410b38c945e10d087b39,ori YONEJI <fivo.11235813@gmail.com>, 2015-02-14 01:56:54 +0900,3, add memsize flag emulator allow user set memory size mib used emulator memory exhausted warn user memory shortage close,,
6398,b55765f5979bdec858a0e9bb47aee0a0b90ca6de,hristopher Celio <celio@eecs.berkeley.edu>, 2015-08-26 16:08:45 -0700, , bump riscv tool,,
6399,b1e845f3708e90d4ec28d5ff8891e177274254d8,hristopher Celio <celio@eecs.berkeley.edu>, 2015-08-26 14:34:22 -0700, , add space readme.md,,
6400,b88c283b212ce652e5b856b7a3255de5b937b5ff,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-08-25 13:29:20 -0700, , add travis support test,,
6401,333c594d2a32bf28768e30e36635391bb491b636,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-08-25 13:26:14 -0700, , respect environment cxx,,
6402,49ff02151844845f9a0b07f0b9ef6ff72794896c,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-08-21 15:39:59 -0700, , bump fpga repo,,
6403,3d6a060dc37ad0059e808278b668e5d0a0761d1d,lbert Ou <aou@eecs.berkeley.edu>, 2015-08-10 23:52:58 -0700, , bump scala 2.11.6 change originally part commit b978083 excluded merge commit 47494ec,,
6404,bcf95b39e0da60ca13a0a51b35eadc86d116ba48,enry Cook <hcook@eecs.berkeley.edu>, 2015-08-10 20:08:50 -0700, , bump uncore,,
6405,005752e2a6cff4cb08f7db02fb26dbf7a5812c92,enry Cook <hcook@eecs.berkeley.edu>, 2015-08-10 14:35:08 -0700, , use parameter used create original object,,
6406,cab12635f857b97caaaaf49558674f6696ad083f,olin Schmidt <colins@eecs.berkeley.edu>, 2015-08-06 08:03:10 -0700, , merge master rocc fpu port ,,
6407,01fc61ba9614cee0cc74bbfcd8166fbc29f0bf74,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 18:43:40 -0700, , construct many vecs,,
6408,a551a12d702fcbcfbc6484c5b851290e2c8a95ef,oward Mao <zhehao.mao@gmail.com>, 2015-08-05 17:05:31 -0700, , add missing wire wrap basiccrossbar,,
6409,a3c9431ee20f94bf2826251680de61b8d640b02d,enry Cook <hcook@eecs.berkeley.edu>, 2015-08-05 16:50:38 -0700, , bump submodules scala version,,
6410,eb6583d6078a830d8d99a9313209009066c102f7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 16:47:49 -0700, , use clonetype,,
6411,9b038db34a5254be342b1449488054d204bb16b1,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 15:37:03 -0700, , upgrade scala 2.11.6,,
6412,700910adff25205b2549732d12e8bfe81f8e98db,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 15:33:10 -0700, , chisel3 compatibility fix,,
6413,1718333f8375e116d733a35fdb37b71039c58dde,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 15:29:33 -0700, , use vec lvalue,,
6414,546205b174bb9e1ccc38eb0f8dc33b769cfc1a0a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-05 15:28:31 -0700, , chisel3 compatibility use int instead uint,,
6415,798ddeb5f56d1bc66f9f3c13ce35ee29001c2314,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-04 13:15:17 -0700, , chisel3 compatibility use int instead uint latter contract width anymore,,
6416,2ff2b43c2ceaa8f0b721ae5860c78c7b45958471,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-04 13:13:44 -0700, , chisel3 compatibility use int instead uint latter contract width anymore,,
6417,e469785f5eb05ca5685533d18feacdcbfb53808c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 19:51:17 -0700, , bump scala 2.11.6,,
6418,fb5524372d08223efcb51e36312bea091578ac90,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 19:51:08 -0700, , bump scala 2.11.6,,
6419,fb718f03c14471f522a5f9e1f8f1742b8a2b98f1,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 19:50:58 -0700, , bump scala 2.11.6,,
6420,d85c46bc600a815f3e83d732f73e9f731fb836bc,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 19:47:16 -0700, , chisel3 bulk connect non commutativity,,
6421,d4c94c6566111b34b632d65eaeaad47fb5f8f3d3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 19:08:00 -0700, , chisel3 different vec semantics vec modify chisel3,,
6422,34b9a7fdc54a106f20c084f94121afa862cc295e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 18:54:56 -0700, , various chisel3 compatibility change,,
6423,77cf26aebabb3026b4b102a44624220858fdbbd9,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 18:53:31 -0700, , chisel3 flip order,,
6424,c345d72af4bfdf490b1d552ab19ed79b1a351e0c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 18:52:59 -0700, , chisel3 flip order,,
6425,121e4fb511b986b3709749a7a3094619710bedaa,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 18:01:14 -0700, , flip direction bulk connects,,
6426,a21979a2fa13b1e91f84222286380e10a3bf877c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-03 18:01:06 -0700, , bit uint,,
6427,ef319edc848debb4174e6861d20cd9f2deaabe71,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-02 21:03:42 -0700, , bit uint,,
6428,52fc34a1382a429f6640aff3fa0f6f8a98459393,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-01 21:11:25 -0700, , chisel3 bulk connect commutative decided firrtl limitation relax backwards incompatibility forced live make lively debate,,
6429,9c7a41e8d33d3c7dfbf7cce2254f647394546d8d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-01 21:09:00 -0700, , chisel3 bulk connect commutative decided firrtl limitation relax backwards incompatibility forced live make lively debate,,
6430,6fc807f06914247e58a317380150b4a14d784d86,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-08-01 21:08:35 -0700, , chisel3 avoid subword assignment,,
6431,6c0e1e33ab5835849a4685482e44654ced52def3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-31 15:42:10 -0700, , purge uint sint assignment,,
6432,6d7cc37e87c2270173e2329967ce3672c7b1ff94,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-31 14:23:52 -0700, , specify uninferrable width really scary chisel2 passed stuff,,
6433,45cf64dbd732a00c3faba90fb2b0a081d1041795,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-31 04:59:45 -0700, , use uint instead vec bool,,
6434,6d574f8c1b2061077db52c3548a1a0778262c35c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-31 00:59:34 -0700, , fix incompatible assignment,,
6435,377e17e811095708fe94ead60855a01182e90ea7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-31 00:32:02 -0700, , add wire wrap,,
6436,eb57433f430c2cdeacae729577479925ffc69b6c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-30 23:56:47 -0700, , bit uint,,
6437,57930e8a26fca0e12eec350a1f2ce916dee5b93e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-30 23:52:42 -0700, , chisel3 compatibility potpourri,,
6438,0686bdbe28aafc33bad5c4a2f01db361f4b0c8b7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-30 23:47:13 -0700, , avoid cross module reference instantiate vec one module use another idiosyncrasy chisel2 implementation let one slip case matter using def instead val,,
6439,8f7b3903538748e5b93f911be3b0aff737645990,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-30 23:46:32 -0700, , uint bit avoid mixed uint sint code,,
6440,6c391e3b372242a24dc2e250a4f5e36bd2bafb64,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-30 23:45:48 -0700, , use uint uint width constant,,
6441,0c9a7817b65cb0daef8631a11eaaad50838acd5a,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-30 16:30:00 -0700, , reduce outstanding mem access fpgaconfig reduce miftagbits,,
6442,db7258f8871537b821c3909dd539f35dbf70e7d4,im Lawson <ucbjrl@berkeley.edu>, 2015-07-30 15:11:23 -0700, , add junction possible managed dependency list,,
6443,4c0f996808c6c1bea15a63af830e8e4ac047ad67,im Lawson <ucbjrl@berkeley.edu>, 2015-07-30 14:50:28 -0700, , fix typo juntion junction,,
6444,51c42083d085fdd59f2be24dfc1dd61cbc756077,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-29 17:56:19 -0700, , add new junction repo submodule contains externally facing bus peripheral bump submodules,,
6445,ee531dc97e1422ede65f4d8a804a909c434a3446,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-29 17:57:02 -0700, , add missing change emulator makefile,,
6446,d2a594fb577b652c64a4d8ed972e2d037cf5d5ab,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-29 17:22:22 -0700, , new junction repo mem size constant,,
6447,c70b495f6d66df45a154dfa7c1864db604dbc47b,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-29 18:04:30 -0700, , moved bus junction repo,,
6448,c27945c0946212caaeb0a52acb99629620cf4613,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-29 18:02:58 -0700, , source build file source code pulled uncore zscale repos,,
6449,9d67ef4ee225da36843bb4694c36a1f6fa173a03,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-28 14:35:26 -0700, , simplify .sbt file,,
6450,ce161b83e31bd6e1f1e703e595b796b80168538a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-29 15:03:13 -0700, , chisel3 compatibility avoid subword assignment,,
6451,c8c312e860b5f100e43bb1b1a91503c759270f92,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-29 15:03:01 -0700, , minor btb cleanup,,
6452,8b1ab23347c94c07019290f6c255656e74ea6f88,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-28 16:12:17 -0700, , update readme.md,,
6453,4daa20b5fe96005426ab500671361acbeec81acf,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-28 15:15:34 -0700, , simplify .sbt file,,
6454,a2fdcdcaef446a145cee01794b0948247f404fd3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-29 00:24:58 -0700, , use seq iterable traversal order matter,,
6455,431dd2219b41c7bc44c74e6883a1490fc26d839b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-28 20:13:56 -0700, , another bit bitpat,,
6456,a69c74924971adc97ff050cca1e79d9fb8db2975,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-28 16:24:45 -0700, , fix compilation scala 2.11.6 forgot specify return type overloaded method previous version scala compiler failed flag error,,
6457,6a44cd43fd8b313639ff5646b24d91926ad35d67,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-28 16:20:18 -0700, , update readme.md,,
6458,8eb20cde440e1a34d05eb4eacbc40999a73d17d6,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-28 16:07:30 -0700, , update license,,
6459,2225a6d5b4977ddf6b46b139723a565aaf81e484,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-28 15:52:07 -0700, , initial commit,,
6460,049fc8dc24b947e68072f38e78ac036a1a8648f0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-28 02:48:49 -0700, , chisel3 compatibility use bitpat care one hella ugly time idgaf,,
6461,f8ec6d63938d386211ca7bc5fa54a947a55695c0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-28 02:46:23 -0700, , chisel3 compatibility use bitpat care also call uint factory instead bit one good measure,,
6462,d21ffa4dbaf6c4074266a005800f68f11c101111,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-28 00:23:31 -0700, , streamline makefiles robust test dependency generation note emulator generated src debug longer used,,
6463,efd6458a3de811b719339e0a2b76fb3002eac1dd,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-27 19:06:06 -0700, , add zscale program,,
6464,e571ebaf7fbc788a66e07b17715b050701b13792,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-27 17:23:38 -0700, , bump zscale,,
6465,f2dcc40e67f45c2fe5d0e40a8faafca08c3d6f81,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-27 12:42:20 -0700, , chisel3 compatibility change,,
6466,866396545d25477b351bd93bde3ad0ff5fc32ee5,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-23 17:00:22 -0700, , vlsi make memdessert elaborate top generated makefrag test get overwritten,,
6467,0e06c941dfbb2e79a9bd5230b199ade8ce3e9802,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-23 14:58:46 -0700, , chisel3 compatibility fix,,
6468,caf89baeb7b7d20f849481ad1c1914bde073f6d7,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-23 13:59:45 -0700, , update zscale,,
6469,ae73e3a997c3dedc44a2f720cb794777004d8903,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-22 22:17:26 -0700, , instantiate div sqrt unit requested,,
6470,e9433ee01eb2704bcff3d3607096d3d3b6b18050,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-22 17:32:44 -0700, , minor cleanup,,
6471,b4e4ceed3dfaa413cbe97d7d4e593b3646205d6d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-22 15:52:13 -0700, , factor hazard detection code,,
6472,bd785e7d1996e4ac5e2d7839bf41e5bb3ad45aa4,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-22 15:46:20 -0700, , factor common hazard detection code,,
6473,bd4ff35a4bef93ec65068fef92a7bdd12def2147,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-22 11:49:10 -0700, , upgrade sbt 0.13.8 simplify build.scala task generate test testgenerator app set addons env variable,,
6474,cc447c8110e1fb8674fda9aec510aed3fe88b3a0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-21 17:10:56 -0700, , refactor pipeline rtl merge ctrl dpath rocket,,
6475,25e1412a33792a7d69ac0422d53c936a4668f8fa,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-07-20 12:58:54 -0700,11, merge pull request ucb bar regression fix regression script fix,,
6476,d6b29ca9cc38cd30339b2b5b6f19bf4cbc20e44d,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-07-20 12:21:19 -0700, , run regression bash mode cause every command echo stderr failing command fail whole script without regression script always pas,,
6477,9bbecffbb880e7c9545b5d951bc2ade90ef1481f,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-07-20 12:20:32 -0700, , regression run make make run asm test seeing odd behavior make run asm test actually doe nothing work around issue,,
6478,a99b1e3a01d9144c1a3438db9bb724dcc42a9809,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-17 12:34:49 -0700, , append config name generated makefrag filename,,
6479,777facf91eca3e46365d468044e5908a8af9d638,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-17 12:33:19 -0700, , update tool,,
6480,e7802825c3c3fc1f5a75e80694d9b6528f3b6a27,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-17 12:02:02 -0700, , add zscale testing,,
6481,ac6e73e317d8472cb8fb6c4efc68efffb0021d44,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 20:24:18 -0700, , add wire wrap,,
6482,3c0475e08bb4adbd37aa572c2fdc65937576ac81,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 20:24:03 -0700, , add wire wrap,,
6483,2d6b3b23313b9a74e35fd0c48b54615052b13395,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 18:06:27 -0700, , use clone,,
6484,276f53b6524d0a2350cf3b6f50e4faeec0553a4d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 17:41:47 -0700, , delete bigmem used anymore,,
6485,5b7f3c3006e0349a39005c9181f703fcb27204a3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 17:30:50 -0700, , use clone,,
6486,1e977d12f275cae9d1cee7a77b254b08f9e025f9,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-15 16:25:04 -0700, , update readme.md,,
6487,f5b3649b73ea9f5341701c4760b46cb4e756c0cb,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-15 15:29:56 -0700, , merge commit rocc fpu port,,
6488,15cec0eab7ae1c6052c89933eb8f6e19316a0eeb,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 12:44:54 -0700, , vec reg reg vec,,
6489,be2ff6dec7a9515f6afce7fad4b9bb563d2c8f2c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-15 12:33:46 -0700, , vec reg reg vec,,
6490,4c7c3f5bb2a566efd13dbb506fd17508333e7213,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-14 16:26:28 -0700, , add test generate zscaletop,,
6491,d6df4798705872d65ca8936e7ef81ff648f2b0c4,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-14 16:13:32 -0700, , move include makefrag top level makefrag,,
6492,76046c52fe6e159a6cd629a4ede3e4598f115c31,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-13 18:56:18 -0700, , cleanup testing rv64uf,,
6493,186e32a5463260464a8a7544f0b6a5a8de375908,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-13 15:51:28 -0700,9, merge pull request ucb bar param based makefrags param based makefrag generation,,
6494,302cd3e6386371c03b8602f8cc757529bd1c6d9c,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-13 15:46:42 -0700, , added buildzscale param use top makefrag generation,,
6495,407d8e473ecab0592d3ed11e00b4cd940de0afab,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-13 14:54:26 -0700, , first cut parameter based testing,,
6496,a78e28523c4f59a5b4ec27a4123cc9ea244bc39a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-11 14:06:08 -0700, , chisel3 mix mux type,,
6497,e76a9d34939aa90f6cd5cee99951f01d4476b470,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-11 14:05:39 -0700, , chisel3 mix mux type,,
6498,5dc3da008e7b3c4f1e29ed8a6329d4596ad05f3f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-11 13:36:14 -0700, , use chisel3 seqmem construct,,
6499,323386739080a3b1d2f8357822fa765fbef2fa76,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-11 13:32:45 -0700, , use chisel3 seqmem construct,,
6500,4e4015089d4d32bc18eda8940fa5bdea970e5ed0,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-09 15:04:11 -0700, , rename configs source,,
6501,3573fcdf2d9364e83b74125cd60a75ca3e520c51,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-09 14:42:38 -0700, , bump uncore,,
6502,fb91e3e1aba9627987caf98ffe2c770fc1588e38,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-09 14:35:39 -0700, , minor metadata api update 0.3.3,,
6503,80ad1eac70b6787c7a5497293358f25436cd6377,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-08 19:05:18 -0700, , update readme.md,,
6504,09e29e8fe0e4ce1a48a198e9877e10c4b8aacb02,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-07 20:38:47 -0700, , add zscale support generating verilog plug fpga spartan6 repository,,
6505,e6a13cdeba07b2ca3b7bdeb0b6fc196393681f89,unsup Lee <yunsup@cs.berkeley.edu>, 2015-07-07 17:26:07 -0700, , new machine mode timer facility mirroring andrew commit reference chip,,
6506,4fbb0f80ff86e2f54b3f184c9c70c62221367c54,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-06 18:21:06 -0700, , added multicore multibanks named chiselconfigs,,
6507,854fd64fba4aaf6b22ab9eb27141b354344e3d9a,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-06 17:15:27 -0700, , added optional makefile includes private chip repos,,
6508,5ed2899e56cbb5531b4339e564c6504299956662,enry Cook <henry.m.cook+github@gmail.com>, 2015-07-06 15:18:49 -0700,10, merge pull request wsong83 fix writeback unit reduce read data array,,
6509,5362e2bbbdc3c07ad1b0d028e2e935b3c20dd2c3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-05 16:38:49 -0700, , new machine mode timer facility,,
6510,55059632c46496eca73d558f67b6184a752f856e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-05 16:19:39 -0700, , temporarily use htif push rtc value core,,
6511,d3ccec1044c90bbc870ccf80b23d592fcf8d0836,enry Cook <hcook@eecs.berkeley.edu>, 2015-06-25 23:17:35 -0700, , massive update containing several month change defunct private chip repo add support cache directory bit tracking coherence defaultl2config new metadata based coherence api additional test new virtual memory implementation priviliged architecture 1.7 custom csrs fdivsqrt unit updated tilelink protocol nasti protocol shim lay groundwork multiple top level memory channel superscalar fetch bump submodules,,
6512,d7cb60e8fa3ee415445f8f11c617f53af0f8d0d6,enry Cook <hcook@eecs.berkeley.edu>, 2015-07-02 13:52:40 -0700, , writebackunit bug fix,,
6513,12d8d8c5e357f4ec4b505d041f6e543fa597efc0,cott Beamer <sbeamer3@gmail.com>, 2015-06-28 08:54:24 -0500,8, merge pull request seldridge master fix fpga vlsi mem gen python environment,,
6514,b4cd8c5981337be4086680c687dc219c7013fc22,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2015-06-25 12:48:31 -0700, , fix vlsi_mem_gen python,,
6515,a42832fc708e6573fec89eba5124be897cc1f016,chuyler Eldridge <schuyler.eldridge@gmail.com>, 2015-06-25 10:40:59 -0700, , fix fpga_mem_gen python environment two quick fix enable fpga_mem_gen work either python python change xrange instance range wrap argument bare print parenthesis,,
6516,b4e38192a1805cce3c2fbe75509680af01663e7d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-06-24 18:01:56 -0700, , fix miss bug victim metadata incorrectly used new line,,
6517,5e009ecc758f5d17a46fd80f16352265bc0e5d6a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-06-11 16:08:18 -0700, , fix apparently benign sign extension bug,,
6518,ea76800d1ae15e2f2fc1e388670f5808c38946dc,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-06-11 15:28:23 -0700, , fix data array reset bug io.resp.valid could valid cycle reset causing write mask acquire tracker erroneous value reset caused refilled wrong data probably affect program loaded loadmem matter eos24 silicon affect first xact practice would htif write load program,,
6519,4b6cd7f3eb75b432cc89ffa7200f0f1ff153c5d5,olin Schmidt <colins@eecs.berkeley.edu>, 2015-06-03 15:51:53 -0700, , merge branch master ucb bar rocket rocc fpu port priv1.7,,
6520,4db60d9e9d28be5d9116272b64a5d2e32a6106cc,ei Song <wsong83@gmail.com>, 2015-06-02 22:06:12 +0100, , code clean dcache need check condition twice,,
6521,b6e68773fd1ad828043945471feda64424380032,ei Song <wsong83@gmail.com>, 2015-05-30 16:25:27 +0100, , nbdcache writeback unit release ready data ready beat need read data array,,
6522,f3a838cedf51994bc186227e85905a0e41a59ba1,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-19 18:40:34 -0700, , nasti converter hub bugfix,,
6523,a59ba3931085d5c8af7fdbdba03ba235f13ea9dc,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-05-21 11:26:57 -0700, , bump submodule fpga zynq,,
6524,38edbc78e50baf2878b136ce0598724e1c2744d5,cott Beamer <sbeamer3@gmail.com>, 2015-05-21 11:24:25 -0700,5, merge pull request amsharifian master update makefile,,
6525,6a9390c50e11fbc9d1f39d5f2ed7eff3aaa6353c,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-19 02:56:20 -0700, , avoid spurious assertion failure rocket pipeline fix needle problem assertion conservative solved way avoid problem plausible use case physical virtual access intermixed,,
6526,f460cb6c544f4e6ea5f6b41178e896ffe62a8e0f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-18 18:23:58 -0700, , update privileged architecture 1.7,,
6527,254498042af8ba871b971055bc39b1e8e6ea71db,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-18 18:23:17 -0700, , fix split width wire,,
6528,d31b26c342e7ef2f10fbe64597c1330d3c353269,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-18 18:22:48 -0700, , clean handling icache io.cpu.npc signal,,
6529,c202449e34ff593ac653b3a2368e8c9a457bfcca,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-14 15:29:49 -0700, , first version nasti,,
6530,90c9ee7b04e402c1c08b4aa509d5f46056fb1b1b,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-14 12:37:35 -0700, , fix unalloc putblocks,,
6531,a7fa77c7fc49da7957a4e2d85b23a458d12e106b,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-13 23:28:18 -0700, , track operand size get,,
6532,172c372d3efdaa304774f7691cd74bf5377b6a80,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-12 17:14:06 -0700, , alloc cleanup,,
6533,5fdae2cb61e349b2a0f0e8185ac0441e07a3a5e9,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 16:18:23 -0700, , merge branch master github.com ucb bar uncore,,
6534,fc883b5049553d81fd932d4838c53aace5cd74ba,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 16:17:40 -0700, , index.html,,
6535,8362eba00f818c9829b853b6e10e40935312cefe,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 16:16:13 -0700, , merge branch page,,
6536,aec24cf1a72b03a4afaa1963b36d6ecf2f74e69e,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 16:16:07 -0700, , readme,,
6537,62b6f24798ca846f2982b8b22cbb436725791440,enry Cook <henry.m.cook+github@gmail.com>, 2015-05-07 15:43:06 -0700, , delete,,
6538,90ced93eeb171f811ad50c40013a83577ad004a6,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 12:35:14 -0700, , merge branch master page,,
6539,4cef8c9cd4b1334d9705932f3ba226960b0dabd3,enry Cook <hcook@eecs.berkeley.edu>, 2015-05-07 10:55:38 -0700, , added memioarbiter,,
6540,b09832f1b591da5a137dd6c8173f1abba860e34d,hristopher Celio <celio@eecs.berkeley.edu>, 2015-05-07 04:53:05 -0700, , icache return next signal useful module need access fetch cycle sent sram,,
6541,c746ef8702fb424fe90b2df1e7d1740603cb09f6,olin Schmidt <colins@eecs.berkeley.edu>, 2015-05-04 11:20:55 -0700, , fix bug rocc port resp fptoint instruction,,
6542,8832b454ce9f4d1d0f77d9737484f492ff7fe689,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-29 15:34:56 -0700, , add plugins make scala doc site publish ghpages,,
6543,1e05fc052510c2a5daea779564996d3986970082,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-29 13:18:26 -0700, , first page commit,,
6544,b9fb1bb46e6451517b749796d724fd9cd8077078,unsup Lee <yunsup@cs.berkeley.edu>, 2015-04-29 00:43:53 -0700, , merge remote tracking branch origin master rocc fpu port,,
6545,3673295d03672b2a1fcc96e7b402de571c7bf7ee,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-27 16:59:30 -0700, , network shim cleanup,,
6546,09e30041edd97d9e3e6dfa0bb779c64c4234a770,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-27 12:56:33 -0700, , voluntary writeback tracker rewrite,,
6547,a37fad2e9bb9031f88964d61b47bf34cb9ef9ef3,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-22 14:23:52 -0700, , merge branch retimeable frontend rocc fpu port,,
6548,1f410ac42cde16c30ec76ec130c5b2ab7fb0006d,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-22 11:26:03 -0700, , move fetch buffer frontend allow retiming,,
6549,11b5222d014a425ac65545491e92800b69c01336,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-21 22:23:04 -0700, , refactored writebackunit,,
6550,4c7969b2b37bafa83dac60b1a20c6288110d958b,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-20 16:32:09 -0700, , metadata doc api cleanup,,
6551,a315fe93c1e6e5343c4a4ed81e30e42fc80d26a8,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-20 10:46:24 -0700, , simplify,,
6552,f66a9fd7a6fd8f438c823cae85b24fd7cc4cd0c7,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-20 10:46:02 -0700, , simplify,,
6553,6d40a610602e3250cd247cacb5d84722914f01d5,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-19 22:06:44 -0700, , tilelink scala doc parameter renaming,,
6554,ca5b3d988df8b84fa1ca4bebb30f6fe03110a188,lbert Ou <aou@eecs.berkeley.edu>, 2015-04-19 15:00:00 -0700, , merge branch master rocc fpu port,,
6555,3048f4785aaad90766b11a34553c25e8cd6aaae5,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-17 16:56:53 -0700, , ,,
6556,ba7a8b175207e6712efddd7c4683e052cb8691c3,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-17 16:55:20 -0700, , tilelink refactor tilelinkports available l2banks longer unique suitable hierarhical,,
6557,73fa28521d9a2937e0d756aff64c0a52bb4761b6,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-16 15:22:08 -0700, , merge branch master github.com ucb bar rocket rocc fpu port,,
6558,ce3271aef24329a2bde0e5fe8f5b60e73adac564,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-13 19:00:40 -0700, , refactor lnclients lnmanagers,,
6559,49f1c0aa7b7b63fefb650f07433ef30f4571b832,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-26 23:26:03 -0700, , moved ecc lib uncore,,
6560,91e882e3f867b46c04584e0409e5f69bc7e28b6b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-26 23:26:03 -0700, , use,,
6561,90f800d87dd1d05b3837f710d9dd5d131747149e,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-13 15:57:06 -0700, , grant bugfixes comment,,
6562,24bb032edebefbada9a4c459ab273eae911f115e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-04-12 19:18:23 -0700,7, merge pull request ccelio master rocket front end fetch instruction added assert dcache refactoring,,
6563,517d0d4b897c7d5da8dbdc6ef14435696dc5a8f9,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-12 18:44:03 -0700, , feedback,,
6564,4d6ebded02f182e31912f7b696a3cdece1e198a4,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-11 02:58:34 -0700, , added assert nbdcache,,
6565,a564f08702593b59b17f3cac5636e9924ed7dcc4,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-11 02:26:33 -0700, , rename dmem.sret signal accurate invalidate_lr,,
6566,8fc2d38ca90093f11192ba8bd54f093b97ac242a,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-11 02:20:34 -0700, , removed unnecessary signal csrio,,
6567,2f88c5ca9dcde6dd1dc9647c8dde22c2d70891da,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-11 02:16:44 -0700, , renamed pcr csr,,
6568,11dbd4221a0dd2af5bbf401069ef7254f773455c,hristopher Celio <celio@eecs.berkeley.edu>, 2015-04-10 17:53:47 -0700, , fixed front end support four wide fetch,,
6569,bd72db92c13db7512ef29b5118d42ef02bf395e5,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-07 15:02:02 -0700, , update rocc port use fdiv sqrt,,
6570,879a4a0bcd7da0b19ca5fd89af52187d88f401a0,mirali Sharifian <am.sharifian@gmail.com>, 2015-04-06 15:05:43 -0700, , update makefile change default shell bash shell,,
6571,887a8de189f053ecf69e4af6aaad042bfb0568ce,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-06 13:48:44 -0700, , merge branch master github.com ucb bar rocket rocc fpu port,,
6572,3cf1778c928a717e96d863330762dca14e9161a0,enry Cook <hcook@eecs.berkeley.edu>, 2015-04-03 17:24:44 -0700, , moved ecc lib uncore check partial write mask ecc enabled,,
6573,9708d25dfff7b4a0a6381be398f00dad608a9436,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-24 02:06:53 -0700, , restructure state machine utilize,,
6574,9ade0e41cc343e996a1161b67007eaa16f549d9f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-04 16:39:17 -0700, , integrate divide sqrt unit,,
6575,fe27b9b1b25fbcaf23ab5dc80e827b712dc9f7b3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-04 15:20:18 -0700, , support writing sstatus.fs even without fpu,,
6576,bce62d5774c98c0c4d03bd87b57c3525b11ff6d6,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-04 15:19:15 -0700, , update pte format reflect reserved bit,,
6577,a369d8f17fc95ed8076730f52449927cef1d453c,olin Schmidt <colins@eecs.berkeley.edu>, 2015-04-02 01:30:11 -0700, , add fpu port rocc interface,,
6578,ced627f00a94ac772fc3bfa8e19ddecfae203769,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-19 01:11:34 -0700, , slight mod pending_puts cleaner state transition logic,,
6579,c941f0a68ec202f96bade0bcf1a48ec8151785d5,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-27 16:21:29 -0700, , new virtual memory implementation sv39,,
6580,d912ea265ede6d1c77b5defc50faa19cab3e07b1,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-27 16:20:59 -0700, , new virtual memory implementation sv39,,
6581,8959b2e81a0ae6fb198a37a72ebc25d19af4b1ab,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-26 13:29:52 -0700, , ,,
6582,b7af610569ce10c952519359f63cbb10509c2b43,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-26 11:29:04 -0700, , broadcast hub bugfix,,
6583,4176edaa34956cc1ce08d108d790aebf267bdd1f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-26 10:17:51 -0700, , clean tracker allocation,,
6584,faada5f11004056c67fc7f989efdcee4b48d79e7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-25 00:20:58 -0700, , mask lsbs sepc mepc stvec therefore generate misaligned instruction exception misaligned instruction exception doe occur mbadaddr retains misaligned bit information actually lost,,
6585,543ac91cf278a61481786a03d36ce1c27a1c3ae7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-24 23:55:43 -0700, , misaligned fetch happen anymore caught ever see leverage fact,,
6586,90b31586ffcf3b67f34f174e49ed2dfcc2ad3542,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-24 23:48:47 -0700, , misc csr fix improvement support rv32 mstatus register ignore mstatus.stie bit support custom mode csrs raven chip,,
6587,822698b567fb0d04b0d21db742f6d64fb32d09cb,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-24 19:32:45 -0700, , support disabling supervisor mode via usevm parameter,,
6588,0332c1e7fe4c5dc1c967a6ec0b303619fc0a83a0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-21 20:12:25 -0700, , reduce latency page table walk small cache ptw cache non leaf ptes reducing latency miss,,
6589,31d17cbf8623528917f02ed16fe68f3aa3c51e7a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-21 00:16:08 -0700, , hard wire lsb jalr sent btb,,
6590,db5511300d5207053ed8bd76b8578ef78c33488b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 23:52:06 -0700, , merge branch subblock merging,,
6591,3cf033180f2980a34b07016a4197d949e57a9b5d,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 22:41:09 -0700, , pending read fix,,
6592,004ad11af6fa5636ac046871284347a156a72444,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 22:14:41 -0700, , cleanup pending signal,,
6593,002851f836b350b34e90aa2fb6eda44b5b18af7b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 21:11:40 -0700, , disentangle is_hit logic,,
6594,b92ea608914be20519f57b3d1189c27cd794c85c,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 19:32:46 -0700, , hit putblocks even tag match still better writeback,,
6595,fb8071c12d90b20803c933f7a5a416855691cc44,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 18:49:32 -0700, , generous hit detection putblocks,,
6596,19059bf0ebc0e3e2f2c6bfb746ff19a04208e6dd,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 18:28:03 -0700, , put data used ignts,,
6597,1ff184bf62ea41370a0ee083ee69257dae3dd86f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 17:55:05 -0700, , first cut optimized state transition,,
6598,e325399c8781181b9d030d7bb4f8d85c87d0ea54,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-18 12:49:53 -0700, , split mem resp tag data queue,,
6599,42aa4aa8cab91fad1a5220108f16a47e63483f61,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 22:53:50 -0700, , secondary miss param,,
6600,b364d387de19c10dac98d29dc567bf85fc9ff643,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 22:46:54 -0700, , merge branch subblock merging github.com ucb bar uncore subblock merging,,
6601,825c4b28509a81ad1d17e0df80c56d5384130f80,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 22:44:53 -0700, , make ignts eager,,
6602,aa5435800d7e7f757752817229fc8fd956d1c1f3,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 22:43:00 -0700, , fix get merging always turn,,
6603,53617d6df58402f32221f4345acafc1a7fd571f3,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 21:45:17 -0700, , fix long standing dcache bug initialize register used cycle begin written,,
6604,f4f59464df9bce2c8ccec3a9b7a9a698fa53ae7f,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 21:44:20 -0700, , fix pending_puts initialization,,
6605,0e4cf74d8ab6c3fedebc0afae80404bf9978267b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 20:53:27 -0700, , always merge put,,
6606,d48775eecb3c7bc36b10959e9fdda6c8562483a1,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 20:31:23 -0700, , cleanup outdated comment,,
6607,638bace858b78f7a8bae7bccf6398ead12203d5f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 20:28:06 -0700, , avoid reading data write mask full,,
6608,b9591b297c94106de1b5bf4560a68a7b95e7751b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 19:59:22 -0700, , added s_wait_puts,,
6609,2d3f947a9c7247317aa9db5b4be30b9e2abe6e86,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 19:33:05 -0700, , cleaned finish counter,,
6610,9de5161d7ab8d351a3e86cbed7d8ad7faaac7b25,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 20:24:04 -0700, , guard writes data ram mask,,
6611,d14efce0b4a6eaea52bc6d83f6cd89839a547e53,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 19:54:11 -0700, , fix wmask_buffer initialization,,
6612,2d7375760dd6e5c89ef019a6809833ff1157f39a,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 18:35:04 -0700, , set pending_writes put,,
6613,504eedbf893404b3ed3ee1caf7dcec82161d492f,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 18:07:52 -0700, , fix bit manipulation,,
6614,b08dced37cbe61589355c8505a4403544d35f311,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 17:51:00 -0700, , first cut pending scoreboarding,,
6615,4fd01d82b86fffdca3364e1c47546311d66ef8e8,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 17:48:02 -0700, , block finish message grant ing,,
6616,a52a729ab90bac736e6f5235518b475be26bb18a,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 15:54:21 -0700, , bugfix wmask handling,,
6617,fc0ae81a977b096bd2b94d6b2b031f206341a13f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 15:04:30 -0700, , added finish counter,,
6618,d774afaf736c7a90a53ecf0c8e24f99f54c70538,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 13:10:42 -0700, , merge branch subblock merging github.com ucb bar uncore subblock merging,,
6619,5c2461c74339da1698fcb08d539c95d8be5b122b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 04:58:54 -0700, , merge data wmask bugfix,,
6620,dc8861409449c6e1560da3d6389ddc1d71cfbdef,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 02:10:30 -0700, , overlapping read resps fix,,
6621,730a13abf27d9fc15902b23970097f90860acfd7,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 01:17:44 -0700, , pending read fix,,
6622,23f8033df55c59a85422b4213ed2bebc24f72437,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:24:59 -0700, , turn self probe,,
6623,d9598d26f250ec6863ca8d1c82956287848b1e9b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:23:35 -0700, , fix assert,,
6624,6d565d22e3e991ecb6abdfa75b1d19053024dbb3,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:23:11 -0700, , clean acquire alloc hub,,
6625,3f070eee1f849ff3c273c77ce732f650587241df,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 23:41:56 -0700, , first cut merging put get,,
6626,6af48e168a7e2ab8de76b67477c3619aad034b41,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 15:06:46 -0700, , cleanup mergedata buffer,,
6627,9bedde9a8a7317e601bf920a013ccea01b08f85e,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 12:22:57 -0700, , merge mem resp queue,,
6628,1471d9debc04a81c98c3af32d1846bfde77cce7a,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 05:40:05 -0700, , fix assert,,
6629,0e51fef200776fd411b9c92e3d5eca4dc0c4d81b,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-16 18:47:16 -0700, , bugfix progress acquire blocked another acquire tracker free,,
6630,ce9d4b6e70192c0353056c59dda435c2e58ab740,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 13:27:05 -0700, , amo cleanup,,
6631,5b4653b621b6cdc14d2ecfcec6d5df45729ce4f2,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 05:08:19 -0700, , fix rocc exception bit,,
6632,257dcedcb34b341197983eba6df4f64786d0e2ae,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 04:58:54 -0700, , merge data wmask bugfix,,
6633,66388be1ce681830e818cddbf3c8ce4e5191326b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-17 02:24:41 -0700, , merge shm call ecall shm ret eret,,
6634,fd8f6ff0269808bdc9bc2dc24a28d22e7f5890d0,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 02:10:30 -0700, , overlapping read resps fix,,
6635,2d33dd8e6ee2dbf257a046a2619f89c75b613fee,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 01:17:44 -0700, , pending read fix,,
6636,b21fcdfbe0836646a2a5a13f0a5b1369dab6c7e1,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:24:59 -0700, , turn self probe,,
6637,672fbb574f8d34066f946680d5c34addf6d2614e,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:23:35 -0700, , fix assert,,
6638,40a5059cee6311f6bd5e74fc4a46aee5f34d99fe,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-17 00:23:11 -0700, , clean acquire alloc hub,,
6639,2c875555a2df6e60e602d77e951e46b591ed2151,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-17 00:14:32 -0700, , separate exception return control exception control,,
6640,f6fe037e303d708101c0d1d7b5716a9efb3919ab,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 23:41:56 -0700, , first cut merging put get,,
6641,36fc67dc7c1011afa763350c819657a911fdd74b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 15:06:46 -0700, , cleanup mergedata buffer,,
6642,145e15701e8e2dc6b34c252487201c0801b0d8cb,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-16 18:47:16 -0700, , bugfix progress acquire blocked another acquire tracker free,,
6643,cf1df2d72a3b3cd687eed7f7ed8c3a17ac62758e,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 13:27:05 -0700, , amo cleanup,,
6644,f35a6a574f3386d282f9fcd9ef1fd692fe9e9c1c,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 13:25:01 -0700, , add queue released data coming,,
6645,b72230a9f04f18d9358ca427b69445ff090e6d95,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 00:09:55 -0700, , putblock bugfix,,
6646,f6d1a2fb76cfe73ff87149264e9ac2f1237a82bb,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-16 00:09:38 -0700, , self probe required,,
6647,23a6b007c1f6f357abfe2bad1209f8241bb31c9b,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-15 23:10:51 -0700, , fix broadcasthub acquitetracker allocation bug clean tracker wiring,,
6648,c03976896e8908fc306e108d83e5dd759ae2a5db,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-15 16:53:15 -0700, , separate queue resp tag data,,
6649,e85c54cc4b08cf78e86f752733ef3ef931e96371,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-14 02:49:07 -0700, , new privileged isa implementation,,
6650,6e540825b214ac5c5a53a1f1e19fbaa213853145,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-14 02:15:24 -0700, , use entire bit csr address,,
6651,ebbd14254ce7eb6c595d562e03f6c083265873f5,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-13 02:12:23 -0700, , uncached port type,,
6652,3a78ca210d27e194c47ff3216539de5ef6f248c5,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-12 16:33:35 -0700, , bugfix uncached convertor,,
6653,51e4cd7616b527714a0623263a78c877d7d6899a,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-12 16:27:40 -0700, , added port rockettile simplify arbitration,,
6654,8181262419de27535ce1fb396e82739533217fad,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-12 16:22:14 -0700, , clean incoherent probe flag,,
6655,dcc84c4dd3e429235a4739ebc3edaf18f891f149,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-12 09:33:56 -0700, , arbiter probe ready bugfix,,
6656,2c31ed64261cafefb0273cb41dde5d002052dc73,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-12 15:34:20 -0700, , previous bug fix meta data writeback quite right,,
6657,5e40c8ba77c7067fa686434db61cd9da4e3bb84f,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-12 14:36:46 -0700, , write back meta data cache miss even coherence meta data clean,,
6658,8f8022379c11755367c0f35fce6a4775be91e06b,lbert Ou <aou@eecs.berkeley.edu>, 2015-03-11 23:24:58 -0700, , fix amo opcode extraction,,
6659,f75126c39c9925fc2073a82e03c270372e6bb06d,lbert Ou <aou@eecs.berkeley.edu>, 2015-03-11 23:24:58 -0700, , require self probe built acquire type ensures put rocc accelerator properly invalidates tile currently share tilelink port,,
6660,ea018b3d846dce1fe2c72d2a1067b75b95ac1d08,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-11 22:33:03 -0700, , stall rocket decode rocc ready,,
6661,1aff919c24a80b54e95efa5f1389da1df7b4f1aa,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-11 17:32:06 -0700, , added prefetchack grant type,,
6662,059575c334dd34cc818231fdd5ff82769171c28f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-11 15:43:41 -0700, , cleanup mergedata prep cleaner data_buffer,,
6663,b4ed1d912160964c5ea41a1b2614afa21c83f71f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-11 14:28:17 -0700, , add builtin prefetch type tilelink,,
6664,3ab1aca7decddfa7e1bf5ee35c864c43076e23ba,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-11 01:56:47 -0700, , subblock access bugfix,,
6665,e293d890351e39cc5f4079552026a16128e81de4,olin Schmidt <colins@eecs.berkeley.edu>, 2015-03-10 10:28:05 -0700, , fix decodelogic bug bitwidths bigint,,
6666,17072a00416470e93e0b9ffc817f89b950753c23,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-10 01:15:03 -0700, , writeback bugfix,,
6667,a1f04386f75664654a049c1d5b4078f402515c70,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-09 16:34:59 -0700, , headerless tilelinkio arbiter,,
6668,95aa295c39e0f25253fcdac408517517e9fb6589,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-09 16:34:43 -0700, , use cut unconnected port error vcs,,
6669,002f1a1b393df17b4fe0e07f0a43dc36bdc0ac4f,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-09 12:40:37 -0700, , pin outer finish header,,
6670,df79e7ff8dcadc09d91d6b2dede2b583487f2af0,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-05 14:40:31 -0800, , secondary miss bug,,
6671,8e41fcf6fc58f5194f70fbbf6ed057c9972b7340,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-05 13:13:12 -0800, , reduce memiftag size enable non pow2 hellaflowqueue size,,
6672,b36d751250730e13b9c56a7fd0faeeead7e07e26,enry Cook <hcook@eecs.berkeley.edu>, 2015-03-05 13:14:16 -0800, , sret bugfix bypass arbiter,,
6673,35532420a8c83f083664b97cafad7f3fb00688ef,enry Cook <henry.m.cook+github@gmail.com>, 2015-03-03 18:01:26 -0800,6, merge pull request ccelio master clarified ptw tlb sret cache bundle,,
6674,06dea3790a9a6b54ad514d8e0074f557e2e00a45,hristopher Celio <celio@eecs.berkeley.edu>, 2015-03-03 16:50:41 -0800, , removed sret ptw sret come thru io.cpu dcache,,
6675,5d07733057183359757d25883a5a05b1d3ca0dcc,hristopher Celio <celio@eecs.berkeley.edu>, 2015-03-03 16:40:39 -0800, , removed tlbptwio io.cpu bundle icache dcache,,
6676,1bed6ea498de86d51815b0c8b95f861bbe8f6ad0,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-28 17:02:13 -0800, , new metadata based coherence api,,
6677,1e0c16c557ceef1442badb1d4871f18fa52f2a23,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-28 17:00:05 -0800, , new metadata api,,
6678,4f57985198b1e6640408631a964c816218297de7,unsup Lee <yunsup@cs.berkeley.edu>, 2015-02-17 14:43:11 -0800, , change organization riscv,,
6679,0a8722e881056c75ece113243f4544e702895997,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-17 00:35:18 -0800, , bugfix indexing dataarray small,,
6680,0b131173e683588d8aedf51f4ab9bfe33ba8ea6d,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-16 10:59:57 -0800, , writebackunit multibeat control logic bugfix,,
6681,0c66e70f147273726f3b823249a7f20a520029af,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-06 13:20:44 -0800, , cleanup conflict allocation bugfix,,
6682,09cd555f29876acc9db70ba4256c51ee2a84a2c5,lbert Magyar <albert.magyar@gmail.com>, 2015-02-04 13:29:04 -0800, , update riscv tool pointer prepare hpca workshop,,
6683,7b86ea17cfc3dedb5989728847c8bf86493340ad,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-03 19:37:32 -0800, , rename l2hellacache,,
6684,aa46b8b72d97c3e98c92e1f074c56c99959bc8f2,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-03 19:32:08 -0800, , slightly refactor tlbresp,,
6685,3b3250339a12a5ec90923718ced3240d9728e841,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2015-02-03 18:15:01 -0800, , explicitely convert result bit muxes uint chisel updated emit sint result instead uint commit address change,,
6686,3d35ccd4013950e752a178fc9eebf55aa6475380,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2015-02-03 18:10:54 -0800, , explicitely convert result bit muxes uint chisel updated emit sint result instead uint commit address change,,
6687,57340be72b7bb9dcdd8f38b759df4044a77812da,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-02 01:11:13 -0800, , doc update,,
6688,6141b3efc53a2c27a50ce28ce3200a79bcc1eb63,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-02 01:02:06 -0800, , uncached builtin_type,,
6689,e6491d351f8d9141dbfcf39b30b569ede8e4a050,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-02 00:22:21 -0800, , offset amos within beat return old value,,
6690,741e6b77adaefaa51eb3db7cd776cdb06c7bd9fe,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-01 20:04:13 -0800, , rename params use refactored tilelink,,
6691,3aa030f9605e0dbd87be440cd747e98d0320470b,enry Cook <hcook@eecs.berkeley.edu>, 2015-02-01 19:57:53 -0800, , support uncached sub block read writes major tilelink coherencepolicy refactor,,
6692,7b4e9dd137cd907760c82ce984de7d37a67ec939,enry Cook <hcook@eecs.berkeley.edu>, 2015-01-06 20:30:52 -0800, , block transaction set proceeding parallel,,
6693,973eb43128e1294030f0527e530e0f71150d6023,enry Cook <hcook@eecs.berkeley.edu>, 2015-01-05 19:48:49 -0800, , state machine bug uncached write hit,,
6694,00e074cdd993395aba40d6a5b9da615527ec40b7,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-01-29 15:29:25 -0800, , fix slight bug non power number entry,,
6695,f58f8bf3859ec09ddff6c33b488c5c23bbdd850a,enry Cook <hcook@eecs.berkeley.edu>, 2015-01-25 15:37:04 -0800, , make data array use single mem,,
6696,2a5dd907f55375e53eadd8298792664eff95e0d4,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-01-06 16:59:10 -0800, , bump chisel version,,
6697,a98127c09e5005342d397942c1d605c03347496a,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 20:00:08 -0800, , merge branch frontend,,
6698,b70f7683d34aee8faf5e3d8be2c52d53a8c0a187,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 19:59:18 -0800, , merge branch master frontend conflict src main scala ctrl.scala,,
6699,87ad1a5703ae70ceb800f041d4b01844b573d930,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 19:46:01 -0800, , control cleanup,,
6700,2aee85cb111866cbb1c107e8a60607e89ac5f59f,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 16:40:16 -0800, , flush pipeline mem stage mean longer rely instruction behind serializing instruction valid simplifying control little cautious flusing itlb btb,,
6701,94b75c7cb161c978c336fdd88a396cd7592e26f5,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 15:21:17 -0800, , continue refactoring control,,
6702,6181de4cc952fed21f7754ebbfc70c5153a1ca60,ndrew Waterman <aswaterman@gmail.com>, 2015-01-03 13:34:38 -0800, , much refactor control,,
6703,1cb65d5ec1075f70dd68c21bd4b4e8eecee86b02,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-29 22:56:18 -0800, , master manager,,
6704,9ef00d187f3b96312488166d1cb9edbaa0df2c6d,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-29 22:55:58 -0800, , master manager better comment,,
6705,c76b4bc21ddd1052195f593bf6071bc2e7151634,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-29 22:55:18 -0800, , tilelink doc,,
6706,e62c71203ed2b0e2deca8d860c9e52ad26c94e5e,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-22 18:50:37 -0800, , disconnect unused outer network header,,
6707,2ef4357ca8492fd08e00a94692e95ab7bbdd82bd,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-19 17:39:23 -0800, , acquire allocation bugfix,,
6708,f234fe65ce4eb88d09fd10c0707a6bcf2d6f1269,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-19 03:03:53 -0800, , initial verison l2writebackunit pass mit2 bmark test,,
6709,d121af7f942e3d1f25084e9d3a7000ef3f03fd77,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-18 17:12:29 -0800, , simplify release handling,,
6710,77e5e6b5617a86afd10ee631ba91ea415ab070a4,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-17 19:29:28 -0800, , refill bug,,
6711,bfcfc3fe18ba88c45fec946324ac3e8bcff1c417,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-17 14:28:14 -0800, , refactor cache params,,
6712,08dcf4c6ca89e6468e240643f802723a64aa38f1,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-17 14:28:05 -0800, , refactor cache params,,
6713,ab39cbb15dbe4068f96882d7ab1923ad51c524e9,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-15 19:23:13 -0800, , cleanup coherence params,,
6714,d29793d1f7bef43872dafd94d3ea109a1dac5a9d,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-15 19:23:38 -0800, , cleanup coherence params,,
6715,d04da83f96b58c7957483059ea7508d4d38925cd,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-15 17:36:17 -0800, , make data ram 1rw instead 1r1w,,
6716,6a8b66231ca484cd40269a8aa8170c0ef318b5fe,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-12 12:07:04 -0800, , add uncached cached tilelink converter,,
6717,424df2368f6c93f34800f61bf7789d84d7762663,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-12 01:11:08 -0800, , data array add tldatabeats new llc bmarks pas,,
6718,3026c46a9c81709bd1c49e1f9737af1095cf918c,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-07 03:02:20 -0800, , finish adding tldatabeats uncore hub,,
6719,2f733a60db1d564f2da11632acc6e3308910460c,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-07 02:57:44 -0800, , begin adding tldatabeats uncore,,
6720,c9320862aee58797cd9f144c523464a00c1b03f5,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-12 12:05:41 -0800, , add dmem signal rocc,,
6721,72ea24283b7d7a5214ff591358c1f224d0aa7a3b,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-07 03:09:54 -0800, , multibeat pass test,,
6722,404773eb9f1f29277b205eb4ace622ca67eb0d9d,enry Cook <hcook@eecs.berkeley.edu>, 2014-12-03 14:22:39 -0800, , fix bug,,
6723,05b5188ad97607b5534b60a56513acc8d853fcea,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-19 15:55:25 -0800, , meta data bundle refactor,,
6724,f19b3ca43e5375956bec18b8621749ad28d8d2b7,hristopher Celio <celio@eecs.berkeley.edu>, 2014-11-16 22:04:33 -0800, , deleted extra space eol ctrl.scala,,
6725,6749f67b7ff2b75665e3db277ab15b5e4d0c181e,hristopher Celio <celio@eecs.berkeley.edu>, 2014-11-16 22:02:27 -0800, , fixed bht update error separated btb bht update bht update counter every branch btb update mispredicted taken branch,,
6726,a519a43f23399a3e12e99cbdf1d40cf35f4432b7,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-12 16:25:25 -0800, , merge branch master new llc conflict src main scala coherence.scala src main scala memserdes.scala src main scala tilelink.scala,,
6727,cb7e7125993c001c08d5159aa1e4d8bda3837c00,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-12 12:55:07 -0800, , added uncached write data queue coherence hub,,
6728,b7b2923bff2cd33df4824fb99c624dba51e00531,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-11 18:18:35 -0800, , cleanup mshr internal bundle,,
6729,82155f333e96bfb5eaa3b3b25ff7184609e39a17,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-11 17:36:55 -0800, , major tilelink revision uncached message type,,
6730,c9e787481891085db413eca9a15f1596e5fa83a2,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-11 17:36:48 -0800, , major tilelink revision uncached message type,,
6731,35553cc0b71ffe63b1ea0b9d775e691582376db5,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-11 16:05:25 -0800, , nulldirectory sharers.count fix,,
6732,fea31d2167f00a4842827b9c06122c18d79eb9e4,hristopher Celio <celio@eecs.berkeley.edu>, 2014-11-11 03:34:05 -0800, , significant change fix btb superscalar fetch btbupdate occurs mispredicts rasupdate broken btbupdate allows rasupdate performed decode added optional 2nd cam port btb update update btb may occur order fixed resp.mask bit logic,,
6733,bf901e4bcae099d549a73b366bcbfd02fe847170,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-05 13:01:26 -0800, , remove master_xact_id release,,
6734,10309849b7b7080b91281bf3cb5c95d5b5680900,enry Cook <hcook@eecs.berkeley.edu>, 2014-11-05 14:21:38 -0800, , remove master_xact_id probe release,,
6735,3be3cd7731ec5bbc582d03545b8dfa45596ba1a8,hristopher Celio <celio@eecs.berkeley.edu>, 2014-11-03 01:13:22 -0800, , fixed error icache btb resp mask,,
6736,27c72e5eedd708fe98c73aabd39124f48a099177,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-23 21:50:03 -0700, , nearly isa test pas,,
6737,a891ba1d460c832d97d8e5b6e7865344eb997755,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-21 17:40:30 -0700, , correct handling internal state,,
6738,170f1fecbc3bc9e9906c3a51d23757119be88970,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-21 12:32:31 -0700, , push chisel rocket riscv tool,,
6739,08d2c1333041712a65edd84b1291c1de196c0f08,hristopher Celio <celio@eecs.berkeley.edu>, 2014-10-20 18:45:23 -0700, , fixed btb icache bug regarding resp mask,,
6740,044b19dbc1de7dfeb1d9c15a76e937ef4bdc0a0c,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-15 11:46:35 -0700, , compiles elaborates doe pas asm test,,
6741,91efdc379b9940ae7ef373c6db653749f086d3c2,hristopher Celio <celio@eecs.berkeley.edu>, 2014-10-14 18:10:29 -0700, , merge remote tracking branch origin master frontend also fixed bridx logic zero width wire logic conflict src main scala btb.scala,,
6742,7bb729901883c871c82dffe564ced3af879695d3,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-10-14 17:28:37 -0700, , pollute btb target prediction,,
6743,86bdbd65358e253f7742927f74da69c7e9af494e,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-07 22:33:10 -0700, , new tshrs compiles doe elaborate,,
6744,1b31931981c537865a44ec104b5c5d0b4fe7c85c,unsup Lee <yunsup@eecs.berkeley.edu>, 2014-10-07 17:02:55 -0700,2, merge pull request wasserfuhr patch update readme.md,,
6745,9b41ad92ba6cadec52e389d41fb175d59b047d33,ainerWasserfuhr <rainerwasserfuhr+GitHub@gmail.com>, 2014-10-08 01:46:48 +0200, , update readme.md typo,,
6746,f15baeea49ac6a831b0c1afcbdf12014a6c584e9,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 03:54:30 -0700, , fix markdown webpage,,
6747,5ca7f08226f6644eccedadcb10ca49387a392a68,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 03:19:48 -0700, , change rocket submodule,,
6748,e1b8f69cb58527fcd8abd358c0a6fb8d3b5a4b61,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 03:16:20 -0700, , change submodule pointer http,,
6749,447761b06c50a317d217de68435637c817e66c06,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 02:09:17 -0700, , fix typo readme,,
6750,91f211f7660e1e238dcd5e90472ae2edda090cbe,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 02:05:20 -0700, , update readme,,
6751,702ddabe262c57680b3e7a614644526c8256cc85,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 02:05:10 -0700, , add readme,,
6752,ae9b78d9ef62bd46aa7195ed5e9728dc96c2c8b3,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-07 02:07:39 -0700, , add explanation readme,,
6753,5f55ded723fe5b0ee28a0b9c6db15e7b7259e57a,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-10-03 16:52:05 -0700, , bump fpga submodule,,
6754,06bc6a45dbd7d23993c7766f12173563d97dce07,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-10-03 16:49:47 -0700, , move fpga repo git http,,
6755,23ae6893ada495b66bb47eec9442d9ad95b9ae22,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-03 01:58:00 -0700, , bump chisel,,
6756,e25d4201555e3603ed9f5ddc478cc0ba85d9b3ba,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-06 13:43:40 -0700, , improve chiselconfig composability bump chisel,,
6757,73eac94a6541edb9a15f32f89bf7609fc990686a,unsup Lee <yunsup@cs.berkeley.edu>, 2014-10-06 13:40:35 -0700, , added findby function allow grouping parameter location e.g l1d l1i rather grouping field e.g nsets nways,,
6758,f97a801d6078d871c3a30c55de26cc8db6df94e8,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-02 16:49:10 -0700, , parameter api update,,
6759,122733b3a910fba49d192d427be16544ef8dfb79,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-30 16:28:54 -0700, , file name consistency,,
6760,a9d72aac2a3a625c5b611861b6daa1e982296c85,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-25 19:24:27 -0700, , bump rocket,,
6761,0b5f23a209558a922746978f7f36d78d18a6edf5,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 18:34:04 -0700, , streamlined uncore release,,
6762,59eb7d194dfd7f004a8c8837adce7f83186e2cb4,hristopher Celio <celio@eecs.berkeley.edu>, 2014-10-03 16:08:08 -0700, , finalize superscalar btb,,
6763,cde7c9d869b55a6ae8a09ee66e407200d96e38a9,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-10-03 14:31:01 -0700, , simplify csr decoding code,,
6764,99614e37aad90691b4720f814b24d451cf0692a1,hristopher Celio <celio@eecs.berkeley.edu>, 2014-10-03 04:22:58 -0700, , merge remote tracking branch origin master frontend conflict src main scala btb.scala src main scala core.scala,,
6765,394eb38a963588427fe900c7bffa369dc494ab88,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-03 01:06:33 -0700, , temp converted voluntary tracker,,
6766,dc1a61264df319c05ac4c1d19eadabce9adfb7b6,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-30 14:48:02 -0700, , initial version act like old hub,,
6767,d735f641102afb7805401dbc32c7e36a0b265904,enry Cook <hcook@eecs.berkeley.edu>, 2014-10-02 16:47:35 -0700, , parameter api update,,
6768,655f9ae1af41ad68088387e7b36f03e60178c6e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-09-30 17:12:15 -0700,2, merge pull request ccelio master global history updated speculatively fetch,,
6769,6c18cd9559b578dc52c44cfac7bebc0aa99ee255,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-30 09:31:38 -0700, , add new fpga zynq submodule,,
6770,9cc35dee9a46dec0c906c976b2ac24d5636d8280,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-29 21:41:07 -0700, , returned history update fetch global history contains branch update bht history btb hit gate speculative update stall icmiss fixed bug bht update delayed cycle,,
6771,8ccd07cfeb5af8e487758eb44b49e9d28277f5c4,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-28 05:16:36 -0700, , moved updating global history fetch decode longer update global history fetch stage update global history instruction branch doe allow possibility back back branch see slightly different history subsequent execution,,
6772,681b43f3983bc9303db0d63a65ae7f133b22f8bf,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-26 10:39:57 -0700, , bug fix global history register updated fetch speculatively update gated cpu.resp.fire btb direction factored history update branch update bht instruction carry history index bht recomputed passing mem_reg_pc,,
6773,a71bdbbc5418d8325a45ac89e0ede1d4efb79b4e,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-19 15:05:45 -0700, , update history register fetch speculatively,,
6774,f9178100616240ea1801a327fe5f7aaa40a90285,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-26 05:14:50 -0700, , removed use nbdache among others use coreparameters nothing retirewidth requirement conflict core nbdcache may unneccessary require check moved deeper rocket,,
6775,868e74765697add459e3ee2577c58894aefaf20f,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-25 18:52:58 -0700, , factored rocket specific coreparameters added new core using rocket library longer conflict rocket requires,,
6776,7a28d2b47c149bc82d2f40147263e5121bfb2020,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-25 15:33:40 -0700, , forgot move hwacha stuff rocket chip,,
6777,8eb64205f5f004f54f6ca99001c175ba842d93f8,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-25 11:59:19 -0700, , bug fix nbdcache s2_data,,
6778,b55c38cdc716a2573238f658bd9cdcb72e3b55d6,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 22:17:28 -0700, , remove spurious vec consts,,
6779,70b0f9fd4d6029dc65f6b936435a67484d89c792,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-25 06:43:03 -0700, , error pcwm port width mismatch,,
6780,15fb4730ec62c5cbb494fdc2225b2d3cc353a37e,dam Izraelevitz <azidar@gmail.com>, 2014-09-24 13:08:45 -0700, , add buildtile parameter tile conflict rocket,,
6781,7398b00d938eac18082754527dad8210cb1da940,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 12:04:11 -0700, , dir supplied function,,
6782,db4de7b806c2e79d09802e57271a1babb14f1ec8,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 12:01:56 -0700, , bump chisel,,
6783,5a840c5520121fe3f10b7cab662ad7a34405e5d0,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 11:34:16 -0700, , support multiple tilelink design,,
6784,e2ed81dcd23944d316270134c4c6c446a1f9937f,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-25 06:50:05 -0700, , push chisel,,
6785,eb384f6461f310c215d76a1e77357f1f76abe2ca,onggyu Kim <dgkim@eecs.berkeley.edu>, 2014-09-23 17:37:54 -0700, , new implementation,,
6786,f2ca887de36baab71dbe90eff5529ed54add095a,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-23 17:05:14 -0700, , better fpga configs,,
6787,4fe48f5a0a53e4ef6e7677a7cd3dd6c6fd2df58b,onggyu Kim <dgkim@eecs.berkeley.edu>, 2014-09-23 16:56:32 -0700, , bump chisel,,
6788,60d90f523089ea8d67b9898d8caf47d39fe37ca0,onggyu Kim <dgkim@eecs.berkeley.edu>, 2014-09-23 00:23:54 -0700, , recover backends.scala,,
6789,a53091b40f7c6e7df42fd32864e2625fe775f766,onggyu Kim <dgkim@eecs.berkeley.edu>, 2014-09-22 17:08:33 -0700, , remove backends.scala,,
6790,1a101f8de56f2afe153fdc9b1a35c462565c1890,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-22 16:42:33 -0700, , use latch mem port fpga,,
6791,f4e6cd75abf77e2b11e8f0deef9bcafd0c21303c,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-22 16:42:06 -0700, , turn fpu default fpga config larger fpga use defaultconfig,,
6792,fefa560017029c026a9d429aff2be7e6b9d3c628,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-09-18 21:22:13 -0700, , change addons subproject use .addons dont touch directory instead addons hide directory name standard invocation thus avoids confusing user extra directory name,,
6793,69d765744c92c4802856b18f3b72dfe1d8bd8454,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-09-18 16:24:19 -0700, , adjustment build structure see addon subprojects source aggregated addons subproject done via source copy sbt rebuild source actually changed prevent caching issue addons src directory cleared refilled every time addons compiled thus crucial source manually added addons src wiped addons prepare due sbt source caching sbt still able tell source changed strangely sbt would cache source extra unmanaged source directory thus would always recompile also cleaned project build.scala bit remove warning added import scala.language postfixops make bottom longer error .touri.tourl straight .tourl deprecated java standard library,,
6794,3b9624277a027d018ff3ef93a7c425178ce81c2c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-25 06:45:09 -0700, , normalize rocket chip reference chip,,
6795,7571695320f3804387a87aec570cf7ba80c01da6,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 15:11:24 -0700, , removed broken unfinished module new mempipeio converter,,
6796,3e256439c9bc121c824360c02e08dd876c3ca409,dam Izraelevitz <azidar@gmail.com>, 2014-09-24 13:04:20 -0700, , add abstract class tile,,
6797,82fe22f958a812cf8ff1d7755d5d4cb01cb7c242,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-24 11:14:36 -0700, , support multiple tilelink design conflict src main scala cache.scala,,
6798,53b8d7b03164a97c5bb03cd6910b978168cf1252,enry Cook <hcook@eecs.berkeley.edu>, 2014-07-13 22:29:15 -0700, , use new coherence method ready query dir logic,,
6799,149d51d644d1ffb0ae7914d512f0c7b41951ff71,enry Cook <hcook@eecs.berkeley.edu>, 2014-07-10 17:10:32 -0700, , coherence api cleanup,,
6800,faed47d131211fa12c393ae5fd864319cfc90ffc,enry Cook <hcook@eecs.berkeley.edu>, 2014-07-10 17:01:19 -0700, , use thunk dir info,,
6801,f7b1e23eadebdc956b68dbd6f5e8eedb04bb6241,enry Cook <hcook@eecs.berkeley.edu>, 2014-07-10 16:59:48 -0700, , functional style muxbundle,,
6802,180d3d365d21f93d91b02e257ee4a6fa4be62f04,hristopher Celio <celio@eecs.berkeley.edu>, 2014-09-17 14:24:03 -0700, , expanded front end support superscalar fetch,,
6803,6495d0e6f74b1fba41c7aa468fb37bd510c5fa2c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-17 11:25:58 -0700, , bump rocket uncore,,
6804,f249da1803d958804e5d1e715e324c11b4c1a913,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-17 11:25:14 -0700, , update readme,,
6805,238f7761f683cf0e363ef9de3d64a90e66bee3de,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-17 11:23:25 -0700, , update readme,,
6806,041a3629437273e1294610077371e67935f525bc,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-17 10:49:03 -0700, , push chisel,,
6807,221007595bec8e3893019fdaaf4f2ee47db53514,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-17 10:48:56 -0700, , allow backend config environment variable,,
6808,484648d9c733912558d4aa46a3a5f6e49b1c6fc4,dam Izraelevitz <azidar@gmail.com>, 2014-09-15 12:53:19 -0700, , changed config recursively expanded variable conditionally assigned variable allowing user define config external makefile,,
6809,ef2e96211caf8d3efb9a8ed449b568c5b23cd2b1,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 18:07:40 -0700, , bump chisel hardfloat rocket uncore,,
6810,09de2e279441b66805fb76d43106a728cb44c294,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 18:06:20 -0700, , compute number outstanding miss dramsidellcnull,,
6811,8abf62fae345b05be38ecb79689757345f8dd476,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 18:06:41 -0700, , add license,,
6812,25180b71f784396d7ee1be1a496d15c992c150f8,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 15:36:42 -0700, , add license,,
6813,49b027db2c8a423b76cb63bf19089f5077823138,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 15:36:29 -0700, , forgot add license file,,
6814,0b51d70bd288d9146c5c8d99d5916a208c82789b,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 15:31:38 -0700, , add license,,
6815,e40a6fdd64f151019c0944b932ef693cd26d9c06,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 10:22:00 -0700, , tweak readme,,
6816,c57dea415cef0777291817be417b8ac0bcbd1c97,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 10:18:14 -0700, , fix markdown,,
6817,1cfd9f5a0ed043bb0c44ea168924c43203da9199,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 10:15:04 -0700, , add license,,
6818,2367b7beb5b9832066c4b1cd5caa52961109c7a7,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-09-12 01:08:11 -0700, , added logic sbt rocketchip automatically include src main scala source subdirectory rocketchip top level project already handled formal subprojects,,
6819,2c33852c525909290efb1fc1aa7a91987672b6b4,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-12 00:19:29 -0700, , final touch,,
6820,275b72368ba762b2ef5dedc7b35a723496c4d553,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 22:11:58 -0700, , add config name simulator executable,,
6821,c98afa1fead8180cef962e5c3ad70ad761c54956,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 22:10:25 -0700, , turn dramsidellc,,
6822,b5a64487ebdaadcd83613b67bedda181263a3535,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 22:07:44 -0700, , turn dramsidellc,,
6823,f8d450b4e2156d73cbdb383c4eed19cbbd87ab0c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 22:06:03 -0700, , mark dramsidellc hasknownbug,,
6824,9dfaf5459e9a80ba1dfa5f0ba3b0f1325d31d632,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 03:08:21 -0700, , bump hardfloat riscv tool,,
6825,5f8bd18fac812f612b080c3d112b55e970f97560,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 02:53:46 -0700, , makefiles perfect,,
6826,bb22ecc8b54aa898c328638dbf95eed61406b1c7,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 02:52:05 -0700, , fix rocket interrupt issue andrew,,
6827,086bb02c240827b530b8ea395fc9b5444e06806d,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-11 02:38:21 -0700, , check riscv envirnoment variable,,
6828,a999c055edb9b4d8ce1566401ec29716f1cc5ed2,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-09-11 01:46:42 -0700, , take interrupt stage invalid possible take interrupt instruction shadow short forward branch epc would thus get wrong value wrong path instruction would executed upon return interrupt yunsup,,
6829,02c08a156f137ae61f026f9a08e194acfe9bfd76,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-10 17:14:55 -0700, , generate consts.vh chisel source,,
6830,cfecd8832d5429e6da46fbd5e2653cf0a0738e01,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-09 20:49:28 -0700, , tease reference chip specific stuff,,
6831,6b6bdd2b8358b1e7c0bc4a1f9fcfd533ff179b83,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-08 00:23:15 -0700, , decommission slave top level module fpga build,,
6832,ddfd3ce968bfda0c8dc73e22b476a26212f7afd2,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-08 00:21:57 -0700, , generalize fpga vlsi build,,
6833,3175a40509d56edff33027e964d6bb7ac12d2a73,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-08 00:18:49 -0700, , add berkeley hardfloat submodule,,
6834,1e5b2f658f81512ee962cd8dca15f5938e238701,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-07 23:45:47 -0700, , remove existing hardfloat repository,,
6835,ae05125f295228bd8898493598507b438ffb0b47,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-07 17:57:33 -0700, , adjustements top level parameter knob hwacha,,
6836,5eb5e9eaf592f715e4d8da2af790b3d80e97784a,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-07 17:54:41 -0700, , standardize module ... top level parameter,,
6837,4126678c9d316df24a5ebb69cc30d75a7d7292d2,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-06 06:59:14 -0700, , merge branch dse conflict rocket uncore,,
6838,5e26b4ab66e88389bfab626094b54e28125d5943,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-06 06:16:58 -0700, , merge branch dse conflict src main scala htif.scala src main scala llc.scala,,
6839,5e2f98747f0e3e26debdafe8b6c4f65680314582,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-06 06:10:15 -0700, , merge branch dse,,
6840,1cb2d1d7b7191aff8f8004b9b64a5d908c96fd6b,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-04 11:06:01 -0700, , initialize srams avoid propagation problem,,
6841,763c57931b277f9eb0a92f5dc7cc2329d357a7d6,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-04 09:49:57 -0700, , fix problem introduced verilog generation vsim fsim,,
6842,6c6f5a3843b8da5031cf9527cb2bd2f57ab99fc7,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-03 17:28:45 -0700, , add verilog target build without simulator,,
6843,13b6ec4712392963d01f96198bcae2e331d664c4,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 15:16:31 -0700, , including better sbt fix,,
6844,f8821b4cc9a9878c76b6ab849f31914163da4e04,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 15:16:03 -0700, , better fix explanation sbt issue,,
6845,600c5d50a9b870a632ee098d61eb47a74bcc7584,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 15:14:56 -0700, , better fix explanation sbt issue,,
6846,26649b30ed3151d5fb53302ae29b13d004cf9850,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 14:34:55 -0700, , fix sbt error first run,,
6847,f9922a106b9ccf072580ea97da98e9046ef66012,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 14:34:36 -0700, , fix sbt error first run,,
6848,bfb662968d2e34ad589988866a4638900c5ad39e,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-02 14:33:58 -0700, , fix sbt error first run,,
6849,82467313dd26f589f67f07097dc5bc7ac2949bfa,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-02 13:51:57 -0700, , merge rocketchip change master,,
6850,3250db0dd5ee95fa3ff64871c967240aa557f831,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-02 12:37:44 -0700, , bump uncore,,
6851,712f3a754d73c3fa8149e04596d9b93dfd891658,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-02 12:34:42 -0700, , merge master,,
6852,8622eb0f5b9c9eaf92ccdf9deac2559a23bafcf3,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-01 13:34:15 -0700, , bump rocket,,
6853,b42a2ab40ac22b206f349072b2a2c5f478e002f9,enry Cook <hcook@eecs.berkeley.edu>, 2014-09-01 13:28:58 -0700, , final parameter refactor,,
6854,2d6aafc32e5b7100aa52db5cfd46de6752c9907b,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-09-01 11:23:50 -0700, , merge branch dse github.com ucb bar rocket staging head,,
6855,773428550709c68691d87d4e65a8d9aec90fc9ed,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-01 09:01:36 -0700, , forgot comment hwacha,,
6856,0d18e491c75edbccbcd2cca0ad4bfbde4bcc7bfa,unsup Lee <yunsup@cs.berkeley.edu>, 2014-09-01 08:59:59 -0700, , update gitignore,,
6857,882fecf43a02c23732907576f7a90efbbee97152,unsup Lee <yunsup@cs.berkeley.edu>, 2014-08-31 20:57:16 -0700, , update readme,,
6858,c03c09ec31cc6ec276fb8cd6320172e30913ecc2,unsup Lee <yunsup@cs.berkeley.edu>, 2014-08-31 20:26:55 -0700, , update rocket chip release,,
6859,83c6c2c9e2eb9f21db9ef58939f729f1f63f1e5d,agar Karandikar <karandikarsagar@gmail.com>, 2014-08-29 10:26:48 -0700, , rename ref zynq fpga fpga zynq,,
6860,78ab83d224130be39684dda8237cda403837b410,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-28 13:07:54 -0700, , refactor fpga top config,,
6861,83380053ded719890b8106f7d0750743e514d511,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-26 15:56:27 -0700, , use fpga backend fpga,,
6862,bf356b9cb4a13c8261dde638a74695ad62d5621b,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-24 19:30:53 -0700, , refactor combine fpga vlsi top part,,
6863,17b2359c9ae70882cb4e309afe7bdc47bc11f33f,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-24 19:27:58 -0700, , htif parameter trait,,
6864,a41d55b643f380a0ac482b59759953009bca8fa9,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-23 01:26:03 -0700, , final parameter refactor,,
6865,dc5643b12f2e657aa95712af92dceb4effdc3eff,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-23 01:19:36 -0700, , final parameter refactor,,
6866,63b62394d9360b764b66755ba55a7e473c8460e2,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-20 15:41:07 -0700, , added fpga new chisel uncore brams,,
6867,e384b33cc36c8ecbb0fe5bf5f87ee7f4e84b29af,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-19 15:50:20 -0700, , generate write mask bigmem used needed llc data,,
6868,9b36162b677252d0589ab15d9655d7b3d79af25b,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-19 14:20:15 -0700, , point rocket rocket staging repo,,
6869,2741bbf2b9013e98ab2bf6e5f3377f4df9b0fdae,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-19 13:53:24 -0700, , point rocket rocket staging repo,,
6870,6a4193cf90c9e055faae928ce771cd68340cb642,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-14 11:31:42 -0700, , minor cache param cleanup,,
6871,2de268b3b157b532f3e69c8d808856437c02d85c,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-11 18:36:23 -0700, , cache utility trait completely compiles asm test hang,,
6872,ca5f38ff26dce84e54d2ce5f6c70932df2360e15,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-10 23:07:15 -0700, , fix param lookup fail alter block,,
6873,0dac9a74671d629231cebd6ceeca80aa4aa6f120,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-08 12:23:02 -0700, , full conversion params compiles doe elaborate,,
6874,4e6d69892d6d7fcfb198700174f58461278131f8,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-08-04 14:06:52 -0700, , added initial brainstorm parameter hierarchical flattening doe compile,,
6875,812353bacee91882c171c4f6ad8af4f8256be6d7,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-08-01 18:01:08 -0700, , ported fpu parameter new chisel parameter,,
6876,4ac8e59b1f3c5d31d2ae20e3986fad6a5b9a1b76,unsup Lee <yunsup@cs.berkeley.edu>, 2014-08-18 19:27:50 -0700, , add .gitignore,,
6877,d5208466387e11ea4730ab12c1f615b0a70f2949,unsup Lee <yunsup@cs.berkeley.edu>, 2014-08-18 19:23:10 -0700, , add readme sbt file,,
6878,e1a4d12c65ea201b6a8724c748284fd815ec2042,cott Beamer <sbeamer3@gmail.com>, 2014-08-14 17:59:24 -0700, , fix small typo readme,,
6879,1563c1bb36eeba69fb3ae10e03aff3f2da1cbef3,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-12 15:00:54 -0700, , fixed cache params asm bmark test pas,,
6880,e26f8a6f6ae8c1da134939a9c4177752f34a5a3c,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-12 14:55:44 -0700, , fix error derived cache params,,
6881,910c8868373b864aa3de3c824003f59efd843844,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-12 14:53:19 -0700, , bump chisel,,
6882,74796868e7fbfafd8266b58609f05938473a1712,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-12 10:58:09 -0700, , chisel bump,,
6883,0ca24a5d9176b732bb9ad7b381b2701b2262185a,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-12 10:35:39 -0700, , fix debug flag,,
6884,7f07771600bc08d5856280f4b14044a0e24d786b,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-11 18:37:10 -0700, , cache utility trait completely compiles asm test hang,,
6885,9ab3a4262cedb689d616c6427f20f88d2e40521d,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-11 18:35:49 -0700, , cache utility trait completely compiles asm test hang,,
6886,1983260e6f4cd8a30fb8535b873090ce23fd49e0,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-10 23:08:21 -0700, , fix param lookup fail alter block,,
6887,63bd0b9d2ad91378b456d3dffe06ee806f43f2c4,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-08 12:27:47 -0700, , partial conversion params compiles doe elaborate rocket uncore conversion complete fpga vlsi config identical hwachaconfig yet removed,,
6888,f411fdcce39c354061348bd74968e86eaaeee100,enry Cook <hcook@eecs.berkeley.edu>, 2014-08-08 12:21:57 -0700, , full conversion params compiles doe elaborate,,
6889,d3a8a224fec0f9be237ab08f9364939ada99c563,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-07 14:52:56 -0700, , readme updated new fpga flow,,
6890,e390eba8ce60a2f8e1cc531a983de9316a36e3e1,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-07 14:50:31 -0700, , convert readme markdown,,
6891,4109d7cc87105d2c91543c97c729af8d05dc6069,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-07 13:49:31 -0700, , newest version chisel needed brams,,
6892,0fc3acb9782e9896f703a3cde657fa0335be9d9f,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2014-08-05 11:56:03 -0700, , update direction update chisel seems update process readme really date refers scala 2.8 chisel 1.1 updated believe correct consists pulling chisel submodule note tried also ran sbt package chisel submodule top level directory sbt directory believe necessary run sbt package really know nothing sbt ...,,
6893,693489da870270a91d9b4df612ea5f1a0dc97ce8,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2014-08-05 11:53:55 -0700, , add note readme make emulator debug made clean checkout reference chip yesterday able build debug emulator without first built non debug emulator added note readme say,,
6894,08d81d0892e0b2b5f0b173198367cdb1d20577a2,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-08-01 18:09:37 -0700, , first cut using new chisel parameter toplevel parameter fpu,,
6895,fcd68364ffd6fd51ff5687bf9505578d3a739b8a,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-08-01 18:07:22 -0700, , merge branch master github.com ucb bar reference chip dse conflict src main scala,,
6896,7bffc6c58652e157d42b8792b397713d1769eedf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-06-06 16:59:55 -0700, , rename unsigned.size unsigned.clog2,,
6897,3828c628c3419423dee17caf487fc746064679d6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-06-03 10:28:42 -0700, , remove vestigial control signal,,
6898,04593d433e58b1d8bfdbe157e51b041c04bd2807,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-25 23:59:24 -0700, , clean int boolean conversion stuff,,
6899,ac88ded35ae03860c9187a77023e7174a2148743,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-25 23:58:53 -0700, , use rom reduce node count improve qor bit,,
6900,88899eafe0f805f9fa4b25b2abef33f235a1f5e0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-25 23:58:25 -0700, , reduce node count bit,,
6901,0c93567dea87533c2ad82f3ea73e51fb9c479fac,im Lawson <ucbjrl@berkeley.edu>, 2014-06-13 14:58:52 -0700, , replace needwidth getwidth,,
6902,0020ded36745bad05fa7376d08b828311f84e6cb,im Lawson <ucbjrl@berkeley.edu>, 2014-06-13 14:53:48 -0700, , replace needwidth getwidth,,
6903,de32595fbad113e1f6af115f3736e6402afe2d7d,im Lawson <ucbjrl@berkeley.edu>, 2014-06-13 12:00:50 -0700, , quick change work new width class,,
6904,a04ef4f5f42e8f5ed758d47c89656266b9ac12ad,im Lawson <ucbjrl@berkeley.edu>, 2014-06-13 11:44:43 -0700, , quick change work new width class replace .width .needwidth,,
6905,1ae7a9376cb2a0ec631eb1d634171f767327a20c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-06-13 03:25:52 -0700, , fix unhandled llc writeback hazard,,
6906,434da222837df4b0b6a47281290ad160bfd16ec6,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-28 14:45:41 -0700, , refactored metadata expanded coherence api bump rocket uncore chisel,,
6907,dab675b2312c5a07a97666bb90172eccbef09d1a,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-28 13:30:48 -0700, , refactor metadata clean expand coherence api,,
6908,b0ccb889829ffc4f27291d64fb67b0cc7b669825,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-06 13:11:41 -0700, , make outer cache type choice top level const,,
6909,3c329df7e761295b4d8e1b8b7bd3a41b32630271,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-28 13:35:08 -0700, , refactor metadata clean expand coherence api,,
6910,8bc1c3354024922554f228caa271f6d5f5fd79b9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-19 18:56:30 -0700, , fix btb error requires chisel update,,
6911,364a6de2145dd3e81cd432cf31fa56bb177eef3f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-18 19:26:35 -0700, , use mem instead vec reg,,
6912,cbb37ccc3e0a408176f21329e6cc361a1ea8d117,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-18 19:25:43 -0700, , use mem instead vec reg,,
6913,e91e12ed880ac14ef9491f22ca7b58110373eebb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-14 16:17:39 -0700, , fix rocc accumulator example,,
6914,4ca152b012bc6318e8fe7a2b673f86a2f730758b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-09 19:30:05 -0700, , use bundlewithconf avoid clone method boilerplate,,
6915,94c1f01ec62e3138829beb452117c2c40777d9fe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-09 19:26:43 -0700, , deanonymize csrfile bundle,,
6916,fd5f419eb1701c8c387e9799909a1c29420c538e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-09 19:10:14 -0700, , use getwidth instead width,,
6917,0c13c00d0831ce0cc9836b327166afbfb20879be,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-09 19:09:26 -0700, , reduce node count avoiding elsewhen,,
6918,8dcc0cbb535c935d8503fc2f236b4b3b824bb022,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-05-04 20:02:31 -0700, , fix bug multiple decodelogics per module,,
6919,0e39346a126778862361b8adf43834f14e0fd3fd,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-07 01:51:46 -0700, , specific metadataarray wrapper hookup tshrfile,,
6920,5bc69814141d6a018e18d049563becfb7692f9e3,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-06 18:36:22 -0700, , fix metadata default add bug todo,,
6921,d2a3b1dc2001dec55288c70e2b9af2dbd246fc15,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-05-06 16:49:54 -0700, , merge branch shapeanalysis,,
6922,f8b3117ac01285f6f7e322638c2e868c289ac975,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-06 13:10:12 -0700, , bump rocket uncore,,
6923,7d6a642c0ce49e3ebd8b18f980598c34e111f0f4,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-06 13:00:00 -0700, , correct use function value initialize metadataarray,,
6924,bc3ef1011eb7182d48f739bfff823772e36d2f62,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-06 12:59:45 -0700, , correct use function value initialize metadataarray,,
6925,445d4f2eee39f78872a2e4e994ef84756257985f,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-01 01:46:55 -0700, , bump rocket uncore,,
6926,7f690dd9c88da7bd058bf5af3a3f8c7823c7f988,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-01 01:45:45 -0700, , parameterize metadataarray,,
6927,45172f1f37eb5e0633bf9eb2cd700d3cd15979f5,enry Cook <hcook@eecs.berkeley.edu>, 2014-05-01 01:44:59 -0700, , parameterize metadataarray,,
6928,ce056b4b89b41e1ac338cc4f230d2350aea6badc,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-29 16:50:07 -0700, , client master inner outer,,
6929,023722992162c123fee90d2395c14d7c866a2dd6,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-29 16:49:18 -0700, , client master inner outer,,
6930,224e286dd36406da20fde9f29b8e2b1525a0f7e9,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 19:16:37 -0700, , new uncore config object backends get file simplify fpga uncore,,
6931,52c6de56414b9da67957deb258d7bc0bcb3f41c5,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 19:11:36 -0700, , dramsidellclike trait tshrfile new config object,,
6932,519b2ea2b61d8d12ea4032e8074118854e3e8819,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 19:08:56 -0700, , new metadata result trait,,
6933,3d4273954af398757942fd9f9cbfb26742ee650c,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 15:19:25 -0700, , ,,
6934,1b156c6db941bd1d6885983b0e0b459c66ba58b3,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 15:18:21 -0700, , ,,
6935,1163131d1e44804e065a8edea3065111745f535f,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 15:17:05 -0700, , ,,
6936,3f53d532c25c2039735a3ee2f86f263ce54b4eb1,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-26 14:58:38 -0700, , uniquify tilelink conf val name easier subtyping,,
6937,fbf6e443764ffa61b256a432590efb795091af34,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-24 11:58:59 -0700, , fix connection error fpga uncore,,
6938,1e062d1bcdd107f371f1d2d40e7221fabfb5ac67,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-23 16:27:34 -0700, , bump rocket uncore,,
6939,f8f29c69b8ad5c619cbe849c69f0eda690ba70dc,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-23 16:24:20 -0700, , metadata friend moved uncore,,
6940,fc825c7103ee266340f8752ca86904ef29df6ab3,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-23 16:23:51 -0700, , metadata friend moved uncore,,
6941,f4d326b8d7023d3c68bf67109bee595619faeb86,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-23 15:43:31 -0700, , prep hellacache extracting metadata uncore,,
6942,83a3cb49998f7bd257b88cc10899f30a0a2a975c,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-22 17:32:39 -0700, , bump rocket uncore,,
6943,39681303b83e275c6bfcf22146e6a98720d1920a,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-22 16:55:35 -0700, , beginning cache,,
6944,5c62cff2cee62652eae3c4f659d685fdb04845fd,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-22 16:53:20 -0700, , put replacement policy uncore minor nbdcache cleanup,,
6945,2fefbdd453bed9ac66849a9e3a0a98a76dae7575,unsup Lee <yunsup@cs.berkeley.edu>, 2014-04-21 21:36:39 -0700, , fix physical design flow,,
6946,cfd6748318792b01c23a25b554d50cc0ed1dce14,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-21 17:26:33 -0700, , patch make fame1 dram compile date chisel bumped,,
6947,1bf5439f0b0a0b87d61e92eef99bd1659a95db45,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-18 18:05:30 -0700, , include new test benchmark,,
6948,5613dc7d1ba5278cc9ee00e59242f2624c9fea5d,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-16 18:14:12 -0700, , replaced list vecs,,
6949,09e2ec1f9eaa64ec463ad1b8dae108ac1c70289b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-18 16:30:25 -0700, , fix sign remainder dividing zero chris,,
6950,bf2ff7804eda45a6a690a32a11c39cafe9481539,im Lawson <ucbjrl@berkeley.edu>, 2014-04-17 17:01:40 -0700, , add chisel dependent.sbt dchiselversion latest.release dchiselversion specified command line add appropriate chisel library,,
6951,1fa505f9ff44cd49fc90866640d37f74b0b1200b,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-16 17:19:08 -0700, , remove superfluous avec object,,
6952,3520620fbdaefff254815246797e7ab12f5d4ba8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-15 23:05:02 -0700, , remove btb path,,
6953,de492b3cf70ccfe2d9918e4e982ba198d7b18e3d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-15 21:26:54 -0700, , fix critical path integer scoreboard,,
6954,e4c97e7a57ab2a819a0899c071fd0e5c9095df80,unsup Lee <yunsup@cs.berkeley.edu>, 2014-04-14 21:18:22 -0700, , push tool test,,
6955,691aa4107e6cf41a79113273806d687fe96cf329,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-14 17:13:57 -0700, , bump rocket,,
6956,444d0449e30c5884cc14c844373c02f9682dc9eb,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-14 17:12:30 -0700, , io.cnt bug serializer,,
6957,2cb4dbae39699528a81e1f117a8d60943a7a31b7,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-10 13:19:50 -0700, , refactored uncore constant tilelink data,,
6958,5a5f69bfcac0d93e7eb988c39c216b6d4fbd2d4c,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-10 13:13:46 -0700, , finished uncore constant tilelink data refactor,,
6959,b1df49ba30a9aed51527bba52afc6e151707ce2d,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-01 17:14:45 -0700, , removed cacheconstants,,
6960,fbca7c6bb35914ac0c3f043090d4e8d407306ae2,enry Cook <hcook@eecs.berkeley.edu>, 2014-03-29 10:53:49 -0700, , refactor iomem associcated constant merge aqcuire acquiredata,,
6961,1da8ef2ddf8aeb78a0faa12252741beae5721328,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-07 18:22:46 -0700, , added serdes decouple cache row size tilelink data size,,
6962,910b3b203adc39a03ceaff51ad75311269087fe2,enry Cook <hcook@eecs.berkeley.edu>, 2014-04-01 17:15:46 -0700, , removed cacheconstants,,
6963,ebdc0a269210e10ca042a3dd99190062de9503e3,enry Cook <hcook@eecs.berkeley.edu>, 2014-03-29 10:59:07 -0700, , merge aqcuire acquiredata cache line size coupled tilelink data size,,
6964,cac04afc258c63528774cdb5da5ad60a430d3a43,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-08 22:14:16 -0700, , push riscv test riscv tool repository consistent test build pas spike emulator rtl,,
6965,f643d386720dac17b7b1fe93b3a8d8b793411d88,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-08 16:50:52 -0700, , push rocket riscv test riscv tool consistent state toolchain rebuild required,,
6966,e90f2484aa6dbfc0ec83d9b78150bed7a0c59c39,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-08 15:48:37 -0700, , sync riscv opcodes csr register mapping,,
6967,fb8c7d3da55d678270f3e4e1c6c4ce0d8670b782,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-07 23:49:06 -0700, , push rocket,,
6968,3ed8adf032d55bf3a5f536c7419e3fabb9a82ef1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-07 23:48:02 -0700, , add early mul mulh,,
6969,927287da34a0e3c3be2fc2000da9055829f73b0c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-07 23:47:53 -0700, , bypass push pop,,
6970,817517c663cc22ec0abf227d457c4d8f8e9f09ae,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-07 16:08:06 -0700, , better branch prediction,,
6971,f235fa0db68d750a8b65b29302b1c16583421df3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-07 15:58:49 -0700, , move branch resolution stage,,
6972,db59fc65ab65f43aeebc1eb09b173dec97d1b213,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-01 15:01:27 -0700, , add return address stack,,
6973,56f515c2558c4cf06e18b3e1a299afbc153460f4,enry Cook <hcook@eecs.berkeley.edu>, 2014-03-30 08:13:05 -0700, , first step uncore constant tilelink data refactor,,
6974,e3b12e0b85de931c3452bd2368774ed2fadef820,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-25 05:22:04 -0700, , make btb complexity effective btb entry reference small number unique page separate storage page index make much larger btbs feasible easy exacerbate cycle time way one hot encoding used needed,,
6975,804b09c8c5b88135c3fca8e4278174f01e4383ba,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-25 05:20:24 -0700, , frontend qor tweak,,
6976,6465e2df143b74f8d34ea5fb49eaa880e8549cc8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-24 04:36:53 -0700, , make int bool conversion explicit,,
6977,1b030777ced234c0b1360401b596d8859f02a7b6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-24 04:36:12 -0700, , remove vestigial control signal,,
6978,16274a84b6afde352a4f9eadcffb32d12a1c5120,onggyu Kim <dgkim@a5.Millennium.Berkeley.EDU>, 2014-03-21 16:21:15 -0700, , update fpga testbench,,
6979,a228dbfa0d76237258026ff08f76375edef6524b,im Lawson <ucbjrl@berkeley.edu>, 2014-03-20 10:40:05 -0700, , revert update library dependency jenkins build reverts commit,,
6980,8d68ea9e0bf6928a246a8ce39bd377da3ed6285e,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-20 01:46:30 -0700, , merge branch master github.com ucb bar reference chip,,
6981,7bbcf920becac1a19e9ae9d1c8c88e92a1f4beb9,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-20 01:45:23 -0700, , sync master,,
6982,51808d998257cef9a82d00b45dd2c8c908a18acf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-18 18:37:53 -0700, , fix minor bug,,
6983,59964180216e78e64e7071027d5a7238cc846bf8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-18 18:36:19 -0700, , fix exception behavior fmin fmax,,
6984,dec98eb047db3d5184961e7297b3728fe7be80a9,im Lawson <ucbjrl@berkeley.edu>, 2014-03-18 11:37:08 -0700, , update library dependency jenkins build add chisel explicit library dependency,,
6985,d2c32b048a2facb667e24962b1f8549315d3f777,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-18 01:35:08 -0700, , fix bug htif_fini need use vc_handle,,
6986,0d124d283a8850061e8e738eddcc67dbb9ee1c73,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-17 17:02:28 -0700, , write vcs main routine,,
6987,7f23257873c8a62c93e4447876457a5772010362,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-17 15:35:17 -0700, , print random seed test fails,,
6988,fcbbb275aaa831b31a51838a9ebb7d9142ccd3e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-15 17:35:30 -0700, , fix nondeterminism,,
6989,54cbf0c4f1a953bcb06ff31e981d27d4cc77abcd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-15 17:33:17 -0700, , add unused rv32 csrs,,
6990,943d7ac80a268b4b6b985bf58ec9a288a39e49d5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-15 17:31:48 -0700, , use linkedhashset map simpler determinism,,
6991,53d62cb69de2bd05a36f3594e4134fffab6994ef,onggyu Kim <dgkim@s142>, 2014-03-15 16:45:58 -0700, , remove nondeterminism,,
6992,e4b56b5d0e2320ac7d2261d0fe60ec1d9fdf09fd,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-15 15:31:04 -0700, , generate verilog rekall,,
6993,b6bf7cfe0caaf9b00dca586a76597d0e8f88dac7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-11 23:56:57 -0700, , push chisel,,
6994,7ac003a4f754042f03d9f16c85223a5d4fbed238,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-11 20:36:39 -0700, , push hardfloat,,
6995,f04bde75fb88d9aabac7f713856efb6df9a50a69,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-11 19:12:20 -0700, , new encoding,,
6996,a0389645b7198705f9db7d9f6cfaf32a8ce97c90,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-11 18:58:24 -0700, , new encoding improved implementation,,
6997,00bc1a22936e06747bb91221982a169135d7e5c1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-10 16:59:07 -0700, , add fclass instruction,,
6998,6951333a084bb1386da9402a4ad27e85d58df520,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-04 23:43:00 -0800, , push rocket,,
6999,ac4b3f9f224a68596a122ed88ddf96954ba0c3b6,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-04 23:38:49 -0800, , print core,,
7000,d055c0ebaf2946d025c95c6ca809c51fcf655d5d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-04 16:38:34 -0800, , push rocket hardfloat chisel,,
7001,9f2e16c58a5cda014bdbd0f18c8902d75d555081,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-04 16:32:17 -0800, , fix arbiter input,,
7002,fa75f6e81ed9d0e2c159bc6a6a6eba95f5394a2b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-04 16:32:09 -0800, , fix null pointer exception has_fpu false,,
7003,23045ec37966d965ce7ea0c786a619eacd89f84d,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-02 03:38:06 -0800, , add hwacha vfmsv instruction keepcfg bug fix turn secondary fconv,,
7004,49f0e43ed1783f40d2a821de47dc16747868df9f,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-01 03:31:03 -0800, , push riscv tool,,
7005,e20d50436ab8093306dbafa51ccb91660539f423,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-01 00:01:35 -0800, , committed wrong directory meant commit hwacha directory,,
7006,8c459df3b601f3c6b81d5f5f199d640a68d1e4b1,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-28 22:50:34 -0800, , flush deck xcpt occurs fix remaining test bug,,
7007,cb14baab88a8049c747e821b5d01d8cc82b90b68,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-28 15:57:46 -0800, , reformatted hammer directory added parent script repo well readme,,
7008,c7110c83892cd1527a8a4622130d5e041180d7c8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-28 13:39:35 -0800, , make fpu pipeline depth configurable,,
7009,0c4442c172eccf84ac4db5df90f420027dbeb809,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-27 20:28:19 -0800, , push test tool,,
7010,bcfcdefe88e9a15ab5c3e405acf3115a477f65c8,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-27 04:39:12 -0800, , update hwacha,,
7011,46714c0c606594df0daadc360e5ff44f74168727,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-26 21:20:53 -0800, , improvement hwacha,,
7012,a5625de3d59b3cb1c8ccbf316675bf4d28e92b3b,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-25 21:18:03 -0800, , support vector irq test,,
7013,fcfc1078f8cb744bd31397c443a32fc2f90d63ac,en Keller <bkeller@eecs.berkeley.edu>, 2014-02-25 15:54:19 -0800, , merge branch master github.com ucb bar reference chip,,
7014,220076506c4a798c03b4a718074b513796ec037b,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-25 03:51:15 -0800, , push hwacha vector test work,,
7015,e5c2bd5e7b34cd8c3771fb239adc427e39dbbcbf,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-25 03:50:32 -0800, , add extension option riscv dis better disassembly,,
7016,98b830201a63816090cb64fb4a116e2297047758,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-25 03:31:06 -0800, , add wen signal dasm printf,,
7017,8acc9510c49143e9b21d74173a7bba97904b6b2d,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-24 01:43:55 -0800, , push hwacha chisel,,
7018,22345dd07309e73ce66f72097c6a661bd06afd6d,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-22 22:53:24 -0800, , push rocket hwacha,,
7019,97b1841fcf48abbaa2b91f8b96e9556c3b244cac,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-22 22:53:04 -0800, , change dcache tag bit,,
7020,f14f386b4f4acba6e9b8f4a56287d7538c161987,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-19 15:50:28 -0800, , merge branch dse github.com ucb bar reference chip dse conflict src main scala,,
7021,a006bffca47e9f3192c3f3406bb12f30e379952c,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-19 15:04:03 -0800, , merge branch master github.com ucb bar reference chip dse,,
7022,58d2e62e3f728e01833ef473f16fb21361399df0,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-19 14:24:36 -0800, , merge branch master github.com ucb bar reference chip dse conflict chisel src main scala,,
7023,de965d558a87ffff9e2c79a1523e9f9ac1da1b78,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-14 17:40:58 -0800, , renumber uarch csrs custom csr space,,
7024,e554f6728da99aaa186b3ca33c2bcd2cadd0d40e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-12 18:40:05 -0800, , update chisel,,
7025,8e3ca609f71b226dc24e7d81a03f0831352856be,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-14 17:40:00 -0800, , renumber uarch csrs custom csr space,,
7026,755293d7852d221d6e997f0743911e9a0f74d483,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-02-14 10:12:09 -0800, , push hwacha refactoring add line uncommented properly instantiates hwacha,,
7027,02dbd6b0aaaf0967ea26afbc2e4d32d12882d1ac,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-12 18:39:40 -0800, , assign input,,
7028,6808245bb565b16b7a03c62531a811bac544e386,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-02-12 16:50:13 -0800, , timeout cycle defined toplevel makefrag order allow easier alteration debugging,,
7029,e5de170215c5ee41f9e1421fc83254d4f8957a7a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-12 14:28:43 -0800, , update chisel fixing verilog backend,,
7030,e25c54e998a007bf64a2e1fd045ebbd665fd4c85,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-12 13:52:24 -0800, , merge branch dse github.com ucb bar reference chip dse,,
7031,c1e544886fdd8b05822efee155c7a7c190ee88b5,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-12 13:35:12 -0800, , merge branch dse github.com ucb bar reference chip dse,,
7032,1a03a64572a8d952ce22d954cc48a959e9073489,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-12 12:44:30 -0800, , merge branch dse github.com ucb bar reference chip dse,,
7033,aae5f465c1213c85da5516294d4bc74013480096,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-11 17:31:55 -0800, , merge branch master github.com ucb bar reference chip dse conflict src main scala,,
7034,548cf16061f783cd8baa55819489c01aee7d1106,dam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>, 2014-02-11 14:36:47 -0800, , added jack makefile hammer.scala well changed reference chip multiple datacache size requires chisel branch dse,,
7035,0ebb115a3c8c0a21584d72f2b43d6fdf9bd03045,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-10 19:05:14 -0800, , revert old auipc definition,,
7036,a09ff9fdc76d37b74c20031f4205c4ad233038f1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-10 19:04:42 -0800, , revert old auipc definition,,
7037,cda46b3ce1bd826b65889e22a06ffebcd350c8d4,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-02-06 16:20:48 -0800, , use recursive populate submodules current instruction run test riscv test env pulled,,
7038,1456170c6df595b276317f5e6cda50a8a2477508,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 12:01:49 -0800, , always stall decode rocc fence never stall rocc deferred amo.rl fence,,
7039,79486c5802650f088fa17fb14711ef42ffedd08e,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-06 11:25:45 -0800, , push tool test,,
7040,11e69a73cdcf270a163060d1a4e04b112492d15d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 03:08:33 -0800, , fix test hwacha disable hwacha default,,
7041,eca8c99f44444c0053d1b251a6d6a3df2ea20468,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 03:06:55 -0800, , ignore rocc interrupt line rocc present,,
7042,e7a726fbac5636187a64a3cdfbe56bd92b590b83,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 01:48:56 -0800, , make uarch counter read,,
7043,e20de64b8c4f023db5cfc88a3d2847ae8fdbe656,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-06 00:30:31 -0800, , rocket sync,,
7044,f021213b1da4d7f50a8c51e5f0c8d5507502f122,uan Nguyen <quannguyen@berkeley.edu>, 2014-02-06 00:21:28 -0800, , merge remote tracking branch origin master hwacha port,,
7045,62e9313aef1e1ca1f7e1ee3a98e8e1fc6b38d08c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 00:13:02 -0800, , add counter,,
7046,ac8ff4b7e8d521577f7c4e8b7fb8d473baac5c8c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-06 00:12:41 -0800, , getting vector exception work,,
7047,ff7cae29f76be54eb2eee186fe2c53db6c43a77c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-06 00:09:42 -0800, , hookup rocc interrupt bit,,
7048,ab4a3e937b4c8d7cdb0a16884888ae8dd9c2650c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-05 14:21:43 -0800, , share fma pipe,,
7049,5128298e8aed8a835f3c8b7374b659f5e226a833,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-05 03:29:23 -0800, , allow chisel elaborate module outside referencechip package,,
7050,dbeadba2dcd2dada17574152d7746893bec575c7,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-05 03:28:33 -0800, , add vfmvv,,
7051,107aa0defae9e2f4132f75e5fc0bd33163cdce1b,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-05 03:28:22 -0800, , recode expander bank lfu,,
7052,8c96e27ca6dfc16b738b5b70ce63e571471f023e,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-02-04 17:20:28 -0800, , merge branch master hwacha port mostly stable version passing test,,
7053,6a02d15c211ec8b7c7cf97d78027dc96bc7d08fc,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-02-04 17:05:03 -0800, , merge branch master hwacha port,,
7054,fc52840ce2dffc3a7f9b996b7b34cd1649eae7e4,hristopher Celio <celio@eecs.berkeley.edu>, 2014-01-31 16:52:59 -0800, , move timeout makefile variable,,
7055,382fa0ef278ff6121e45ed7602901f11b7b3c373,enry Cook <hcook@eecs.berkeley.edu>, 2014-01-21 12:37:47 -0800, , cleanup supporting uncore hierarchy,,
7056,bbf801023039b406f5c6ad2ce952441fcf29d644,enry Cook <hcook@eecs.berkeley.edu>, 2014-01-21 12:20:55 -0800, , cleanup supporting uncore hierarchy,,
7057,e9d3a650a4614835ca3d0268cea3105ecc554646,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-31 12:25:19 -0800, , speed compilation,,
7058,2c2b3a7678e3437e042ed83d976b764839cc8b7a,enry Cook <hcook@eecs.berkeley.edu>, 2014-01-21 12:08:42 -0800, , cleanup supporting uncore hierarchy,,
7059,febd26f50519a2cef72b0419c90da189bdf5b3f8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-31 01:03:17 -0800, , correct csr privilege logic,,
7060,8062888fb992dbba3cb24773af88cc9d2270e0d8,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-01-28 22:14:54 -0800, , push hwacha rocket chisel newest version,,
7061,3c3c469725e80f451481bacda896993f6ac324ec,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-01-28 22:13:16 -0800, , add exception signal rocc interface,,
7062,0ce98a7e0c81e1f120130e40bcc37d59e6c0c596,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-28 03:52:55 -0800, , update riscv tool,,
7063,fb827abbfa18223daaecc80ea8416e749a33f43c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-28 03:50:07 -0800, , use dynamic fesvr library,,
7064,0266c1f76a489a9fed0ef5c08199f3fef57a1637,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 16:36:36 -0800, , support retirement width csr file,,
7065,267394d3cc7c29160bf318bcaece5f78a897d148,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 15:59:11 -0800, , fix csr interlock,,
7066,1f986d1c9682a66bdfc925bdb7592e55046c7d32,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 15:57:58 -0800, , branch care alu input function,,
7067,a1b7774f5dc99457f52f118688256a91593730bc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 15:56:01 -0800, , simplify handling cause register,,
7068,ce36d67f05d890b0081cd86b59b74a168722c818,unsup Lee <yunsup@cs.berkeley.edu>, 2014-01-22 20:18:44 -0800, , push tool test,,
7069,3e634aef1d3afedacc4035248d81bc742377aff5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-22 18:20:36 -0800, , fix htif cache line size,,
7070,a2be21361e9181fcdec7f005ee31b168058b2137,hristopher Celio <celio@eecs.berkeley.edu>, 2014-01-22 16:19:57 -0800, , allow icacheconfig toggle fetch width,,
7071,7c11cf49b8eb3add8a6c3d05e095a6605eefbaf9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-21 16:23:32 -0800, , update riscv tool,,
7072,b6c6bddb6274c48add2a0cea79caf418df9bf847,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-21 16:20:24 -0800, , add full csrrx support asm test,,
7073,a7489920cec4a13be1062658f1e9026ce2dd6d5b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-21 16:17:39 -0800, , support csr atomics csrs status,,
7074,e7ee94bcc8e9f85f21caa04742440b931bc933ef,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-01-21 15:23:05 -0800, , merge branch master hwacha port,,
7075,6ba2c1abe59ddcc1aba0d11e7a6ce7b083d14572,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-21 15:01:54 -0800, , use auto generated cause constant,,
7076,ee0c4ca291076baef7944071d76fe82d42de7e43,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-01-21 14:48:04 -0800, , push chisel rocket hwacha tool test incorporate bunch new change isa alteration,,
7077,6f7ae01b1ab60ac8430936464793d7b3f3915518,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-17 14:10:10 -0800, , fpu fix,,
7078,95de358a9607765c35cf3d775a604f57d4a9f50a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-17 14:09:30 -0800, , fpu fix ops followed store working encoded subnormal nan,,
7079,6f028b2d524d6bb2d3e0dac7bf6c04d2df6cd3a5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-17 03:53:08 -0800, , increase btb size fix rocket fpu bug,,
7080,cf38001e98f8400b6adc01864596b3f058ac30bd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-17 03:52:35 -0800, , fix fmv.s.x fsd,,
7081,30b894c2c484bc2ca8d68093b3bff40d4e36d49c,unsup Lee <yunsup@cs.berkeley.edu>, 2014-01-16 16:04:48 -0800, , merge remote tracking branch origin master hwacha port,,
7082,6bbbf369790794aa1c8d2e2796ba64d4e6d745f9,unsup Lee <yunsup@cs.berkeley.edu>, 2014-01-16 16:01:41 -0800, , push accel rocket dmem port back rocket,,
7083,dfc13236d1a140d7ccb9450a8bfe2876c3cb4ea1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-16 12:44:29 -0800, , linux work,,
7084,57f4d89c90b249b0daee1174457535282f181fac,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-16 00:16:09 -0800, , generate replay_next signal correctly,,
7085,6ebdc4d94e83f9099ef715b5dc6bec7fed2f170b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-16 00:15:48 -0800, , simplify store conditional failure code generation,,
7086,31060ea8ae630bced748a04be90fae61a4c7ec7b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-14 04:02:43 -0800, , fix fubar long latency writeback control logic load miss writebacks happening time multiplication working hopefully doe,,
7087,4f1213cb8b638067702500c1d2c274595c690543,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 21:45:14 -0800, , fix scala integer overflow,,
7088,e8486817e6d835d9818365321039f50b67c12249,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 21:43:56 -0800, , clean formatting i.e remove tab semicolon,,
7089,a50a1f7d50a74ad65f4d61f143cdc103f1769878,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 21:37:16 -0800, , clean multiplier divider stuff,,
7090,4d236979bdf194d62bd6efeeff08c6465d0db9ec,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 00:55:48 -0800, , fix far forward jals sign extending wrong bit causing backwards jump,,
7091,c546f66404bba8e7e32fb9a83827738e9ea40dcf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 00:54:49 -0800, , swap jal jalr encoding,,
7092,37b86c89fafb14a4d8e886c53219e9a4552b148e,uan Nguyen <quannguyen@berkeley.edu>, 2013-12-13 03:38:16 -0800, , introduce confprec,,
7093,ebec444ad29114ad0b7d6ba28b139f6365e95531,uan Nguyen <quannguyen@berkeley.edu>, 2013-12-13 03:33:02 -0800, , increase tag width configurable precision hwacha,,
7094,d99ee1f9c27b6b9decc0b6751d1108ee563a8e99,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-09 20:31:58 -0800, , update hardfloat fixing sfma unit,,
7095,07a91bb99a7cf726b7a83c117b43375436df4e6b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-09 19:52:47 -0800, , miscellaneous cleanup,,
7096,ab6cd9c9e8903e1e7c130a5127587484e8af3907,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-09 15:09:48 -0800, , update chisel rocket,,
7097,da3135ac9bf7d39a37e1cd471bbdff4b72626ac7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-09 15:06:13 -0800, , begin integer unit clean ... make easier generate superscalar version core,,
7098,16d5250924b1f94b2f8bba5098e7b56bbc514184,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-05 04:18:04 -0800, , correct trap behavior fcsr,,
7099,5814a90472b391cf0873f35e3879263fba9361ba,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-05 04:16:48 -0800, , make decodelogic interface flexible,,
7100,a43cf9d68896a6e05b772c4d8a6dcab21709f44b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-25 04:44:55 -0800, , update new privileged isa,,
7101,924261e2b28701c401a8dd86be90fa8f5a9f16f5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-25 04:35:15 -0800, , update new privileged isa ... phew,,
7102,acc0d2b06c6007993552cf949fcd3af809b5ce54,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-25 04:34:16 -0800, , use lsbs htif control regs least ...,,
7103,65b8340cea83c2ebd5ba25cd70e0110dd595508f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-24 14:19:46 -0800, , mitigate hit branch npc critical path,,
7104,53f726008bf80761006208b0e53b02c476c43a28,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-24 14:16:53 -0800, , use mem instead vec reg tlb qor neutral improves simulation speed,,
7105,1c6f4e91f93886cb76775aafc0163a2f6221f2ef,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 15:02:40 -0800, , merge origin master push hwacha,,
7106,d450b8548361d922853937b11afad271cd0e305e,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:57:38 -0800, , merge branch master remote tracking branch origin hwacha,,
7107,9e6e5adeba78244281438c6b0972bec5b0f9916c,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:55:57 -0800, , push uncore,,
7108,951226f4135aaca6457466723a96b3c11adb3465,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:46:31 -0800, , fix slli slliw encoding bug,,
7109,25fdf9827f82a1931b4e1eabcfde6b118026549e,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:45:59 -0800, , push test,,
7110,68e270eeb23092674d85d77d00ec098a8c703c0e,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:44:58 -0800, , fix slli slliw encoding bug,,
7111,56421948341052791c8136d9f30e0df09f03b30b,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-20 16:44:33 -0800, , push hwacha consistent state,,
7112,056bb156cab81319750c7de53a55af57dfee7599,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-20 16:43:55 -0800, , make cacheconstants object,,
7113,3eafbbd1e2e907316c9dee14299f8099930996d4,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-19 22:14:11 -0800, , push hwacha rocket physical test pas,,
7114,3b109763ad85c521eb9adc714e8055544a5496b3,uan Nguyen <quannguyen@berkeley.edu>, 2013-11-19 20:54:47 -0800, , connect fma hwacha pipe,,
7115,8304a47919d034ea65da3bd81ad601327b30e7a4,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-19 18:02:13 -0800, , merge branch hwacha github.com ucb bar reference chip hwacha,,
7116,c06299c96369951594f4754958d3b2f4e91d1a84,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-19 18:01:59 -0800, , push test,,
7117,d7c6824c5103645a9602d765370291c238944ab8,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-18 13:30:02 -0800, , push riscv test riscv tool,,
7118,e50c5180cd028ec7570fc29a78845b8db88905e0,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-14 16:03:55 -0800, , merge branch master hwacha,,
7119,a662e85f2a5e4b178bd9bcb850a84b8a81a98193,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-14 16:02:44 -0800, , merge branch master hwacha,,
7120,36e715a79764c33ebeaaf18e5e5bed2eed027f28,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-14 15:56:51 -0800, , use newer version hwacha still quite working longer stall,,
7121,a870f51300fa0bc4be34fd3c6ce4fe3fbfe0e208,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-14 15:56:25 -0800, , add vector test,,
7122,c137cf1a46a6b2311a451259b4d570ba6308dcc1,en Keller <bkeller@eecs.berkeley.edu>, 2013-11-08 15:30:08 -0800, , added line fix race condition sbt compile fixed .gitignores,,
7123,bb64c900928039972d9d79597150a109050dbb9a,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 15:42:21 -0800, , forgot put htif uncore package,,
7124,f13d76628b122d2dfc3950aa0761bcfd0f7394fc,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 15:42:10 -0800, , forgot put htif uncore package,,
7125,c1966e2b0ab911bf0024acec4a22b106e80ad245,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 15:42:03 -0800, , forgot put htif uncore package,,
7126,1d6d4b4e96a174548698c0e9aeabcabbba97cde2,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 13:19:19 -0800, , move htif uncore,,
7127,c350cbd6eae0153ed511ceac6b45a9476d52a965,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 13:19:04 -0800, , move htif uncore,,
7128,da033af0b0a1f5e7e333707cf3a975162a863aa9,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-07 13:18:46 -0800, , move htif uncore,,
7129,ad1d8f219e00668fd320c5d6916613462398794d,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-05 21:10:49 -0800, , push riscv tool,,
7130,c8108477615c61e0e8e6545b38be5aecf9bbb1fa,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-05 17:12:25 -0800, , hookup memory port,,
7131,4c56323f6f58bbfb8d03d7c206203252e6240ab6,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-05 17:12:09 -0800, , hookup memory port,,
7132,3cdfde9861dbdc3ad579b602aea7d86332134e8c,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-05 15:31:59 -0800, , push hwacha rocket,,
7133,eae571e3711d32e139920bf21f9aa66d5e02dff9,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-11-05 15:31:03 -0800, , remove rocc memory simplifye module hwacha,,
7134,7da65434ee44682df4d0901e6abbfe87a7d0b6a9,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-10-30 20:44:02 -0700, , initial commit hwacha reference chip rocket integration,,
7135,04108270ff2785b4cf16be7eb6a2d22f44e2e6fd,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-29 22:54:00 -0700, , push riscv tool,,
7136,a875233be62c30998acef18d6142222b41668a9c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 21:17:07 -0700, , update subrepos,,
7137,3c1d1f79812e0e6c466a60242a1ee464571d18e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 13:27:36 -0700, , fix sbt race defining subproject build order,,
7138,8c380a7c3aac4eaad5903dc821376f3240049928,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 13:25:57 -0700, , abort make run test fail,,
7139,c55eee72444d45d6678b019ed12f12f0a79e70d8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 13:24:09 -0700, , pas target machine exit code back host,,
7140,12f0369e6e58d56e4233f73e49dce9937cf5c217,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 04:14:35 -0700, , simplify divide early circuitry,,
7141,b44dafbdca5ab6a90320b84c99a3ff05689afbe5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-29 04:13:50 -0700, , simplify branch offset mux,,
7142,23f7bab4f332f7e11bec99073e03039b36e78bdb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-25 15:27:24 -0700, , reduce fma pipeline depth fma qor improved enough allow change,,
7143,f440df5338d3c1e7ba56fcd57ca8fa2ae98f5f99,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-28 22:37:41 -0700, , rename m_fence m_nop,,
7144,15835607574917b48bc8de4bd32cf9621241f925,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-28 22:35:18 -0700, , fix replay bug respond cmd nop,,
7145,437f7ed4af209b9525b3aaab6ca8f56e028ba1e3,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-26 20:51:19 -0700, , push hardfloat ignore target file,,
7146,fc9c676fc1c6bd416670873bc76ed2703dbb7f0c,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-26 12:01:46 -0700, , add chisel hardfloat back sub project bump sub project,,
7147,42693d43adc3dbbb65b1b0a591d3a20db904a804,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-26 09:51:14 -0700, , simplify build.sbt,,
7148,f6d7e22c462f1350fd6a5216136058f0da6a0abf,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-25 11:52:01 -0700, , push rocket fix issue uppermost bit req tag getting lost,,
7149,36b85b8ee207c59beeab0fe9fb2309eb5406e94c,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-25 11:51:10 -0700, , fix issue msb req tag getting lost agent accelerator attached,,
7150,36dfff5ee8b27f13cf7867819a14ab57c4277d5c,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-25 01:21:41 -0700, , adjust verilog testbench use new debug_stats_pcr signal exported top level reduction stats pcr core push rocket export stats pcr top level scheme cleaner digging hierarchy,,
7151,891e459625f00485830303148ab83227ed6afdb0,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-25 01:16:32 -0700,28, export stats pcr register currently top level,,
7152,eb7e6f03b3a2f1dad2ffce39a3fd27c484a91871,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 16:33:32 -0700, , push rocket fix documentation,,
7153,730a6ec76b6adeffa948070340afd69f4a36bfdf,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 16:32:49 -0700, , properly set busy bit also pepper helpful comment,,
7154,472b947fbe4cb5dc3d9f0743a81a712b6f5f1643,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 16:16:12 -0700, , push rocket add option turn virtualk memory,,
7155,eb03f61058c85e2773a2391dda48ba5a0341be93,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 16:03:28 -0700, , properly ignore target file push uncore properly ignore target file,,
7156,20246b373ebfdb265c7bc095364384f1caee028b,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 16:02:00 -0700, , properly ignore target file,,
7157,81c752de8402741ec8a6b664e04d3464af49b73e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-24 13:58:23 -0700, , support disabling virtual memory,,
7158,adc386f8899c4d974a898d9392db354c43fac2f6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-24 13:53:49 -0700, , turn virtual memory inside rocc base class,,
7159,081fcc4e6370011a89873cdb203daeda1e58ef9e,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 10:55:22 -0700, , push rocket accelerator interface fix,,
7160,3532ae0b79ac3ebe70bf877e019fa0c184981674,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-24 10:54:09 -0700, , andrew actually mark scoreboard rocc instruction writeback issued also fix issue properly tagging memory request finally reverted change f27429c properly follow spike model always return previous value accumulator,,
7161,fba0ae0fec57bed20b4af639ba906305f0870036,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-23 00:26:27 -0700, , push rocket,,
7162,db1e09f0d0fe14c066551a30404dead519941e49,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-23 00:21:43 -0700, , fix issue rocc stall memory interface,,
7163,324a6321bdcdfe195af7e80f6e156d7bd91c80d1,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-22 03:24:11 -0700, , push tool improve consistency tool compile test new isa encoding,,
7164,2676ea827988423630efe9268aaadb43f877958a,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-22 03:19:43 -0700, , push rocket fix issue rocc although remain,,
7165,158cee08af1d689167166becaa40462c2d8a78d9,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-22 03:18:06 -0700, , adjust ordering roccinstruction reflect new isa encoding note fix register issue still slight issue executing memory load,,
7166,b7d7ced41bfbcf0b377cab9ad8e78f49614a3066,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-21 06:40:23 -0700, , update new isa,,
7167,1d2f4f8437baf16051d74d35ec4d65b93c9ce40e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-21 06:32:40 -0700, , new isa encoding auipc semantics,,
7168,09247c0e0ba1b1fb136f10781cb9141211ba0a4b,uy Vo <huytbvo@berkeley.edu>, 2013-09-19 20:12:10 -0700, , fix sram init pin,,
7169,c9813603eedaf8f37f2f8e62c44f9c4cfb2bb5ea,uy Vo <huytbvo@berkeley.edu>, 2013-09-19 20:11:11 -0700, , merge branch chisel github.com ucb bar uncore chisel,,
7170,cc3dc1bd0fbed6aad7f8ba9ade655f80f5e12369,uy Vo <huytbvo@berkeley.edu>, 2013-09-19 20:10:56 -0700, , bug fix,,
7171,9bf10ae5d22ebcc927703d43842097867add7ea1,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-19 15:26:36 -0700, , remove extraneous tobit need new chisel,,
7172,42970c9a996755b5eac4d852a2e54ab2e326a0ef,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:39:52 -0700, , update rocket,,
7173,25ab4029321707063d487a880b91a3029a8d041d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:29:06 -0700, , swap jal jalr encoding,,
7174,628745226c23fa20379fdb36022b7b3886c7777a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:25:53 -0700, , use spike disassembler riscv dis exists,,
7175,80003b30194b9e6368be9070f6570e1f26cc9f16,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:25:26 -0700, , support rocc,,
7176,110e53cb48f6fbb3b77736e05e07e67c693f6db2,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:15:32 -0700, , revert add early multiplier broke recently time figure,,
7177,88d1c47665278f0eacf9488dbebdaacaea058b85,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:14:45 -0700, , disassemble within chisel,,
7178,f12bbc1e438518fe774a8390c2f6de3f3dcc9823,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-14 22:34:53 -0700, , working rocc,,
7179,18968dfbc7e7f3bc921f5f844548884e250bf253,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-14 16:15:07 -0700, , move store data generation cache,,
7180,a0cb711451bc9f34963dacecfab1db949e8c090a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-14 15:31:50 -0700, , start adding rocc,,
7181,d053bdc89f755a79d4759e4ff8a2a6ee9bb35cb4,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 22:34:38 -0700, , remove hwacha rocket soon use coprocessor interface,,
7182,1edb1e2a0aa73d94a5df35e90bdc1906d1fd8458,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 17:55:58 -0700, , ignore lsb,,
7183,fbdbb01232e9a91190469275f2c5f15d221804d7,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 17:03:38 -0700, , update new isa disable vector test,,
7184,cc7783404df6dd87b7eaef3aa93b2b80906e8a13,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 16:09:53 -0700, , add memory command m_xa_xor,,
7185,59f5358435f1f52b18d32f2ee3807ca0b38a55fc,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 16:07:30 -0700, , implement move fence logic cache,,
7186,243c4ae3422f1aee46f8adc313e20042c1b7c9b0,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-12 03:44:38 -0700, , sync rocket new isa,,
7187,95dd0d8be13184adf4f1bdfaac1c281571ee09c0,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-11 20:15:21 -0700, , remove debugio error mode,,
7188,b42e140e05f953e53c7499a2a7ff7e4dc5b7758b,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-10 16:23:52 -0700, , networkios longer use thunk,,
7189,1cac26fd76f7eea8668420d7d63903b42653ccb8,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-10 16:15:41 -0700, , networkios longer use thunk,,
7190,f9b85d8158432768e0d1c0093fe714065c5da5cd,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-10 16:15:19 -0700, , networkios longer use thunk,,
7191,ee98cd8378c8b97e141f25390bb2f7cd1803e81d,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-10 10:54:51 -0700, , new enum syntax,,
7192,d06e24ac243d6b519cba88cb66e15cb63792914c,enry Cook <hcook@eecs.berkeley.edu>, 2013-09-10 10:51:35 -0700, , new enum syntax,,
7193,6cde69e95dcb802d98d4207166474da2486e3f47,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-09 14:31:18 -0700, , merge change master update rocket emulator build program execute correctly due isa change etc,,
7194,cfbfa6b8952b1621ce264fd342ee1b0cfba68cf2,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-05 19:22:34 -0700, , add error due merge issue note debugio introduced slated possible removal later commits,,
7195,e23e8e3850271299a7c293d4c90b68868330d773,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-05 16:17:34 -0700, , merge branch master chisel conflict src main scala memserdes.scala,,
7196,d896ccbd43a227ba877e80706a39686f0030c0b6,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-05 16:11:53 -0700, , merge branch master chisel conflict src main scala htif.scala,,
7197,f27c0fb01000f826531cf48907390bce5694721d,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-05 15:01:56 -0700, , merge commit chisel,,
7198,69daae0daea28b36e743c1401aabe49505bf103b,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-05 14:56:41 -0700, , add dependency resolvers build.scala fix build script,,
7199,2c47b4388afd50ba376a8d99a890080d11e2f990,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-26 14:54:49 -0700, , push rocket,,
7200,b9f6e1a7ecbf32fba1943aee34ee92a1be6c863c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 14:40:13 -0700, , update btb garbage fetched,,
7201,9003bc261442c0384d96ab009cc37af39fd3d259,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 22:42:57 -0700, , push rocket,,
7202,44e92edf923577fd733fd75b95908d1cc3b664cb,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 22:42:51 -0700, , fix scr bug,,
7203,d0674af13f4fcc578072cc2d720ceba613179b5a,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 22:15:38 -0700, , forgot push riscv rocket,,
7204,3895b75a560f6a337b4822e0b283115b9aed53b1,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 17:33:11 -0700, , support non power btbs prefer invalid entry,,
7205,ba9bbc27dfa4792b703b919bfb684499c382587e,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 15:50:03 -0700, , apply change fpga top level,,
7206,76cd90fc01f274e6df1e7af3d8630653ec533c11,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 15:47:42 -0700, , parameterize number scrs,,
7207,2ca5127785f66cf18aceff7f58511983e0ca2878,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 15:47:14 -0700, , parameterize number scrs,,
7208,694ebd65cf612aef38f4c8c86ea7782c2b7bc1fe,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 15:24:25 -0700, , push uncore,,
7209,b01fe4f6aa80e7b452910e22bdbbb996a4d26cc5,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 15:24:17 -0700, , fix memserdes bit ordering,,
7210,daf23b8f79cc08ee7b2e0d9409483084aff7a0e0,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 14:42:50 -0700, , add early multiplier,,
7211,67f80ba4b2027aa29f60bb3eb86968432b3552b3,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 14:40:57 -0700, , stall div mul writeback slot free,,
7212,d1b5076fee683fc80db803bafb0d586d1357269c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 14:40:13 -0700, , update btb garbage fetched,,
7213,52e31f3298c4d10f5cea6fcea48cf05ad774bae7,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-24 14:39:23 -0700, , bypass scoreboard update reduces div mul miss latency cycle,,
7214,d4a0db45752d4e9c1e14affb8b1117da893ae2b9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-23 21:16:28 -0700, , reflect isa change,,
7215,0884bc97896ad40124f5cf7bc7d332997b184d60,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 13:20:38 -0700, , fix dramsidellcnull entry,,
7216,1e3ac0afa99539ba74310b1a03d0d482214a5ed2,unsup Lee <yunsup@cs.berkeley.edu>, 2013-08-24 13:10:30 -0700, , back ntiles,,
7217,9aff60f340bb3d64ed7a1bf482cf80b93714cb63,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-21 16:16:42 -0700, , whitespace error build.sbt,,
7218,dc53529156d54eba953640e71f567c5bb9644cf4,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-21 16:00:51 -0700, , added resolver bumped chisel dependency,,
7219,6aa500fc16b74b1edd0889c286f724c13b3ebd1f,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-20 12:56:01 -0700, , dont make assumption default project name invoking sbt,,
7220,b06d33da2fe37e228a6ca18e2c855f77659df436,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-19 19:54:41 -0700, , canonicalized sbt updated makefiles cleaned submodules minor bugfixes,,
7221,ff7b4860061633fb04c9a818409f53e2243c68b5,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 18:13:19 -0700, , standardized sbt build,,
7222,85e5ce046f848025cf2f20b18b042b46b56fd0af,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 17:07:13 -0700, , pulled submodule commits uncore sbt standardized,,
7223,6b20556661fdc507ab42ee21303d950ccebac89a,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 16:39:30 -0700, , merge branch chisel github.com ucb bar reference chip chisel conflict chisel riscv hwacha riscv rocket uncore,,
7224,784e017baef3c74433d99dfad7914ae8cc4ed4f0,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 16:37:58 -0700, , final reg standardization,,
7225,ae02ebd153c1f6a8a94d106caf3e36e019ee432e,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 16:35:27 -0700, , merge branch chisel github.com ucb bar riscv rocket chisel conflict src core.scala src ctrl.scala src src fpu.scala src nbdcache.scala src tile.scala,,
7226,b80f45f8f299b17aa5f285e7b53b6bef9dd8ca42,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 16:22:12 -0700, , merge branch chisel github.com ucb bar uncore chisel conflict src main scala llc.scala src main scala slowio.scala,,
7227,3763cd00049bfad25d1857223af32df504042f77,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 15:57:16 -0700, , standardizing sbt build convention,,
7228,3a266cbbfaa6a60d73b0c2f50347ce2d43ae62d5,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 15:28:15 -0700, , final reg change,,
7229,17d404b325fa71f715f03356baa060386840a41d,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-15 15:27:38 -0700, , final reg change,,
7230,9b70ecf546ecc6a4f7f9e6e46e69a063c1370627,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-13 17:53:19 -0700, , reg standardization,,
7231,1308c08baa0eccdd98c3ec022a9de6217cc11cf4,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-13 17:52:53 -0700, , reg standardization,,
7232,b57043584776e49471a79bd046d6dc382d39e9d0,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-13 17:50:02 -0700, , reg standardization,,
7233,7ff4126d049449aec3e4ff4e20fab8d2f08cd049,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-13 00:01:11 -0700, , abstracted,,
7234,9162fbc9b5dde864c85a7e0555eeccd05c84f866,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 23:15:54 -0700, , clean cloning tilelink bundle,,
7235,858169917e83150464ed7ab2c7c5eaa1336ee6c5,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 22:34:46 -0700, , removed dummy dncs handled pruning,,
7236,d9b3c7cfc8bba51ab7038c38ca8e2e63e3dff9ed,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 22:18:25 -0700, , moved renen chiselutil,,
7237,d7d13255db66fe5612b37c256a90b99594575cac,uy Vo <huytbvo@berkeley.edu>, 2013-08-12 20:53:29 -0700, , chisel tag,,
7238,f9d1403a9274be2738cfe04fef7a7c16190792f3,uy Vo <huytbvo@berkeley.edu>, 2013-08-12 20:53:17 -0700, , tag,,
7239,cc6631ae4d4ed6962753eb05d7484785b078e252,uy Vo <huytbvo@berkeley.edu>, 2013-08-12 20:52:55 -0700, , reset _reset,,
7240,d5c9eb0f54e7e27f0d07126c79dbc6c1e701a6c5,uy Vo <huytbvo@berkeley.edu>, 2013-08-12 20:52:18 -0700, , reset resetval getreset reset,,
7241,387cf0ebe08a671e85d9fdc839c6b1ab3e74fe64,uy Vo <huytbvo@berkeley.edu>, 2013-08-12 20:51:54 -0700, , reset resetval getreset reset,,
7242,11e131af47187d281094e2c3a83f182b46f72164,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 10:46:22 -0700, , initial attempt upgrade,,
7243,1a9e43aa11807d5192e83925a353877473b99eaa,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 10:39:11 -0700, , initial attempt upgrade,,
7244,5c7a1f5cd6b4331807e5899f30e1a9348cc8d428,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-12 10:36:44 -0700, , initial attempt upgrade,,
7245,199e76fc77a84e16af753277cb3410cf686f92d3,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-02 15:02:09 -0700, , fold uncore constant update coherence api,,
7246,de313d97de10b320c33788d416f8c275c97e1bdd,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-02 16:30:09 -0700, , merge branch master github.com ucb bar riscv rocket,,
7247,4eaab214d2cdd191905014a0635bb5228d99105b,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-02 14:54:16 -0700, , fold uncore constant update coherence api,,
7248,bef6c1db353d18774aacc611edc34bd65c712568,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-02 10:06:01 -0700, , minor nbdcache cleanup,,
7249,bc2b45da129883748d197abab5fd50ec3a885a9a,enry Cook <hcook@eecs.berkeley.edu>, 2013-08-02 14:55:06 -0700, , fold uncore constant update coherence api,,
7250,c1b1a21a0fec7f108e2eb9bbf9aa060467f2fea3,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-07-30 16:39:47 -0700, , stats set running simv debug output vcd data cr28 high,,
7251,3132db4f90cda99e4175088350f1e076deea32df,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-07-30 16:36:28 -0700, , add stats pcr cr28 used flag whether core interesting activity,,
7252,4d916b56e31d083342a37cfa0438dab797f61eda,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-24 23:28:43 -0700, , bump scala 2.10.2 sbt 0.13 rc2 including new launcher upgrade reflection network.scala 2.10 lib constant obtained subproject package object give network file,,
7253,d8440b042a4d74c3f5f437ab73b328c5ff1ad94c,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-24 23:22:36 -0700, , make compatible scala 2.10. refactor constant package object remove networking primitive package object clean request generator chnage appending io.incoherent,,
7254,9abdf4e154f57636169ba3d6cd84e8848f458081,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-23 20:26:17 -0700, , make compatible scala 2.10. list.sort deprecated refactor constant package object,,
7255,3f874342a4bc3a35c4dde95859c59d4c76a67b6e,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-07-10 17:08:56 -0700, , update chisel appropriate version reference chip build,,
7256,c7bf1aaac90f6c079673bb8cf3d7eb921d3d895d,en Keller <bkeller@eecs.berkeley.edu>, 2013-07-10 16:01:25 -0700, , merge branch master github.com ucb bar reference chip,,
7257,a72e0dc99e609b6cac77fed7531f7b2b653dcd5a,en Keller <bkeller@eecs.berkeley.edu>, 2013-07-10 16:01:01 -0700, , updated riscv tool reference,,
7258,2796de01bfc3ac5cd653623904b5faed51ee6c46,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-09 15:41:27 -0700, , new tilelink arbiter type reduced release xact tracker,,
7259,db8e5fda9b908e908f78110012836dbab5b80c72,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-09 15:37:42 -0700, , new tilelink arbiter type reduced release xact tracker,,
7260,5c00d0a030ea829e94e5a439db0673a824929450,enry Cook <hcook@eecs.berkeley.edu>, 2013-07-09 15:31:39 -0700, , new tilelink arbiter type,,
7261,c5f01f3f87d3368c99e3fae8718e7ad8c81946a5,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-06-15 00:55:34 -0700, , update rocket,,
7262,7cc53c772531d066b3331159882c82b8de9e5838,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-06-15 00:45:53 -0700, , clean str,,
7263,4ae0c68303342a8d48e5bb5273861ceec5f750fa,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-06-14 00:27:52 -0700, , require std std cut,,
7264,896179cbb6091fe27d6d59b4b9740989654d7f4a,enry Cook <hcook@eecs.berkeley.edu>, 2013-06-14 00:14:18 -0700, , removed bad test,,
7265,85fbb650c9fc03787b5d02e1727bc092b821de04,enry Cook <hcook@eecs.berkeley.edu>, 2013-06-13 15:34:15 -0700, , makefile support new multithreading test,,
7266,ae0716fb6d1e8dbb3d60127d4e10182c47df3a33,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-06-13 10:53:23 -0700, , use chisel printf logging,,
7267,95c5147dc5f5ca9bfcc86b3608f00f3ff67248a9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-06-13 10:31:04 -0700, , add risc instruction disassembler,,
7268,bd43ca8423ed81ea989341dadf8d408d026e9451,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-05-23 17:51:24 -0700, , merge branch master github.com ucb bar reference chip,,
7269,c06cbf523ba0991780d2c974147de307ce5502c7,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-23 14:55:59 -0700, , redo network use paireddata crossbar necessary hard coded network type message type bump chisel rocket uncore,,
7270,6a69d7d7b56bfe9baddcfefd4094ea0834248f79,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-22 17:38:13 -0700, , pas closure generate bank addr,,
7271,9631b6081e86124c3ca1bfc98b6274f6b6510bb4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-23 14:53:10 -0700, , merge branch tilelink data conflict src package.scala,,
7272,cf02f1ef014ab7f644f1657ecd97f37152cda36f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-22 16:48:55 -0700, , use new locking round robin arbiter,,
7273,569d8fd796a0d82738379fd61cc82f3620033c53,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-23 14:14:40 -0700, , merge branch tilelink data,,
7274,12205b9684817c438af354a5bee3e652c8a7bc35,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-23 14:09:03 -0700, , remove obsolete config file reader prototype,,
7275,fe9adfe71b90046d7d6b84d0c9fe033b06c9229d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-21 19:35:08 -0700, , simplify correct integer multiplier,,
7276,26ed8058623409827eb1bc51eda2fe03a90d1ca7,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-21 18:59:57 -0700, , push chisel riscv rocket uncore linux kernel boot,,
7277,11133d6d4c926f8aa2fcb555e812f18375ec829b,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-21 18:59:21 -0700, , clock gate register frontend,,
7278,c837c1d80010f6fde214cd50cc65ea7f82d39013,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-21 18:28:44 -0700, , fix bug previous jalr commit commit tag,,
7279,69b508ff393a93260eeafdc78c4af8fbb6d3d447,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-21 17:21:04 -0700, , ported cache htif use new tilelink,,
7280,4c1f105ce94eb9dd3ae7902272f5301119278c15,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-21 17:19:07 -0700, , added paireddata link type matching crossbar ported tilelink uncore use,,
7281,28f914c3f24deaecd6c82a4fc5b7243d8f9eb909,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-21 16:53:47 -0700, , jalr speculatively bypassed address technically necessary probably improves performance,,
7282,dcde377303e97e4b7d21bd5e488bc012b5075245,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-20 15:22:58 -0700, , fix deadlock btb prediction causing infinite miss loop,,
7283,3a1b5f01b20483a6a20bb363ab386057be121560,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-19 23:27:47 -0700, , take interrupt disabled control bug allowed interrupt taken instruction immediately following interrupt disabling instruction thereafter,,
7284,6eb4c2542a6a2cdc30451ce64d576524f6512e27,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-18 18:09:23 -0700, , comment assert,,
7285,1dab9842313063b6d0ff65e36cedb8bbde7fb131,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-18 00:45:29 -0700, , use ufix instead bit arithmetic,,
7286,dfa7a03f73066725657a7a88df98dd128fc8c02e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-18 00:45:13 -0700, , use assert assert,,
7287,f3c78abc2bf1e4244b8255c251029120f15051c6,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-16 00:51:02 -0700, , push riscv test,,
7288,e77bde71d0f0da03669e013c0f6f0ade56cb319f,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-15 12:03:52 -0700, , push riscv tool,,
7289,f0b0867f5a2ceb4b0568d65be18c81807fe19cef,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-13 19:22:28 -0700, , push riscv test,,
7290,f13605d2f588b72c2933c47f460eeb37bf38be11,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-13 19:14:57 -0700, , push riscv tool,,
7291,7ba3ab03e2444a79dd1c590b08e951bdae5b3b38,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-13 11:19:55 -0700, , update readme,,
7292,5b55cc93af50f785e6b099b6491c7174756a138d,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-10 11:53:55 -0700, , add submodule riscv tool,,
7293,0672773c1a762db43ad66cf6e3e70f2bff6e061f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-09 02:14:44 -0700, , use asserts outside component,,
7294,e8fcdb56a64e9e8afc97d9209bda146b1edae901,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-03 01:47:15 -0700, , update chisel work around xilinx ise bug,,
7295,d825c9d6e9e424ad2172eef6aab527d69e2a16ab,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-02 05:09:45 -0700, , make fpga makefile work updated makefrag,,
7296,cfa86dba4f9b71eb4dadbfd674ed94bd476d7f93,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-02 04:58:43 -0700, , add fpga test bench memory model support back pressure response,,
7297,d2e1828714916e9e2a0d2477386b2d594b8fe474,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 21:11:05 -0700, , gracefully kill htif thread fixing tty stuff,,
7298,d405ffa949dc556680387afffccb89ba9c1d8644,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 21:01:20 -0700, , assume grant bear data,,
7299,9a3b2e7006c370b6c37bee57272a0d1788d50e5b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-01 16:48:01 -0700, , new paired meta data type matching arbiter,,
7300,474d321cc720f0e4c6526c5c04e5a6a67a384e2e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 16:35:24 -0700, , fix meta hazard counter reset new meta writes,,
7301,a6a88fce19f85b0dca1b1a36c3fa76038acd0787,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 16:34:45 -0700, , revert broaden scope s1_nack include new probe accepted probe unit cycle reverts commit,,
7302,63a38e79824a5cf66931f4f5fa0478786e977580,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 16:34:33 -0700, , revert temp reverts commit,,
7303,b6945408cb9847e44ee7765b899a0627e73b4a19,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-01 10:24:36 -0700, , temp,,
7304,722bc917d32cacce1dd4cd8cf6f981d005565074,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-05-01 10:05:54 -0700, , broaden scope s1_nack include new probe accepted probe unit cycle,,
7305,a86ad08c1ea6eaf2b7d88f44b0fd59f2d196db76,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-01 02:58:53 -0700, , commit awesome vlsi energy script,,
7306,50bd9a08a7723c330cb1666baa55f8fc6f4801ca,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-01 01:12:47 -0700, , resynchronize fpga uncore,,
7307,9a258e7fb467e5d3135fc7b372ef73cb9428ede5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-22 16:48:55 -0700, , use new locking round robin arbiter,,
7308,fedc2753e4c54476f34c4ff1b559c1b8baf40b46,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-30 11:00:23 -0700, , make sure master_xact_id field large enough temporary extra release tracker,,
7309,1501e90c1f5f58996ebc36b1cf99eb5d5819c413,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-30 00:37:51 -0700, , interlock probe unit tag raw hazard,,
7310,a2f584e9280dea63419763052443d79d21931f43,unsup Lee <yunsup@cs.berkeley.edu>, 2013-04-29 19:29:51 -0700, , add riscv test get rid riscv asmtests bmarks,,
7311,12d394811efccb7e1f83b3935695235b24be447d,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-29 18:47:37 -0700, , allow release data written even release collected,,
7312,e8b20f3d38f71f1e67d44ea406ed9dee42e01992,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-25 17:37:04 -0700, , clear meta state silently dropped clean evictee prevent write race meta array probe evictee refill grant,,
7313,7fe052e1bf14139de25e4fc1a1f698826f9bb059,unsup Lee <yunsup@cs.berkeley.edu>, 2013-04-24 02:05:28 -0700, , update readme,,
7314,9114012def7a730a5e9d334e5122d800825dca11,unsup Lee <yunsup@cs.berkeley.edu>, 2013-04-24 01:59:14 -0700, , assmebly test built riscv test,,
7315,93df795e489cf4aeec4ba5b35bed0fbc199d5748,unsup Lee <yunsup@cs.berkeley.edu>, 2013-04-22 11:06:31 -0700, , change llc leaf sram size,,
7316,7f5282d35573a428b0a5c913825bd8e307a83303,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-22 04:21:46 -0700, , replace rdnpc auipc,,
7317,50ccc20bf317ee431c86640c0bb7234becd7563d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-22 04:20:15 -0700, , replace rdnpc auipc,,
7318,2ac3fd5306783dde30360b881c74ca5ff9d090bf,uy Vo <huytbvo@berkeley.edu>, 2013-04-20 01:36:32 -0700, , get rid init_node,,
7319,0d87e3bacc946b07f97a452b98f5cbce4b3d4559,uy Vo <huytbvo@berkeley.edu>, 2013-04-20 00:38:01 -0700, , fixed init pin generation,,
7320,a01cdf95fde87c177183b46748288a62c49ab8a8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-10 13:53:27 -0700, , tell physical network carring cache line lock arbitration refill_cycles pump,,
7321,db5a060c7d62b205fa3b934ac58fe08ee9e6b57b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-10 13:47:30 -0700, , fix dir,,
7322,766d5622b17d432286a11c1a98ee46423ad55912,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-10 13:46:31 -0700, , prevent message becoming interleaved basiccrossbar remove dependency tracker uncore use msg header instead one releasehnadler per core,,
7323,d7982bf27f0486c808f05869de0fe69421535d91,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-09 14:28:54 -0700, , bump uncore grant fix,,
7324,74187c2068144b640347fa674014bfb868e3428e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-09 14:09:36 -0700, , always route voluntary release releasetracker ensure grant sent,,
7325,7ea782fd223c592bcd7fd42448e9ec73f3df7eab,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-07 19:35:51 -0700, , add,,
7326,ae7720e28424f314654824cf02280523d1f1bdcb,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-07 19:27:21 -0700, , guarantee forward progress mechanism block new probe several cycle successful also clean mshr probeunit interface slightly,,
7327,7ff5b5b86f1dfa508b4c67a3d2c1127da7611f61,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-07 19:23:44 -0700, , treat load reserved non dirtying store,,
7328,3479f1c6cd86bc0d555b1cb0c20660a274a098c6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-03 22:13:51 -0700, , add support,,
7329,e74e032c87fa8cbc95fb5c516542956bc165b363,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-06 01:03:37 -0700, , simplify mshr memory response logic,,
7330,1abb9277db13055b0fdd2035199c92eb36f912f8,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-05 19:13:38 -0700, , fix atomicity violation note still starvation free,,
7331,8cbdeb2abfde4a0417865b306b47d788c33db1d4,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-03 22:15:39 -0700, , add support,,
7332,fc46daecf6c53d6f0c2fe7c47f81383812c1cf68,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-02 17:37:21 -0700, , flush pipeline writes side effect free pcrs notably epc,,
7333,8b439ef20d96781f62cdb5e4d57b187408be604d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-02 14:43:01 -0700, , support setpcr clearpcr full pcr rmw support wasted area power,,
7334,d43f484feb4bcc823435a3f79c9c7692c131b3ad,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 23:27:23 -0700, , take interrupt nonzero fromhost value,,
7335,d4a3351cfc6f4d9032d221ac3af3bf38aecfed60,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 23:26:47 -0700, , expose pending interrupt status register,,
7336,c6b56c5f25d654c2c6cd6eebd8403cd42c918083,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-04 15:51:24 -0700, , bump rocket coherence bug fix,,
7337,f8aebcbf8ca440ced61b57ea9fff65bbf6828185,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-04-04 15:50:29 -0700, , fix cache controller bug failing mux correct metadata tag match,,
7338,9d5e97d89ebc7f7a110aec2b02ecf51e09cae504,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-28 14:10:20 -0700, , override logicalnetwork,,
7339,b6cc08e8ca563617607c07e37c5427f2d2813fef,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-28 14:09:08 -0700, , override logicalnetwork,,
7340,16ad8a7e9c79d658afa481e1d6e89474bc00e812,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-25 19:14:38 -0700, , fix merge,,
7341,67fc09f62ec7c5487d33fd851ef4c96477add9d3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-25 16:20:12 -0700, , fix merge always self probe,,
7342,16113a96ba88760a0689adff144796b180e3bac4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-25 19:09:08 -0700, , fix merge,,
7343,8e926f8d796e6931db037e9c73ecb3a1eb0b5c50,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-03-19 15:31:18 -0700, , remove abort,,
7344,eec590c1bfcdafca615bddc98204fc9f83f2e4a8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-20 14:11:54 -0700, , added support multiple bank moved tile queueing,,
7345,806f897fc4be630276552a50103f1fe54269617c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 21:05:04 -0800, , ntiles nclients,,
7346,ce4c1aa56612fdf25b91879691ba1fc79fc8ad36,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-03-19 15:31:18 -0700, , remove abort,,
7347,cf76665d09da2e127ea246df36698b185f706a80,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 18:25:47 -0800, , writebacks release network pas asm test bmarks,,
7348,a0dc8d52d68bcef0fbeb41de295a49150e6c9a6c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-28 16:57:54 -0800, , using new network controller,,
7349,def11e44b8e3f6633083b50894d7c25bdfc3cd2b,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 17:01:13 -0700, , pipe stdout vcd2vpd,,
7350,ef4927c9ad2036534f98c38355482c6613f9c102,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 16:19:19 -0700, , use named pipe vcd vpd conversion,,
7351,06f5de3b68576d3763bbd3985c0e51bec51c85da,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-20 17:38:46 -0700, , merge branch release xacts conflict src package.scala src uncore.scala,,
7352,95f0a688e97259818b4af78794af5736ea82d492,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-20 17:37:50 -0700, , merge branch release xacts conflict src htif.scala src icache.scala src nbdcache.scala src tile.scala,,
7353,4d007d5c404168104d23473d09615c8aee7930fd,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-22 20:09:21 -0800, , changed val name hub match new tilelink name,,
7354,273bd34091288cd01fe7ad42ee2dc026a76f0696,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-20 14:05:12 -0700, , generalized mem arbiter moved uncore support multiple bank acking grant,,
7355,c36b1dfa30290b5009925c719c99e243a7f6313a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-03-20 14:10:16 -0700, , cleaned uncore coherence interface removed defunct broadcast hub trait ified tilelink bundle component added generalized mem arbiter,,
7356,319b4544d757f871a9fcd6437abf62847eeab179,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 21:03:56 -0800, , ntiles nclients,,
7357,a7ae7e5758eea704ed284667df0295e9b304a30c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 19:49:05 -0800, , cleaned self probe,,
7358,6d2541acedaeeb94fcce39dda671584e364b2c02,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 21:03:37 -0800, , ntiles nclients,,
7359,7b019cb0da4f2699e9b1fc45b8f21fc7adf9c96d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-03-19 15:30:23 -0700, , rmeove abort,,
7360,ea9d0b771efd1acf32e149b636fdb2af03669add,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-03-19 15:29:40 -0700, , remove abort simplify probe,,
7361,bc140ce9bcdc68114d94fbb8e76913b49965e21c,unsup Lee <yunsup@cs.berkeley.edu>, 2013-03-19 00:43:51 -0700, , add vec_ vvadd cmplxmult matmul bmarks,,
7362,9efe71412ff7e84eb0377ca9ee4df7fbb76c376b,unsup Lee <yunsup@cs.berkeley.edu>, 2013-03-19 00:43:34 -0700, , add dramsidellcnull,,
7363,0f50970913f6935ce7d93d73bc7845a418832bb1,unsup Lee <yunsup@cs.berkeley.edu>, 2013-03-19 00:43:20 -0700, , move hellaqueue uncore,,
7364,f120800aa259592400793f7dfa1b15a141f82e6c,unsup Lee <yunsup@cs.berkeley.edu>, 2013-03-19 00:41:28 -0700, , add dramsidellcnull,,
7365,717a78f96435b51de9e99a2b9d0f3f3964d93fda,unsup Lee <yunsup@cs.berkeley.edu>, 2013-03-19 00:41:09 -0700, , fix seqread inference,,
7366,9f0ccbeac58c32ae2416e030d53dc656969fb7a1,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 18:13:41 -0800, , writebacks release network pas asm test bmarks,,
7367,e0361840bd455c9c83b4cc71a0e6317e11a7f187,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-02-28 18:11:40 -0800, , writebacks release network pas asm test bmarks,,
7368,944f56a7660166933e74cbc4942d84e392905601,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-28 14:55:19 -0800, , remove duplicate definition,,
7369,c6695bee7c733c0b2c46e83443ab3338848fe82e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-20 16:11:21 -0800, , fix emulator htif interface bug,,
7370,fc2615093351b29d5f125b912e72803c5d35fc51,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-20 16:10:47 -0800, , update new mem style,,
7371,35349d227f4f3bf83439e3cc3c3f6d3efc526b27,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-20 16:09:46 -0800, , update new mem style,,
7372,17b8654042841fbc9e5204be19a752df89159133,ric Love <ericlove@eecs.berkeley.edu>, 2013-02-12 12:47:03 -0600, , merge branch master github.com ucb bar reference chip,,
7373,61b18a6722ef198498dfe73a10436618a9f79d7b,unsup Lee <yunsup@cs.berkeley.edu>, 2013-02-09 01:05:51 -0800, , push rocket hwacha uncore,,
7374,9f89c812b7d2b1c7761bf68fe3f19d28ad74850c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-29 23:08:25 -0800, , fix htif memory size reporting,,
7375,a0bd0adeb2f075e6af8d3b7efeaaae62a143887a,unsup Lee <yunsup@cs.berkeley.edu>, 2013-01-29 21:32:42 -0800, , change write read port ordering vlsi_mem_gen script,,
7376,66eb3720a4582b86ef6105938b2c4f7ba10c5902,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-29 21:16:20 -0800, , fix sram semantics bug hellaflowqueue,,
7377,60bd3a6413bce4d75376196f83cbcee2e43c8294,unsup Lee <yunsup@cs.berkeley.edu>, 2013-01-29 19:34:55 -0800, , revert shuffled fpu control logic around make functional unit retiming work better reverts commit,,
7378,6275e009f8461108e9abe3296116a7228d4b1bb8,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-28 20:57:43 -0800, , fix hellaqueue deq.valid signal,,
7379,45d8066f45ef92e433390d4f5e7daa93dfc97b5f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-28 20:54:25 -0800, , add hellaqueue sram based queue,,
7380,37c67f1d87caabff2d7ff3d0ee56f21cfe5fe3fb,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-28 17:56:32 -0800, , pipeline reset vector unit,,
7381,f2df6147dfb8c22abd20d7b06a272dc5776f0606,imas Avizienis <rimas@eecs.berkeley.edu>, 2013-01-28 17:17:09 -0800, , shuffled fpu control logic around make functional unit retiming work better,,
7382,f5729c9f2554f2470be3aa8877e57f1de24365e8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-28 16:44:17 -0800, , removed ack_required field grant message,,
7383,47a632cc59cb469458e1a6a8082ea4a0df64d403,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-28 16:39:45 -0800, , added support voluntary release network,,
7384,8cbd316b5ee18d17175b13dd2db3eb048c51f210,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 23:04:58 -0800, , merge branch ready sig fix pin cleanup,,
7385,931cffa749892e3a65f360aa50287c33df29baab,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 23:04:35 -0800, , ready signal fix,,
7386,83c207c852a1177c6a476fcf43e1a1bcf490d71b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 12:00:28 -0800, , pin cleanup htif,,
7387,1134bbf1a4dbc9f479fab240410be8ac0ed1c514,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 11:59:17 -0800, , cleanup disconnected pin overwritten network header,,
7388,409b549d3c90114bb2407a0d4f6a23f5f20314c9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 11:27:09 -0800, , actually cleared tile,,
7389,696dd102eba0d649b857d622701818d06c719711,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-27 10:59:41 -0800, , clean unconnected tile pin networking header overwritten top level,,
7390,dbb61306f083f6c5f9c589b4f035cb138c15c001,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-26 16:13:14 -0800, , randomize coreid mapping,,
7391,4077b22929d63a2bfd2010ba8158f2cc45a80f5c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 23:56:45 -0800, , include fesvr library improve harness,,
7392,c890099e097347363112be001fb8252c75e2ac75,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 23:41:24 -0800, , add system control register space htif,,
7393,1945fa898bb2ab1e242f201112a352eaf4f55dbe,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 23:40:47 -0800, , make external clock divider programmable,,
7394,575bd3445ac0f56ab6a455ed5da5b0bfc5c4cc82,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 18:00:39 -0800, , generalize scoreboard,,
7395,1fbc20450e5d2189f6cdc521f4a40322ae9020f9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 17:46:35 -0800, , allow simultaneous read writes tag ram,,
7396,37ee843b2c515056b5bb6255f4eb5d5f9cf2dc7e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 17:46:11 -0800, , use reset combinationally,,
7397,bb6fbddf1f26772a21106f8feb086dfe6f0a961f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-24 17:17:12 -0800, , probe mshr file inquire refill,,
7398,5b9f938263083a30def1536889866a20f84d60fa,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-06 05:18:33 -0800, , correctly sign extend badvaddr epc ebase,,
7399,63060bc0a84962f2074aa30011e9d52902343172,imas Avizienis <rimas@eecs.berkeley.edu>, 2013-01-23 19:27:53 -0800, , minor tweak eos18 tapeout sram port ordering etc,,
7400,f37b9d9a7dcbe86e9f7a9c2fed223c03fc5d43cf,unsup Lee <yunsup@cs.berkeley.edu>, 2013-01-23 01:40:15 -0800, , fix dramsim2 memory model wrap around problem speculatively fetched instruction illegal address,,
7401,217898c7d0238eaf84a8126b3523354e186acda8,unsup Lee <yunsup@cs.berkeley.edu>, 2013-01-23 01:39:47 -0800, , emulator depends source file src directory,,
7402,516a64f5760a2762bd35d9cbdfff22b3a99915f8,unsup Lee <yunsup@cs.berkeley.edu>, 2013-01-22 20:24:17 -0800, , commit vec true,,
7403,b5ccdab514aae4b642c5a88b6c6cbe767420133b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-22 20:09:21 -0800, , changed val name hub match new tilelink name,,
7404,bb5c465bb35601fb4fcdcec106b13aa175816a2f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-22 19:57:31 -0800, , switched back old better tested hub master,,
7405,5b82d72eb7ab38f2ad263bb0475e432f24a8251e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-21 17:19:07 -0800, , new tilelink bundle name,,
7406,6b00e7ff7408e732c8fa1db887f8b17473c5c26f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-21 17:18:23 -0800, , new tilelink bundle name,,
7407,c211d74e95ed1561cca1827650b93087b76bcc23,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-21 17:17:26 -0800, , new tilelink name,,
7408,72bba81a7638b4115a84ecd71ea7be5811447ece,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-16 23:58:24 -0800, , using single ported coherence master,,
7409,fb2644760ff155c4b4dc14e954d65b5d40157c40,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-16 23:57:35 -0800, , single ported coherence master,,
7410,e33648532b085d52b98ed26393a403602cd707a8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-15 15:57:06 -0800, , refactored packet header payload,,
7411,f7c01524099f1880ba395e15f9474c50b9d8272c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-15 15:52:47 -0800, , refactored packet header payload,,
7412,a2fa3fd04dba2053653cc669645040d6fab409bf,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-15 15:50:37 -0800, , refactored packet header payload,,
7413,a922b601528fd9a38500b214532c860f6adedc00,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-07 14:23:49 -0800, , merge branch master github.com ucb bar reference chip network refactor,,
7414,f2cef8d8d232b70e56bd22829fc0a53e83378962,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-07 14:19:55 -0800, , new name set val rdy low unused network input add src dst setting tile incoherent sig tilelink bump chisel rocket uncore,,
7415,f836bd93e1b40c50021587f1b1ce59c43b9e9b46,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-07 14:01:39 -0800, , bugfix crossbar ready sigs added adapter old hub removed incoherent sig tilelink,,
7416,418e3fdf5046111bc34edb00462802ebba20ddc9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-07 13:57:48 -0800, , bugfix crossbar ready sigs added adapter old hub removed incoherent sig tilelink,,
7417,e1225c5114c697d6e84533cc84a9607dd8b77b24,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2013-01-07 13:38:59 -0800, , standardize naming convention,,
7418,261e14f83186356eed3a5c4e6dc07de19b02e05f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-13 11:45:42 -0800, , refactored uncore conf,,
7419,bbd010750fbab05749997185806cb5ad891f13f2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-01-06 04:53:40 -0800, , add missing include,,
7420,fd727bf8aa333a8a61d6353276759960f10b3224,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-01-06 03:56:45 -0800, , add zedboard fpga infrastructure elaborate rtl fpga build vcs sim rtl harness vcs simulation yet,,
7421,03df2c376657c00aa21928024a0a93a187c52397,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-01-06 03:51:35 -0800, , update .gitignores,,
7422,78868f60757d3faa57ab563f6f99d43cbb90f631,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-01-06 03:47:17 -0800, , add config option trade mul div area speed,,
7423,ce9f4881d277c82828a47386a1e12e0586f403c5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-01-06 03:47:00 -0800, , remove broken multiplier early,,
7424,d0805359a5fe2e64db7103e87e70896d4a96432e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-13 11:46:29 -0800, , refactored uncore conf,,
7425,400d48e3de0a00444cef01e03829cfbb2450ced8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-13 11:39:14 -0800, , refactored uncore conf,,
7426,1d7f1a81824acf3d4ea5d555e4be7e08967a94e4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 16:44:03 -0800, , removed dummy tile instance,,
7427,0e73cc8c1248ccdaa03809c687ab459ce7e5e061,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 16:41:21 -0800, , removed dummy tile instance,,
7428,177909c955bc93e84fc9d19a51e4f8f23d6ba978,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 00:06:14 -0800, , initial version phys log network compiles,,
7429,6d61baa6cd8d977bae9a93e862bb3972017eb6f2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 00:05:28 -0800, , initial version phys log network compiles,,
7430,f359518e52375496f6cde523046310b215bc5955,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-06 18:51:30 -0800, , wip new network class,,
7431,05f19b21d04966384125e537b16229ff189bc114,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-12 02:22:47 -0800, , merge multiplier divider,,
7432,c921fc34a9f65e2fe10e43ff8d2f2bdcd9ead715,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-12 02:22:34 -0800, , merge alu left right shifter,,
7433,be4e5b8327b65de4a0f730e4120ff934ba676288,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 00:06:14 -0800, , initial version phys log network compiles,,
7434,8d69f9b41cebb267d5e8cab7756fb2a6e616e10f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-12 00:05:28 -0800, , initial version phys log network compiles,,
7435,f5c53ce35d4e78392baddbc60d4cd0b0fea96943,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-11 15:58:53 -0800, , add ecc support data ram injected error yet may well incorrect,,
7436,98c0ea987589e857cc1b41d8d8e7c5754dd36954,unsup Lee <yunsup@cs.berkeley.edu>, 2012-12-07 16:59:15 -0800, , push rocket test libs,,
7437,3f59e439ef750caf5cc0bb3760edde9507096e00,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-07 15:14:20 -0800, , fix tag raw hazard,,
7438,12caa55dc7e7aa99c4b2449d01fa773d07b8d863,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-12-06 18:51:30 -0800, , wip new network class,,
7439,e9752f1d72e9a64a526ee0753e3a6ab08e07a8b0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-06 14:22:07 -0800, , pipeline host pcr access,,
7440,10a6a42a4acd6bf1b3ec6c3c9a7ef30cf2be40d9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-06 03:13:45 -0800, , make vlsi use dram model default,,
7441,4dda38204f8d0900fe21eb3fd0c7cb70c42fee9e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-06 03:13:22 -0800, , fix reset bug,,
7442,290d3d226c4139d74a70e262ee9e96237fd5ace5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-06 02:07:52 -0800, , fix amo store bypass bug thanks torture tester,,
7443,aae7a677812e20227d8f6f87b56c40765dbd91f5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-06 02:07:03 -0800, , fix llc refill writeback bug,,
7444,d911e635d633c6b7deac0c4fde7cef7a48e0b3bb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-04 07:04:26 -0800, , simplify memory model support dramsim flag work vlsi emulator,,
7445,50e9d952e874ae5415d87014966a350347ec23e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-04 06:57:53 -0800, , initiate llc refill writeback drain,,
7446,4608660f6e5370e33c31ee14836b6176ad198b4b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-12-04 05:57:53 -0800, , torture revealed couple bug load store certain negative offset could cause illegal rounding mode trap cropping situation benign,,
7447,5dfb388f0366de93680c1c4d333201808fc915ff,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-27 02:43:31 -0800, , update newest rocket,,
7448,90cae54ac4b8634435e5f3c2b81ff0647692b0ec,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-27 02:42:27 -0800, , fix read write concurrency bug,,
7449,9c857b83f08a257b8c4739ee3ba4dc38c1472e91,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-27 01:28:06 -0800, , refactor pcr file,,
7450,ea7029484e99221d8510b2f75cea0db06b86debc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-26 20:57:12 -0800, , update latest rocket,,
7451,8103676b37b40f0a32f46527ad771f3dc0edf54b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-26 20:54:56 -0800, , reduce physical address space 4gb,,
7452,64674d4d39e379423c5e1dcd12cb2e9b293bd19c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-26 20:38:45 -0800, , clean ptw support paddr_bits vaddr_bits,,
7453,608f65e71655d0c7b2a221482279518b81c0ee98,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-26 20:34:30 -0800, , wastefully read bit ram,,
7454,352bb464b5f05ab94496fcbc5a9cd9ac1e73563f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-26 20:33:41 -0800, , clock gate store data register,,
7455,8a6ff5f9aa80432cd73347550ddeccd4510cc590,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-25 19:46:48 -0800, , fix writeback bug swear last week ... perhaps finally losing,,
7456,e12af07722b5e1d8e0b8f448d4be53e0dfed9b15,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-25 04:40:46 -0800, , update newest rocket,,
7457,de2f28193aae5d6adea4c9b099af754a047df6e8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-25 04:24:25 -0800, , get rid global constant,,
7458,c036cdc1ea30e61824786c1e90d11ba38626accd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-24 22:01:08 -0800, , add option cycle load use delay,,
7459,b514c7b7258fc6e585d40bf1ab508b28ffd49710,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-24 22:00:43 -0800, , clean parity code,,
7460,55082e45c4083978b4144f5da290aefafee3640f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-24 18:19:28 -0800, , add avec automatically infers element type consider modifying vec,,
7461,9372912a9c58cf369b0fa15c432b94e590ac60e4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 05:42:44 -0800, , update newest rocket,,
7462,6d47d18c2b5dee9a80ae117937222328140f7966,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 05:40:44 -0800, , catch sigterm gracefully exit fix vcd,,
7463,7330deb13aa5ee63ef6070a86574839d0a60db21,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 05:39:48 -0800, , print stack trace elaboration fails,,
7464,56f9b9721df5283e0fb3f854cf6eb42a52f5bbca,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 05:38:49 -0800, , treat prefetches read request,,
7465,2b26082132550f834e695f3d6ad7dbba81cdedc3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 04:09:26 -0800, , use 1r1w ram tag merge tag permission setting dirty bit allocates mshr reuse existing datapath,,
7466,72f94d11412b2086206380199c8781279c8f56ca,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 04:06:57 -0800, , fix virtual address sign extension detection,,
7467,30038bda8a25769c26c6b9ff090972dd8027a9aa,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-20 01:32:33 -0800, , bypass store subsequent load since handle subword store rmw operation occurs frequently,,
7468,4d73e6e38a0c51a009fa22e8c6214d7b3e0cacb8,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-18 03:14:22 -0800, , revamp vector yet new,,
7469,6bd4f93f8c27044e6dd6244258b3c4082deda354,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-18 03:13:17 -0800, , pull prefetch command isread,,
7470,395e4e3dd6a82cfae9dacaf971d667ffca71284b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-18 03:11:06 -0800, , andrew fix corner case writeback abort probe,,
7471,06eeb90e2a4c3e6586ddeb24f55fc32a28d86ebf,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-17 10:52:10 -0800, , vector unit interface new,,
7472,81d711e892d2caaf5e03189a52820a94587f37f2,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-17 10:47:55 -0800, , fix bug respond prefetches,,
7473,7bcf59a18f1f08b5e21deb713e53bc42995c3b81,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 19:58:18 -0800, , support continous compilation via make test emulator,,
7474,b58214d7e314c436cf59e21778f2dce425749604,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 17:25:43 -0800, , remove global constant,,
7475,29bc361d6c298fec7f3d9c3fe9573937a3890d85,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 17:24:08 -0800, , remove global constant disentangle hwacha bit,,
7476,cf05b604b3b3eea906997cadc8c4c7bce92ef0fc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 07:21:29 -0800, , upgrade new rocket improve vlsi makefiles,,
7477,5a7777fe4d7bd83db4f1c0e0e575f6fd5d3b6674,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 06:48:44 -0800, , clock gate integer datapath aggressively,,
7478,cc067026a260f4c0fe4f94d51e692dc37a8407d4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 06:48:11 -0800, , pipeline response fpu regfile,,
7479,e68b039133ec40125db415100494d08f9c99f739,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-17 06:47:27 -0800, , fix misc control bug,,
7480,dad7b71062030af45271cbaf278a0de22e8d26d9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 21:26:12 -0800, , provide cmd addr cache response,,
7481,cb8ac730457b2265affdcde57642e03e9f488d4d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 21:15:13 -0800, , provide store data cache response,,
7482,9e010beffe3e5f213ad26e24bdbb57f165371df1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 21:05:29 -0800, , fix refill bug,,
7483,672e904c860b820b6530873d08945621186b05f2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 02:41:50 -0800, , update new rocket uncore,,
7484,8dce89703a520bf0b95da9d1f638ab0da48f588c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 02:39:33 -0800, , new better qor amo pipelining vector unit disabled nack handling need fixed,,
7485,3e6dc35809509ddffac67a7d4af1d2c0f2294eff,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 02:37:56 -0800, , issue self probe uncached read transaction facilitates coherence seems like hack perhaps mechanism rethought,,
7486,a90a1790a58bc80bfff98f49a4521ca36507dd34,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 01:59:38 -0800, , improve tlb qor,,
7487,ff8c736d94c9f29484205d263a550a778f61231f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-16 01:55:45 -0800, , move icache invalidate request bundle,,
7488,6d10115b195334d46294a4dc55603be345813b91,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-15 16:45:51 -0800, , fix tag width,,
7489,1a91637673a53c4097aec36043c5943fab324586,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-07 01:16:02 -0800, , refactored vector queue interface,,
7490,be1980dd2d3ffd722dcaf4ad56fd71f5f5dda831,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-07 01:15:33 -0800, , refactored vector queue interface,,
7491,29d4c0b8578cf4563a4e2d402efcb204b2d8e11f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-06 23:54:14 -0800, , refactored tlb,,
7492,8764fe786adc7ab8ee5e42b49527b0c0bafe49fb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-06 23:53:52 -0800, , refactored vector tlb,,
7493,9a02298f6f60f098aab16d78e54fa27e2fbf1879,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-06 23:52:58 -0800, , andrew fix tlb lockup,,
7494,e2afae011af032fbf3bc4abd02d64f1807a0abc4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-06 08:18:40 -0800, , factor global constant,,
7495,4d1ca8ba3ae632c9212109983dd14b36884962f1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-06 08:13:44 -0800, , remove global consts refactor dtlbs contains dtlb provide full vaddr initial request dtlbs,,
7496,e76892f75812c718c0f1d236fda797799e1f5aaa,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-06 02:55:45 -0800, , remove global constant,,
7497,c5b93798fb24567319d27e5ffc4c6574ac24a4ba,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-05 23:52:32 -0800, , factor global constant,,
7498,1305372ce7dca0eb74ac18f761febb87a2c526ce,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-05 23:01:08 -0800, , refactor flush logic,,
7499,9844ba1c1dc121834a52f3bbffb9218a54c53f22,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-05 01:44:02 -0800, , revamp vector unit new frontend have_pvfb still broken need multi thread frontend,,
7500,ee081d16718d255b9ea879daf5d05fefe57af24b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-04 23:31:58 -0800, , modify code fix ufix bit error,,
7501,2a25307a8f5bbff47f7175142d7153a87f2cbf4c,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-03 21:51:46 -0700, , revamp vector unit new frontend,,
7502,5b20ed71be9a6e32bfb5fd0d183ae5fc695cb866,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-05 01:30:57 -0800, , move check bypass logic check write enable logic moving obviated awkward corner case mtpcr,,
7503,5e103054fd99978d7e0cd3e67b2891899830a2e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-05 00:28:25 -0800, , fix bug quine mccluskey,,
7504,dd6ee2571dfa895a45df7b5b403eb1ca3fa27a90,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-04 19:29:47 -0800, , add vector test,,
7505,0c372fc9ec6de5aaa9248ba90dbfdc774ed541b2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-04 17:00:19 -0800, , refactor config,,
7506,e9eca6a95d89c038009d894910c77a64f169ee8d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-04 16:59:36 -0800, , refactor config remove top class,,
7507,4ed2d614a2546856af346c1120795b42f24640e6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-04 16:43:02 -0800, , update new rocket retime fpu syn,,
7508,7380c9fe6007eecc329a9294a5882754168f4634,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-04 16:40:14 -0800, , aggressively clock gate int datapaths,,
7509,bd2d61de03fb6affead91c0df58783721499a3fe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-11-04 16:39:25 -0800, , use sram gate clock aggressively,,
7510,fedee6c67d278da55c0be8837929f850f8b2283b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-30 01:03:47 -0700, , add generic error correcting code,,
7511,0cd0f8a9db89d34e057008d051b82a2e48ed6c23,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-23 18:01:53 -0700, , initial version migratory protocol,,
7512,538b23c223478dd2b13ab720d328397a416c9510,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-23 12:51:37 -0700, , initial version using sbt task elaborate chisel source invoke backends makefiles,,
7513,17d2bd8926528fa33458b0d5a26f5c0aeb7502c3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-20 17:27:49 -0700, , initial version sbt task elaborate task parameter,,
7514,3edc1f42aa1c34d5422bdf2be40994a66b9666bf,unsup Lee <yunsup@cs.berkeley.edu>, 2012-10-23 03:31:34 -0700, , revamp backup memory link vlsi backend,,
7515,367b5489d1f233c66cd9b2e576cd1d245b43ef2c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-19 04:09:07 -0700, , first crack continuous compilation testing flow try emulator make test,,
7516,1ad928cfe2117f96ec001020bab0e3c70a40dac8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-18 18:59:37 -0700, , directly integrate dramsim build also build static library simplify dependency,,
7517,edf0eeed01beace66c8e9186b64ca30ef16da938,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-18 17:51:41 -0700, , integrate updated rocket uncore,,
7518,5773cbb68a52af54b97b90f44b4a7edf24efb04c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-18 17:26:03 -0700, , rejigger htif use,,
7519,2aecb0024fa12caa8a71aa1250bb25b432e0b8aa,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-18 16:57:28 -0700, , contains coherence policy,,
7520,ffda0e41a99e3f344d08e43516ee446d0f28c4b0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-18 16:56:36 -0700, , parameterize width memserdes memdesser,,
7521,e2eb7ce8e9cccc7809b1b98651c701c31ca698fc,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-16 16:33:07 -0700, , cleanup git incompetence,,
7522,88ac5af181091ed73dc7c388975a663ae3930e61,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-16 16:32:35 -0700, , merged consts trait,,
7523,9df5cfa5524249d8b1ce3f955e5090cd73e79980,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-16 14:26:33 -0700, , factored tilelink class,,
7524,6cff1c13d861483ed1ef3c2137187241eaa94458,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-16 14:22:23 -0700, , refer trait moved uncore add top,,
7525,8509cda8131b896540b1ddf33c879298c42b5870,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-16 13:58:18 -0700, , refined trait use rocket asserts added handle ntiles,,
7526,6d49dc51a073b513ade102cc8a1bf57c050b7130,iquel Moreto <mmoreto@ac.upc.edu>, 2012-10-16 11:06:48 -0700, , fixed emulator makefile extra info readme file,,
7527,b9a2af697dbd4740744802ab29a665075aa72cc4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-16 07:38:19 -0700, , turn have_vec currently broken new frontend need integrated,,
7528,0a640f2cc6b84664a05086a3ac322157b17c34e4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-16 04:51:21 -0700, , make decodelogic deterministic hopefully,,
7529,582190032943ec72079c7f9875f849596f57dc88,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-11 16:54:28 -0700, , refetch 16b block,,
7530,b955985b38b7d1005542182d35db713ac62b4312,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-11 16:50:53 -0700, , improve divider qor,,
7531,197154c4850713633550633b2538e8f62003979f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-11 16:50:15 -0700, , use btb jalr,,
7532,fc648d13a1248defb2dca4022d950b6fb5a631ed,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-11 16:48:51 -0700, , remove old mux1h add implicit conversion,,
7533,661f8e635b0d67a851cc953d0d93b71af959b32b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-09 21:35:03 -0700, , merge itlb btb frontend,,
7534,fcd69dba988798e9e2f7c2057bc2671c1f13cf5f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-09 18:29:50 -0700, , add optional early mul div,,
7535,27ddff1adbaaeb114e0c25e3d0c45bfa66a6055e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-06 17:32:01 -0700, , simplify improve multiplier,,
7536,1418604bf01252c9b88bf337288b0a303ccf8717,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-15 18:52:48 -0700, , new constant organization,,
7537,8970b635b216d6407ea5a11d5672b7ba5f783b83,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-15 16:29:49 -0700, , improvement implicit parameter,,
7538,a7a4e6569040683e2b0d9703bb13953ed91280b3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-15 16:04:25 -0700, , initial verison reading config file,,
7539,5d2a470215ed1d5c23efa30055be5c1555fd2c7f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-08 13:06:45 -0700, , rocket specific arbiter one file refactored trait slightly,,
7540,aa3dc422b43413e78cc406b7251767b2ab4f1543,iquel Moreto <mmoreto@ac.upc.edu>, 2012-10-15 10:54:47 -0700, , added first readme file,,
7541,5d75ddc5537551feccf4ae225326342cc79b4ba3,iquel Moreto <mmoreto@ac.upc.edu>, 2012-10-14 14:06:28 -0700, , added dramsim2 memory model emulator backend,,
7542,34da07307737010e5b8c916aadfef62b9f1306f8,unsup Lee <yunsup@cs.berkeley.edu>, 2012-10-11 12:09:49 -0700, , fix tab,,
7543,f67f8829e32f810f4494d1509bf1a527a3d10261,uy Vo <huytbvo@berkeley.edu>, 2012-10-10 15:44:19 -0700, , new rocket uncore tag added uncore dependency makefrag,,
7544,08ab076217312efd98bf697964e7db7573edfc94,uy Vo <huytbvo@berkeley.edu>, 2012-10-10 15:42:39 -0700, , forgot change package using frombits memserdes instead manual unpacking,,
7545,1864e41361f6b877ebca8c69009014366f7afcc3,uy Vo <huytbvo@berkeley.edu>, 2012-10-10 15:25:24 -0700, , memserdes slowio rocket uncore,,
7546,9610622ab0500addf535474ef91f3de518e5b947,uy Vo <huytbvo@berkeley.edu>, 2012-10-10 12:41:11 -0700, , moving memserdes slowio src,,
7547,35f213e735d36848008e0a722063d4fa9bd70ccf,uy Vo <huytbvo@berkeley.edu>, 2012-10-10 12:39:48 -0700, , merge branch master rocket clone,,
7548,7fd4eb6afdee26f5b925090de200aec08a7a57da,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-09 18:05:32 -0700, , update uncore,,
7549,3973aef9388edfffb1910ea21c7a2e45723be7ab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-09 18:04:55 -0700, , handle structural hazard llc tag,,
7550,c3236e6ee62f7fb9f5bc6316a11e6ce066abf7d3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-09 17:51:33 -0700, , add missing symlink update uncore,,
7551,24a49350cc3a8470ca93ce4f764de941697666dd,uy Vo <huytbvo@berkeley.edu>, 2012-10-09 13:05:56 -0700, , reference chip design,,
7552,fe21142972611d31f63ec783a7f80954ef05d92f,uy Vo <huytbvo@berkeley.edu>, 2012-10-09 13:02:58 -0700, , fixed memdessert unpacking,,
7553,916c1019af027e7d42133676644f70c4cbb9df06,uy Vo <huytbvo@berkeley.edu>, 2012-10-09 13:02:58 -0700, , fixed memdessert unpacking,,
7554,9025d0610c19168422287c993a2137bd6ef77eb3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-07 22:37:29 -0700, , first pas configuration object passed implicit parameter,,
7555,dfdfddebe8ba743a858cb1c2468910e7c561ca44,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-07 20:15:54 -0700, , constant trait,,
7556,b5ff43609275176480311c90b60d4ba7a3dfbcc2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-10-05 15:50:42 -0700, , decode constant object split multiple object,,
7557,ed8cc4a1cf1bfc5bc8c746726672df8330c8eb2f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-10-04 09:05:14 -0700, , eliminate probe critical path,,
7558,93a0182b960df032158b0535aecd6671e9800859,uy Vo <huytbvo@berkeley.edu>, 2012-10-01 19:30:11 -0700, , everything get emulator working,,
7559,8560ea6e4034efa445f7b1918402633a96a8a73c,uy Vo <huytbvo@berkeley.edu>, 2012-10-01 19:12:18 -0700, , rename hwacha riscv hwacha chisel riscv asm test bmarks uncore tag,,
7560,cf8f20584e21560b99970b8edffefa79569dd125,uy Vo <huytbvo@berkeley.edu>, 2012-10-01 16:08:41 -0700, , factoring uncore separate uncore repo,,
7561,e909093f3788cd61b4e44691563eda4eeb88f364,uy Vo <huytbvo@berkeley.edu>, 2012-10-01 16:08:41 -0700, , factoring uncore separate uncore repo,,
7562,2413763f3dfb21acb1c05b1d37ebc34692d1a54e,uy Vo <huytbvo@berkeley.edu>, 2012-10-01 16:05:37 -0700, , henry uncore rocket change new xact type,,
7563,da6ec486f1e2cfbb0eb501c29262e05d3e52014d,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-09-27 16:46:36 -0700, , uncore rocket change new xact type,,
7564,b9a9664de5be7b3dbd6bd8ae281838c0102955ef,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-09-27 16:46:36 -0700, , uncore rocket change new xact type,,
7565,d9cb96c0aefa78f59107335ccc9571ef26a29749,uy Vo <huytbvo@berkeley.edu>, 2012-09-27 22:53:34 -0700, , factored common stuff chiselutil,,
7566,fa8075570ab7a5f1fc28ca3c8695dcad5997ef36,uy Vo <huytbvo@berkeley.edu>, 2012-09-27 12:59:45 -0700, , move srcs src dir factoring uncore consts consts,,
7567,084a0d31c38a4ca083bbea0d02aacbd763939423,uy Vo <huytbvo@berkeley.edu>, 2012-09-26 17:46:17 -0700, , initial commit relevant submodules,,
7568,667b4ee8580bdabb2ecf1f1072ddc200a77dca32,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-08-22 13:39:19 -0700, , remove queue flush port override reset instead,,
7569,d4a001b867965d63c0c2ed85dee53bbdbcb3516c,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-08-22 13:38:25 -0700, , add prioritymux use implement priorityencoder,,
7570,743e032f064741967f4c936393eab282660a1bfb,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-08-22 13:38:07 -0700, , generalize interface decodelogic,,
7571,6546dc84e2e53f5ec4e5b261217981e179f67ce6,ndrew Waterman <waterman@Andrews-MacBook-Air.local>, 2012-08-08 22:11:32 -0700, , rename queue queue fix build case insensitive file system,,
7572,aa7fd1f40b8fb86b48f4d753e3dc5f72cfa7aaaa,ndrew Waterman <waterman@Andrews-MacBook-Air.local>, 2012-08-08 22:11:32 -0700, , rename queue queue fix build case insensitive file system,,
7573,0f2077166448a793aa4ce7135b5f5f4d1319f03f,ndrew Waterman <waterman@Andrews-MacBook-Air.local>, 2012-08-08 22:11:32 -0700, , rename queue queue fix build case insensitive file system,,
7574,17dc2075dd2c73b9446eb669a41d45aefd718ff1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-06 17:10:04 -0700, , fix llc control bug,,
7575,115c25c34b2f5fe0524b6108e8088c912d5cb428,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-06 17:10:04 -0700, , fix llc control bug,,
7576,897a4e349ba1c6f3f7ddcfd4b9be9928c88af7a1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-06 17:10:04 -0700, , fix llc control bug,,
7577,e9c35b4923835959e330463d92278f7bf0d2a760,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-06 17:05:05 -0700, , ameliorate dtlb kill rdy critical path,,
7578,b94e6915ab3e68559f8000033908a1d831da4cf0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 19:00:34 -0700, , refactor ipis use new tohost fromhost protocol,,
7579,875f3622af6520e2985312b07aa0d2ca65732403,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 19:00:03 -0700, , fix deadlock coherence hub,,
7580,962423d2d150944c6e37e5ccf0b08aac2a05e55f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 19:00:03 -0700, , fix deadlock coherence hub,,
7581,6510f020c7ab6e13d26a8de90ac7850c8437be71,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 19:00:03 -0700, , fix deadlock coherence hub,,
7582,e346f21725e3de2ac2939db11e644f29e9e3ac3b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 18:59:37 -0700, , fix control bug llc structural hazard tag ram caused deadlock,,
7583,92b7504c9a02c4bd1c067bc71eb1223fd212c05e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 18:59:37 -0700, , fix control bug llc structural hazard tag ram caused deadlock,,
7584,e3726c4db04fe7d573a1137f78f9d534daad533d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-03 18:59:37 -0700, , fix control bug llc structural hazard tag ram caused deadlock,,
7585,7a75334bb97d103f7c4ff1c3b936434c5683bebf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-31 17:44:53 -0700, , pipeline llc,,
7586,7b9cfd0b90b7f76a5bda02393af873a8e9e9868b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-31 17:44:53 -0700, , pipeline llc,,
7587,def913096e4f8699420797e2591b52b72fbcad7b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-31 17:44:53 -0700, , pipeline llc,,
7588,8db233c9b721abf66a47caf2d79c4e5c97c9a8fd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-30 20:12:11 -0700, , pipeline llc,,
7589,85dc34df803dae3d715531a2a85a8c5793acbc62,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-30 20:12:11 -0700, , pipeline llc,,
7590,3a8f3e0de57bfcdd1b20d044c8e20136c57e0dbe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-30 20:12:11 -0700, , pipeline llc,,
7591,80c243469e511ed48b81017187d4c74743347766,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-30 18:45:13 -0700, , add flow queue skid buffer hopefully work,,
7592,be4fa936ddaff34b8952d8185a563c4d863259d7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-30 18:28:54 -0700, , fix bug,,
7593,2ec76390e3877a714db52c89f71227c673ffd737,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-30 16:06:30 -0700, , improve add counter util,,
7594,4d4e28c1387b309e9247ba3da94a56b7e5da4dcf,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-28 21:14:33 -0700, , remove reset pin llc,,
7595,914b6b622d98646a51437d972f823c4ccab1a27f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-28 21:14:33 -0700, , remove reset pin llc,,
7596,2af84f994ae8caa6b6b99c1aa796972d736014cf,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-28 21:14:33 -0700, , remove reset pin llc,,
7597,465f2efca71727aa952bf157f22ca27ba72d457f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-27 18:44:17 -0700, , add reset pin llc,,
7598,0a2d284d24cda2bd6559975d6ebc823bbea1079c,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-27 18:44:17 -0700, , add reset pin llc,,
7599,0a1cd1175c8a43dab325d77d376a6e4bd6a23988,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-27 18:44:17 -0700, , add reset pin llc,,
7600,db91c4cf6c79d5013a4aed9536931214b8cdcff9,uy Vo <huytbvo@berkeley.edu>, 2012-07-27 18:12:23 -0700, , hwacha,,
7601,32a16d183f11fbd2b7bda6b2724cbc7754c77d59,uy Vo <huytbvo@berkeley.edu>, 2012-07-24 19:05:49 -0700, , consts file depend width_pvfb have_pvfb false,,
7602,130fa95ed6591d4b61fa1223ebf6ba614d480f22,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-26 03:28:07 -0700, , expand htif pcr register space,,
7603,7778802395bff105e4f11d13ffc7bd60d8029884,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-26 14:51:41 -0700, , reduce number outstanding transaction,,
7604,9c50621a19eba2cb44d6bffe11117b83463158ff,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-26 03:26:52 -0700, , remove chip specific uncore gunk,,
7605,1ae3091261f64e1f8e6de7f9e9e2afc4b3c855ce,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-26 00:03:55 -0700, , memory system bug fix,,
7606,1405718ca8e1a79ffc39c2727ef17a037fcef93f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-26 00:03:55 -0700, , memory system bug fix,,
7607,a5bea4364f94d37a8f2e98e4bc557aab86ff4d04,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-26 00:03:55 -0700, , memory system bug fix,,
7608,3a2b305ddfd4b248764d3232fdc1636cbb45be73,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-25 17:25:50 -0700, , change htif width,,
7609,177dbdadd93e08ee3bd83b8ce4d4f92786413073,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-25 00:18:02 -0700, , merge htif port backup memory port,,
7610,309193dd076286c1c8f2b8a80f4cf5dfa18d84b9,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-24 14:10:29 -0700, , change llc size,,
7611,77364057267769be338f82a13e0e2c9a223afbb5,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-23 20:56:55 -0700, , fix bug coherence hub respect xact_rep.ready,,
7612,d0e12c13f669ff1c1d3c3562dbcfe3bd98366b2d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-23 20:56:55 -0700, , fix bug coherence hub respect xact_rep.ready,,
7613,6541cf22a453c2b4c2ac97179241e7103ada908e,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-23 20:56:55 -0700, , fix bug coherence hub respect xact_rep.ready,,
7614,f4e3e72ad1df151f156b32c6ac817465a8e6e5d7,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-23 17:30:04 -0700, , hoist htif_width consts,,
7615,a21c355114c5204dc136fe93df55aea7d6e771d0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-23 17:15:16 -0700, , fix htif split request response,,
7616,df8aff090672eb388bf165fc85c45e5ebd7fd0fd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-22 21:05:52 -0700, , dequeue probe queue reset,,
7617,c6ac83658130d6c8c80f234aaad939eb80f80875,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-22 21:05:52 -0700, , dequeue probe queue reset,,
7618,938effc053a583df2c8d94e345812b3d6d26c044,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-22 21:05:52 -0700, , dequeue probe queue reset,,
7619,379f02135912b4b5fe7e48dc128bd8f3853eb6f1,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-22 18:26:02 -0700, , change iohtif interface tile uncore boundary cope asynchrony,,
7620,c892950bf13f218225f1626f2ff7aee0e8563a06,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-22 17:48:17 -0700, , hoist uncore component,,
7621,0a97d6ab4d19c6dc789030796a80c12568745042,uy Vo <huytbvo@berkeley.edu>, 2012-07-18 13:03:06 -0700, , type casting,,
7622,d01e70c6720310386c7c3f8708d24db7798da72d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-17 22:55:00 -0700, , decouple interface tile top also add incoherent bit tilelink indicate probe needed,,
7623,0258dfb23f28e109dbcd7032e1f5f64aa03d2c5f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-17 22:55:00 -0700, , decouple interface tile top also add incoherent bit tilelink indicate probe needed,,
7624,f42c6afed25ad055198c907308d21d0b47607149,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-17 22:55:00 -0700, , decouple interface tile top also add incoherent bit tilelink indicate probe needed,,
7625,4e44ed7400e4138f1c9f4cb2a167e11c6cb3cb6b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-17 22:52:53 -0700, , allow back pressure ipi request,,
7626,f633a557222b1e9ff3c7f2da79b5b4e40fa1fc64,unsup Lee <yunsup@cs.berkeley.edu>, 2012-07-16 22:19:03 -0700, , fix dcache tag array size,,
7627,e496cd7584a97c349326b8d825e4bd001be98b08,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-13 21:48:05 -0700, , use mem implement queue speed thing,,
7628,a79747a06221802ac05c65144d3b8b42d5b7adb2,uy Vo <huytbvo@berkeley.edu>, 2012-07-12 18:12:49 -0700, , input output orderring swapped,,
7629,18bc14058b3e21ef58b45e59039fd65733f2fd83,uy Vo <huytbvo@berkeley.edu>, 2012-07-12 18:12:49 -0700, , input output orderring swapped,,
7630,fd951598379724bbfc769d75ef29bc4bbf8978ae,uy Vo <huytbvo@berkeley.edu>, 2012-07-12 18:12:49 -0700, , input output orderring swapped,,
7631,bac82762d354316fedaf4e4c23902a4c739ac7c6,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-12 14:50:12 -0700, , use one wide tag ram set assoc cache,,
7632,62a3ea411385f65e8984acc14198b143f0606be1,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-11 17:56:39 -0700, , fix llc bug,,
7633,0aa33bf9095ddc6b8980a7f12046fbf42bfbf230,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-11 17:56:39 -0700, , fix llc bug,,
7634,429fcbed8e387eadfca0caefc8e9999d51fec65f,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-11 17:56:39 -0700, , fix llc bug,,
7635,1ebfeeca8a0024e2dc2281dc926d1da6ba439e69,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-10 05:23:29 -0700, , add still performance bug correctness bug afaik,,
7636,66cf6902619c60f9b181c52653b14e1e70b4375a,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-10 05:23:29 -0700, , add still performance bug correctness bug afaik,,
7637,f645fb4dd704f4046e9cdba2e7e8202bdb658527,ndrew Waterman <waterman@cs.berkeley.edu>, 2012-07-10 05:23:29 -0700, , add still performance bug correctness bug afaik,,
7638,5035374f363ea989cddf7deb76406bde749b3099,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-08 17:59:41 -0700, , update new chisel,,
7639,39d198ecdcb812edf82ce380dd734b9ec726f934,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2012-06-26 19:12:11 -0700, , fix htif handling large memory read,,
7640,4e5f87426643d8e1a7906bd117d9ed9f6d2c0a64,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-06-08 00:13:14 -0700, , update new chisel hwacha,,
7641,166b85705533ef7d6d37ea049617b211087f7b1e,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 18:22:56 -0700, , iodecoupled fifoio iopipe pipeio,,
7642,0c6bade592ca5c6216413831d5464b5850e6ec58,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 18:22:56 -0700, , iodecoupled fifoio iopipe pipeio,,
7643,a99cebb4830084cd21bdef2375dca29f01acff97,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 18:22:56 -0700, , iodecoupled fifoio iopipe pipeio,,
7644,9b3161920f9a2f0b0905f2df4ee9788a413a3d6e,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 12:47:17 -0700, , moving util chisel standard library,,
7645,f2942f79f98ad17c3fbd423d0896b3a7631b3d21,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 12:47:17 -0700, , moving util chisel standard library,,
7646,04304fe788cf6162dc57834d248a7a4dd8c47fb7,uy Vo <huytbvo@berkeley.edu>, 2012-06-06 12:47:17 -0700, , moving util chisel standard library,,
7647,c975c21e447d502aa6d3395d0a54ca2180210ab5,uy Vo <huytbvo@berkeley.edu>, 2012-06-05 13:30:39 -0700, , view removed,,
7648,943b6d0616481b0aaaf63ab0a045352eb32734d2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-06-06 02:48:48 -0700, , remove debug println,,
7649,7f6319047e4e6540e0d6eac4ab1abbed1ba1df37,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-06-06 02:47:22 -0700, , update new scala chisel mem,,
7650,6f2f1ba21c573392a7b21f5afa9c863bb9114abe,uy Vo <huytbvo@berkeley.edu>, 2012-05-24 10:33:15 -0700, , removing wire,,
7651,0208e9f95e4283d4971fb8b24d1a8cc5f772254d,uy Vo <huytbvo@berkeley.edu>, 2012-05-24 10:33:15 -0700, , removing wire,,
7652,7408c9ab691ef124615d8cb8faff2cde342eaeb7,uy Vo <huytbvo@berkeley.edu>, 2012-05-24 10:33:15 -0700, , removing wire,,
7653,181b20d69c599c0914b378b9d515960ac08a62cf,uy Vo <huytbvo@berkeley.edu>, 2012-05-18 12:43:32 -0700, , working vec unit pvfb,,
7654,faee45bf4ca43fd2e29b30897920ab615c4a5a8f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-21 07:25:35 -0700, , fix setpcr clearpcr writing,,
7655,c9602a0d2ef21b3f70545e885a6ae9cea72acc22,unsup Lee <yunsup@cs.berkeley.edu>, 2012-05-15 10:26:16 -0700, , fix vector control decode bug,,
7656,d0bc995c88f7564c3e614a8cb2a382536df48287,age W Eads <geads@s143.Millennium.Berkeley.EDU>, 2012-05-14 22:25:12 -0700, , fixed irq_ipi irq_timer typo,,
7657,a2f6d01c1b56fc714c44baf3376d07fbdbc7e11f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-09 03:09:22 -0700, , add programmable coreid register,,
7658,e0e1cd5d32f15c72f8e4f8f3a80fab3e455abb89,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-08 22:58:00 -0700, , add ipis ipi test ipis routed htif seems weird make core bring reset ipis,,
7659,87cbae2c8ace6861ea057e7765e1da6c75437a35,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-05-07 17:28:18 -0700, , removed defunct iodmem,,
7660,b851f1b34c2291cf8f3ce30b6ec9b09eec045b36,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-03 21:11:02 -0700, , support maximum mtu htif packet,,
7661,f804c57bb02243004a76c6b7d9b9e6dc38454bfb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-03 04:21:11 -0700, , reduce htif clock divider,,
7662,171c87002e02c7f699e7980a8183c77b98d5ab50,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-03 04:21:11 -0700, , reduce htif clock divider,,
7663,e1f9dc2c1ffc59a86a50a28b7aa28ef283ccf825,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-03 02:29:09 -0700, , generalize page table walker also instantiate vitlb have_vec,,
7664,2d4e5d3813379537b82765c04dcc5432b8410c65,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-02 19:27:27 -0700, , fix pseudo lru verilog generation bug,,
7665,622a801bb1a31676bf0ad4886427dfc796ac718c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-05-01 18:23:04 -0700, , refactored cpu cache interface use nested bundle,,
7666,65ff3971224ed4dee85d15ad45e94c1f97b5be7f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-01 20:16:36 -0700, , improved instruction decoding make use care performing logic minimization,,
7667,4cfa6cd9a85ac0974893e1ed3f878aa31f569d49,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-01 19:55:16 -0700, , force top.main return type unit,,
7668,5819beed64a3f75b0cdb08b0d45acd51cba2353b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-01 01:25:43 -0700, , use parameterized unit,,
7669,eafdffe1253462bb48708a70c9cf0a95d2f7b811,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-01 01:24:36 -0700, , simplify page table walker speed emulator,,
7670,c13d3e6f88f6a664f7147b7a40ca2593fe279d97,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-24 00:59:37 -0700, , fix probe tag read modify write atomicity violation,,
7671,66f86a2194f11cfa4996933829da15bc7b12c8c9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-16 22:28:56 -0700, , use pseudo lru replacement tlbs,,
7672,a0378c5d2f37cf43c620717121e77af01513318b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-16 22:28:00 -0700, , remove faulting tlb entry page fault vastly reduces frequency tlb must flushed,,
7673,6d8fc74378bdf527cf7f0b84bdf80e52dbbc6d50,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-16 21:20:25 -0700, , fix dtlb permission bug,,
7674,99bc99f2ad506a8ec5d2e42dbf4447fe19acd9f5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-24 15:11:59 -0700, , fixed abort bug removed uneeded state added mshr guard xact_init.ready cycle,,
7675,00155f4bc48247b661ffd46831d999d8a35f9918,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-24 15:11:59 -0700, , fixed abort bug removed uneeded state added mshr guard xact_init.ready cycle,,
7676,1ed89f1cab183956507885c2ce8be27b1904265e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-24 15:11:59 -0700, , fixed abort bug removed uneeded state added mshr guard xact_init.ready cycle,,
7677,d61e6ee0806466edfc87bc786754290502d4d673,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-18 16:31:14 -0700, , fixed coherence bug probe counting single tile,,
7678,37eb1a4ae615a8e0d8f94fdff342c8bc38204ec1,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-18 16:31:14 -0700, , fixed coherence bug probe counting single tile,,
7679,55e86b5cf45da1ba5065a69d8855ddc6c6a2ee04,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-18 16:31:14 -0700, , fixed coherence bug probe counting single tile,,
7680,a39080d0b1cc121a5723db687d2d462e117c994e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-18 16:24:41 -0700, , fixed abort bug pinned high,,
7681,fb4408b150e2b2b88a234c3ca855638c39bce084,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-15 22:56:02 -0700, , fix amo replay coherence deadlock,,
7682,724735f13f2acc1e375f7a7b5ba738b06cba38d1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-13 03:16:48 -0700, , fix writeback bug,,
7683,00d934cfacee8fe226931bb20e5e27ab58ca6da8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-12 21:57:37 -0700, , fix coherence bug cache,,
7684,4a6c7dbc26d9fd2197fb7e21367c0cabb920c28a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-11 17:56:59 -0700, , policy determined constant msi policy added,,
7685,fef58f1b3a692d44c8b753248372ee734d355ac6,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-11 17:56:59 -0700, , policy determined constant msi policy added,,
7686,98a5d682a59c3a183145ce85628f58e11e8febcf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-10 02:22:45 -0700, , coherence mostly work,,
7687,2a7d2888a78c4bac3978b5fb79cd6e6513df7e69,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-10 02:22:45 -0700, , coherence mostly work,,
7688,c0ec3794bfb54be479cd1239050028beacb5eb34,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-10 02:22:45 -0700, , coherence mostly work,,
7689,1920c97066f6d1a22f6389621a559243fdfc2ab9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-10 00:09:58 -0700, , refactored coherence member rather trait mei protocol,,
7690,b22d7f81929b8a01e67306e9e5664b9bdd79d46f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-10 00:09:58 -0700, , refactored coherence member rather trait mei protocol,,
7691,3cdd166153894a40e44e0d944221d519158b0d3b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-10 00:09:58 -0700, , refactored coherence member rather trait mei protocol,,
7692,5acf1d982014bab2c571faf20317ea92ca8f96c7,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 15:51:33 -0700, , defined abstract coherence trait base trait added incoherent trait cleaned incoherent policy,,
7693,e71e3ce38f16b1b47e386807d0bf8f99b82fa372,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 15:51:33 -0700, , defined abstract coherence trait base trait added incoherent trait cleaned incoherent policy,,
7694,9c8f849f5077c6b3add4267a99e24299ddc28eee,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 15:51:33 -0700, , defined abstract coherence trait base trait added incoherent trait cleaned incoherent policy,,
7695,a68f5e016d5a9567095750909582e5b5e2a98153,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 13:57:08 -0700, , changed coherence type width name represent max size protocol,,
7696,17a5d26c1ed11bd1f8adc09a3bf011f0dbf1785c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 13:57:08 -0700, , changed coherence type width name represent max size protocol,,
7697,551e09c9d5e1bc59a59bc683d2064765a5181143,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-04 13:57:08 -0700, , changed coherence type width name represent max size protocol,,
7698,f7307ee41164fe47fee1a1730c23f8c2929f0c0f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 18:06:02 -0700, , changed coherence message type name,,
7699,6bc47a55b42e28b34cf4845a82387f33cc3c91e9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 18:06:02 -0700, , changed coherence message type name,,
7700,0b4937f70ff94c068b3026c73f00d7d3ca8e1828,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 18:06:02 -0700, , changed coherence message type name,,
7701,d301336c3366bc18263ed486d4aa055b85a598ba,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 12:03:05 -0700, , refactored coherence better uncore hub better coherence function name,,
7702,27e3346c14778bac96b87ec9ecea7f1118dd781f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 12:03:05 -0700, , refactored coherence better uncore hub better coherence function name,,
7703,ed79ec98f71fd1c72eab1880a7e864b4e0f6b0b6,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-04-03 12:03:05 -0700, , refactored coherence better uncore hub better coherence function name,,
7704,73d8d42515680d903b18e2a05ecd593dc55d73e9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-09 21:40:35 -0700, , fix coherence bug multiple probe reply,,
7705,aee937871273c7e92c855d18d5127af81ce4d8d3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-09 21:40:35 -0700, , fix coherence bug multiple probe reply,,
7706,c9c3bd02bcfb126307af0873e52a8e2d0dcc681a,uy Vo <huytbvo@berkeley.edu>, 2012-04-01 17:02:32 -0700, , kill mem stage fpu nacks mem stage,,
7707,7f254d9670e360a267a0df67081ad5489d56d10e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-04-01 14:52:33 -0700, , refine bugfixes,,
7708,c7c35322c2709617fbad2860bb79fc33ceefe459,uy Vo <huytbvo@berkeley.edu>, 2012-03-31 22:23:51 -0700, , two bug fix fpu,,
7709,a09e8d1c5550efd2a8ed8f1861d8ed65ba342c2e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-27 15:43:56 -0700, , remove prefetcher bug time fix moment,,
7710,452876af37a71bc6cb88b93f4fd1d4759a67fe11,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-27 14:48:30 -0700, , fence vvcfg implement fence.v.g correctly,,
7711,bb704dc0c93cebe6f9d63d0cf5a8096496fe0799,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-27 12:04:07 -0700, , fix vector length calc bug thanks chris andrew,,
7712,257747a3a149f3f90d9645ab3a2cd3b5ca10b09e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-26 23:50:09 -0700, , dessert tonight,,
7713,6bda8674bd93ca24e37a11452567eb93390a1eb9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-26 23:50:09 -0700, , dessert tonight,,
7714,a70f0414fa79ab7d44d6a3987e16fadec472c825,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-26 20:51:54 -0700, , fix workaroundable bug,,
7715,32d95e9594aa90a382e081bedf060a3e61ea5884,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-26 17:00:01 -0700, , fix index problem direct map case,,
7716,25fe46dc18554e2a3bf78d977a943b64258535c9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-26 14:18:57 -0700, , remove bug dessert,,
7717,e2fe525fb6dc8117535c7427ff65290be2f9b12f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-26 14:18:57 -0700, , remove bug dessert,,
7718,e6b0e565dec1ab2796aafc5e3433130ac4e5fccc,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-26 01:21:39 -0700, , turn have_vec,,
7719,5f53cd4ac1d4169196177d886925da0c0662193d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 23:49:59 -0700, , reduce htif width,,
7720,ef505de017a63da6657008c5d78bb55310870ace,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 23:49:45 -0700, , reduce htif width,,
7721,4e6302fedc326e2c95549c10839561e0c5d2759f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 23:03:20 -0700, , add dessert,,
7722,31f0b600fd5c72312f9d8e8d31d132f625976b8b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 23:03:20 -0700, , add dessert,,
7723,5a00143035d1053bd30db2daac4460360c470fa1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 21:45:10 -0700, , loop host.in host.out reset,,
7724,1666d3fbd790e2fca9407717486ed0700bed1259,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 21:45:10 -0700, , loop host.in host.out reset,,
7725,f62a02ab54cf783db4b55bfe7122411408e0a07f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 21:29:36 -0700, , remove dumb stuff top.scala,,
7726,a7ebea13fcab7fc79b56ad402655531ed8c4650a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 17:03:58 -0700, , add mem serdes unit,,
7727,88bf8a4f23948f43326c88a5c7440deaa50e5790,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 17:03:58 -0700, , add mem serdes unit,,
7728,7fa93da4f5e3f9edd3ea029e7dc5685655a95016,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-25 15:49:32 -0700, , add backup memory port disabled,,
7729,1f33f6bb5823d26862e17f15176a25b2a634bb98,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-24 20:54:43 -0700, , have_vec,,
7730,86d56ff67b2bc08793056203700e70bacf887928,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-24 16:56:59 -0700, , refactor cpu tile rather top,,
7731,3a487ac89bfbeac2070a5a37548b8ef1b6a20abe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-24 16:23:29 -0700, , improve htif pcr interface,,
7732,54fa6f660ddf758e241961791a2e3b2bded0331e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-24 13:03:31 -0700, , new supervisor mode,,
7733,65929a62e33a208b2f64256e4bb4dc7ccd6a0410,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-22 15:32:04 -0700, , fix reset value appvl,,
7734,aaed0241af71071a05b614e9c82e4c8e214241a9,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-21 15:08:48 -0700, , get rid vxcptwait,,
7735,023734175d6eebceb134eb153a709f8eea842427,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 17:10:05 -0700, , fence stall decode,,
7736,e450e3aa40fb78e74530d83eefc02e4fe83330d0,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 17:09:54 -0700, , fix irt counter bug regarding vector stuff,,
7737,7d7d7f49f98ff94328df7efa2109b7d13c2f8e52,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 15:21:36 -0700, , change tlb arbiter round robing one,,
7738,5f69c5a764689ee6c85712563100d6b03ffaf5b0,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 00:18:32 -0700, , fix bug coherence hub specifically abort handling logic,,
7739,1cddd5de56b0090739ac659a3d8a081163baaa7d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 02:12:24 -0700, , fix amo locking problem,,
7740,56cb9b7a634c2422e392bfea96821606b04bc9fc,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-20 00:18:32 -0700, , fix bug coherence hub specifically abort handling logic,,
7741,c036fff79c660e54c2f014557991f5ef72a5227a,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-19 15:13:57 -0700, , fix interrupt signal,,
7742,0edea00166af65f5f4d2c5e1dcf1b5171eec0c21,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-19 03:09:23 -0700, , have_vec true since pass emulator,,
7743,264732556f7268559f8f962dad3f2b07242ec44d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-19 03:08:53 -0700, , fix match verilog semantics,,
7744,bd27d0fab222cc9a291eac5756c1705e8a374851,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 01:02:06 -0700, , take interrupt stalled instruction,,
7745,2ed0be65f9c0b8e8d88dd9cf03a36c95ed47a7ce,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 00:19:33 -0700, , fix rrarbiter,,
7746,ba06cd953e8a9aeb80ef39fc59a4a6a2e0a2a9e4,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-18 20:43:08 -0700, , add chosen,,
7747,c4a91303fba83a6315233a51199a56b269c0140d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-18 20:42:38 -0700, , update vector fence name encoding,,
7748,2a01f558ba8d6830fe5810a5bf3949e6ea4c7a6e,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-18 19:55:24 -0700, , fix unmasked valid bug ctrl_vec,,
7749,98e10ddc3c6f502b01912084524c99864357550b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-18 16:36:12 -0700, , update vector exception instruction,,
7750,7493d55d3f1bd2650e9293e75ef01b4e335f69de,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-18 15:06:39 -0700, , add fault handling,,
7751,62ada5ea9e7f7158387d922afc3d8c7bede0bcca,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-17 23:00:51 -0700, , hookup vitlb ptw port,,
7752,b793d63182f94e0dda34f8809e281d1d84c28c6b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-17 23:00:27 -0700, , vector interrupt masking,,
7753,8a4f95e617744f8ca9c64d0ea9a07cb6f4a27ce2,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-17 17:50:37 -0700, , change xcpt handling,,
7754,8c50c81b81aacb0a8d18f88060349f4b578af8e9,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-17 14:03:57 -0700, , drop vec_irq_aux pcr register everything badvaddr,,
7755,3b4680a8349444db47d9462f7119bce39260d6d7,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-17 14:03:33 -0700, , add vitlb exception port,,
7756,a47eeb95714a071750498055ac4bdf0f834ceeab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-16 18:34:40 -0700, , retime bypass beginning stage,,
7757,6c26921766bc251453f21a8878baba5f7bc54b8a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-16 17:14:43 -0700, , reduce critical path page table walker cost extra cycle per page table level resolve tlb miss bad,,
7758,d38603a4ee0d5b1c3f13e814eac1035ac5fd894d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-16 17:08:03 -0700, , change number tlb entry,,
7759,e38114e4b0f87777a98d3e8e85f8870d3e6bf269,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-16 01:24:07 -0700, , fix coherence bug popping wrong store dependence queue,,
7760,f0157b9e2a0d2e871f4bba001e1dce785d631a92,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-16 01:24:07 -0700, , fix coherence bug popping wrong store dependence queue,,
7761,cfca2d141197147a321b379994ea59c6e1de5332,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-16 00:44:16 -0700, , clean cache interface avoid reserved keywords,,
7762,820884c7e6d8997b953a3e1fd477504d9717be02,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-15 23:08:30 -0700, , fix probe smaller cache size address bit pgidx_bits taglsb omitted tag check,,
7763,4684171ac6b246e664ebf4c561002b56a12b80cc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-15 21:23:21 -0700, , fix fence.i associative cache,,
7764,3129040bda033ae34deffc14f7c4f8f3e0b58f8d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-15 18:36:07 -0700, , use divided clk htif udpate fesvr default load program via backdoor otherwise take long simulate,,
7765,2b0bc8df2b0f66c3fc5a9c73ebbc22ea969e2e34,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-15 18:36:07 -0700, , use divided clk htif udpate fesvr default load program via backdoor otherwise take long simulate,,
7766,ba566f246e9ac27aa88ab2b35c108366e4e8dacb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-15 15:35:12 -0700, , change icache parameter,,
7767,72006160dc4688f06e76f1e3616acf2edf8d22ad,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-15 02:09:31 -0700, , fix vxcptwait inst bug incorrect exception_valid do_xcptwait,,
7768,f972977da19cf563b113821fb0cf9d048a23cec1,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-15 01:10:17 -0700, , refactored vmu one skid buffer,,
7769,b5fa86e84493d05862df69a827250aad2a61f026,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-14 17:51:12 -0700, , way associative default,,
7770,77c405ffa17d1121439a59d32d6fa38f876d9856,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-14 06:13:16 -0700, , use broadcast hub coherent htif,,
7771,7dde7099d2a6984a6c8a88d6294f74728766006e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-14 06:13:16 -0700, , use broadcast hub coherent htif,,
7772,b19d783fbdbd3ee570b51f786cf09a378abbec88,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-14 14:15:28 -0700, , add vector irq handler,,
7773,040d62f372a254d3d1bbff05094a3f0bfd53c6a5,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 23:45:10 -0700, , refactored vector exception handling interface,,
7774,b100544b250d1c8f96c3ef3038a8645846057eed,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 22:21:26 -0700, , datapath read vector state,,
7775,5655dbd5daab407d0b32538f5767532f882b6c3b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 21:10:03 -0700, , add vvcfg vtcfg instruction,,
7776,53cd543d3f6ad91c44262225431b1558836256a0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 19:10:54 -0700, , fix minor coherence bug,,
7777,ab6c9350db2291d45145116094e6ad5e31a5e585,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 19:10:54 -0700, , fix minor coherence bug,,
7778,53d69d3006b5e52b1b881fcd135eaa8240e734af,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 17:12:01 -0700, , parameterize broadcast hub tile,,
7779,1788c341134f1433c581f0b85cd3e45b126fb68a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 17:12:01 -0700, , parameterize broadcast hub tile,,
7780,1492457df5f441d7e46b1982e064faefbd86f28d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 16:56:47 -0700, , add probe reply htif,,
7781,1258f31825c7a3e0787784de4fbfe0c86704dfdf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 16:43:35 -0700, , add probe unit,,
7782,b0f798962c6a09867b4d865c29d8974f4db89fdb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 16:43:35 -0700, , add probe unit,,
7783,1b733e7cf07c9e8abd95358198bf06d7ade92f48,uy Vo <huytbvo@berkeley.edu>, 2012-03-13 12:34:39 -0700, , merge branch master github.com ucb bar riscv rocket,,
7784,6e32cc8b205df579f10f41449c8a77c14a05083c,uy Vo <huytbvo@berkeley.edu>, 2012-03-13 12:34:39 -0700, , merge branch master github.com ucb bar riscv rocket,,
7785,fdffb124e328fa25d8a5891e198f1dba8db6b13d,uy Vo <huytbvo@berkeley.edu>, 2012-03-13 12:34:39 -0700, , merge branch master github.com ucb bar riscv rocket,,
7786,6fd15274761a9d8a8883d4a36b87746c22017351,uy Vo <huytbvo@berkeley.edu>, 2012-03-13 12:34:02 -0700, , fix rocket vec_dpath updating makefiles run xcpt test case,,
7787,287bc1c2625f236002b7a20b51d56bcedd3eef54,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-13 11:48:12 -0700, , refinement tag_match tag_hit signal,,
7788,d76b05bde147f3fd76e10a047a24b476b2f882bc,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 02:21:02 -0700, , fix way selection write upgrade,,
7789,fd29e00db03e765ccfcc3d73c59421d8ccac0a12,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-13 01:56:10 -0700, , support non power queue size need manually wrap queue pointer,,
7790,23c822a82e854a70ebc7bd1303e89bd532604600,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-12 10:38:37 -0700, , fix hit logic amos,,
7791,cbf7b133410ea53e51c8fd5892604fd36b8947ab,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-12 10:38:37 -0700, , fix hit logic amos,,
7792,95f880da704542ea7d346cbb275610ac8cc30ff7,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 17:13:01 -0700, , fixed abort bug,,
7793,6229a33dc488731da5ba2bf5166146b319581a97,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 18:36:26 -0700, , fixed cache controller flush unit deadlock,,
7794,ea0775643b0a30567aaf374feb4c5c4b80c9c7a9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 17:13:01 -0700, , fixed abort bug,,
7795,1ba5e7b8650c427017de8dbdcfbdd75c78a0e762,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-11 21:38:47 -0700, , change vector exception interface,,
7796,113a94a21d07a396faf18a6b4bbbabb545be2078,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-11 16:28:56 -0700, , add vector hold wait,,
7797,e42a4c767edbb78a5a1ba2ee0857364f92c355fb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-11 16:28:32 -0700, , stall vector fence keep replaying,,
7798,c5dd37ae80f9fe28c2066825f35296f3bb2d2231,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 15:47:27 -0700, , bugfix locking arbiter,,
7799,cb5ce3fe7310c6ae7686665f03bc40a8a8958932,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 14:17:27 -0700, , broadcast hub bugfixes,,
7800,4ebf637642d14309cc500d85484302f56b9fb8a2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 14:17:27 -0700, , broadcast hub bugfixes,,
7801,a4d0025187e973982c1032f7ff2c067689f47715,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-11 00:48:29 -0800, , fix icache prefetch global_xact_id bug,,
7802,1aa4b0e93d32222a53ef8ca3213cd3c032cf75f5,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-10 20:16:20 -0800, , going back null coherence hub,,
7803,8ffdac9526b73ce7a54adb94b2f16106d47f9876,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-10 15:50:10 -0800, , fix store upgrade bug load address store cause upgrade could return old value,,
7804,d777f1cb24cb951ece5962f79677552a7e899758,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-10 15:18:57 -0800, , fix null hub store ack bug,,
7805,4f4b990a4f4d8719e4b4c1a957a191edeff062f2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-10 15:18:57 -0800, , fix null hub store ack bug,,
7806,44ff22a26f33dc7c587be036d6ad17e66454d1db,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-10 12:54:36 -0800, , vector exception handler handle prefetches correctly,,
7807,7eb73c325ea3173de1b9a557603e3275399deea2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-10 00:21:51 -0800, , fix signedness zero fmul result using fma unit compute rs1 rs2 0.0 fmul incorrectly computes 0.0 rs1 rs2 0.0. add 0.0 rs1 rs2 negative,,
7808,e3a68848e0f2caa20db4f7d72dffd029547c1a0c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 20:01:47 -0800, , fix critical path fix verilog build,,
7809,e591d83e919f2d52479e0c38d360470bf49d15a3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-09 11:05:44 -0800, , fixed global_xact_id propagation bug,,
7810,2014db41bd0e826ee5469b8149c6284896a737d2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-09 11:04:58 -0800, , special cased ntiles due log2up revision,,
7811,9319130483b1f9c10a8e065242e68a2b6b1b8751,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-09 11:04:58 -0800, , special cased ntiles due log2up revision,,
7812,85504f0ddc09933477d878d97139b0703233c709,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 03:26:05 -0800, , fix bug fence.i improve test,,
7813,766bac88f8e404066af5f5d62a3e70b07b39cba1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 02:55:46 -0800, , refactor writebacks flush mshrs arbitrate writebacks handle flush,,
7814,2607153b6785875ead46253bc513f86578c0fa53,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 02:08:55 -0800, , merge branch master github.com ucb bar riscv rocket,,
7815,3a72ace0576d8452aef442e19661392ae9b3cfd9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 02:08:55 -0800, , merge branch master github.com ucb bar riscv rocket,,
7816,ff2e47f380a6d126f6ce45f84d62024241586d62,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-09 02:08:55 -0800, , merge branch master github.com ucb bar riscv rocket,,
7817,a1b30282ddd8eb74b1c5ff301bc9419814e0a1ae,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-09 01:09:22 -0800, , major refactoring vector exception interface,,
7818,8acbe98f53186ef59b55b03fe1608877ad903f62,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-08 23:31:57 -0800, , change fence .cv work control processor stall fence instruction,,
7819,22726ae646c64fa9e2074539bd705f4d78d3c0d3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 18:47:32 -0800, , icache htif obey require_ack field avoids extraneous prefetcher supplied icache data,,
7820,2df5c19f13adf1ae67a9955122c3d6de1f4b51d0,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 18:07:44 -0800, , added require_ack field bundle,,
7821,4d2e7172f6ac8648f189c59bfe6ae8152444f9b3,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 18:07:44 -0800, , added require_ack field bundle,,
7822,ca5caf898c6a26b5074685a4abfdde65d125c8b5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 16:39:05 -0800, , hub addr comparison bug fix,,
7823,35c4bd4084e995be0812b7171e832b428ec65ca2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 16:39:05 -0800, , hub addr comparison bug fix,,
7824,3fc94d627d8f6426433418dccb636d245e1dc204,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 11:36:10 -0800, , fixed dependency queue bug broadcast hub,,
7825,788ad327da04794430a9de462b7b0e6d6db9d3db,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 11:36:10 -0800, , fixed dependency queue bug broadcast hub,,
7826,7f43dee0c91c4e537013ef433e13ed906bb3e552,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-08 01:04:26 -0800, , priorityencoder apply longer recursive depth param,,
7827,5a7c5772a8a3fb07cc44e25dcb254e56f347591a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 23:11:17 -0800, , clearly distinguish ppn cache tag,,
7828,df6ac34821800d07c9b953b19e5af09a7bc3cd68,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 21:03:44 -0800, , coherence hub fix,,
7829,941873bad1617efc557e21e1996f6203b44fe068,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 21:03:44 -0800, , coherence hub fix,,
7830,1a90e2a1624acbf58ed127c042ffe4847f83792e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-07 11:40:49 -0800, , broadcast hub bug fix load uncached mem req store uncached xact rep,,
7831,7deff5fbe2dafbe71584e4f17f98ef0c47352cec,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-07 11:40:49 -0800, , broadcast hub bug fix load uncached mem req store uncached xact rep,,
7832,c09eeb7fd2f6b67e896a80dbedefc733fd68716e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 01:42:08 -0800, , fix next state logic using cpu command wrong pipeline stage care,,
7833,792960087434d227f164cb63a65579ecfb875a80,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 01:26:35 -0800, , change use protocol instead,,
7834,a0c9452b860de17d87cf98a39d236d0be160fd8b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-07 01:26:35 -0800, , change use protocol instead,,
7835,6e2610b0ada4c54512d0aa709ae8c644be212c00,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 23:37:51 -0800, , fix mux1h bundle,,
7836,81dcb194d34af0a224d226dfb0a0b22f8cf55ddc,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-06 22:39:15 -0800, , new vector exception interface,,
7837,35ffb80911ec380695fe1629ff695672f00cb33c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 17:33:11 -0800, , unified coherence trait function,,
7838,47a2097507154c67512b625747715456edb532cc,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 17:33:11 -0800, , unified coherence trait function,,
7839,1e02618cc800bea9c2de5231db628f38ab5ddb62,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 17:01:47 -0800, , hub code cleanup,,
7840,3dd404dcf4af275ea6c04219b2c18a8349d269c0,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 17:01:47 -0800, , hub code cleanup,,
7841,762f2551a70ba40ea8f527522d48551ecc8994a8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 15:54:19 -0800, , ,,
7842,c0ed010bc957dd0fbf5bb0bbcd6b340014da09c9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 15:54:19 -0800, , ,,
7843,3874da4a4ffa304688a0b708322160f48e8b8fd6,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 13:49:20 -0800, , added store dependency queue broadcasthub minor improvement utils,,
7844,962e5a54af3c2ee0534aebdc3ba823d401e5dd5a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-06 13:49:20 -0800, , added store dependency queue broadcasthub minor improvement utils,,
7845,499c5b4a2e71b5aca962f5dda366fbcdf1f139c0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 15:49:28 -0800, , automatically infer mem_tag_bits,,
7846,012b991ffead7aa724adf6565f6ced61e7c9f034,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 15:47:19 -0800, , implement transaction finish message,,
7847,6e16b04ada5692b5f013fc222d0725eb989c1ab1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 15:47:19 -0800, , implement transaction finish message,,
7848,dba99e07a9522945846dd92869e74eb4707bab84,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-06 08:54:21 -0800, , set mem_tag_bits have_vec true since nmshr,,
7849,5f33ab24b0bf05c1037a890dce46a33f1809d863,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 02:02:53 -0800, , fix merge conflict oops,,
7850,1024a460f238ff6df738c0d7e119f1ba9d0234be,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 00:31:44 -0800, , support memory transaction abort,,
7851,5f12990dfb2edde6f01156cbe7cdf5226e22e4d3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-06 00:31:44 -0800, , support memory transaction abort,,
7852,82822dfeecd8a5ed3fe9090c3fad56d52ea92dc4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-05 17:44:30 -0800, , added aborted data dequeueing state machine broadcasthub,,
7853,950b5cd900325913bb65c4f2840996b26b468354,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-05 17:44:30 -0800, , added aborted data dequeueing state machine broadcasthub,,
7854,a49625c114b5f108451a7c8e64c68cbb36569c34,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-05 16:34:27 -0800, , broadcast hub control logic bugfixes code cleanup,,
7855,5c66a6699cf47788c019b1af2a15a1432361d447,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-05 16:34:27 -0800, , broadcast hub control logic bugfixes code cleanup,,
7856,a950d526d25edec3dbbf36a42a7adec310adc862,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-05 12:09:41 -0800, , add prefetch count queue,,
7857,d4ec7ff4d9da8f1fe38a56fd4fdd761f5f0f1a89,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 16:11:54 -0800, , refined vector exception interface,,
7858,e28a551368a1a6e2c73b0438986e08d3681e77a1,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 15:09:42 -0800, , refactor code related vector exception revisied interface new instruction,,
7859,802f857cb69bb00086e841ddaddfca135669a8bb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 15:07:22 -0800, , fix store prefetch bug longer occupies entry sdq,,
7860,f9fb3978caa5eb4a3e4a546a3de8bfd7fb1e7de7,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 15:07:22 -0800, , fix store prefetch bug longer occupies entry sdq,,
7861,7846d5e01d8a1cf86895e56589b98946572cccf9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 23:51:53 -0800, , removed has_data field coherence message increased message type name compensate,,
7862,1b3307df32f48e2fc1cc83c6bbc8f8170dbf95b9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 23:51:53 -0800, , removed has_data field coherence message increased message type name compensate,,
7863,d76f6640070bd34819dc62ddbe8c131ac933ebd0,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 21:58:50 -0800, , filled state coherence function cache,,
7864,35f97bf858bda09291c74435a9d4da80bfbd7e13,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 21:58:50 -0800, , filled state coherence function cache,,
7865,993341d27efcc486234716a1e1c45fedc3cf10fb,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 13:41:01 -0800, , correction probe reply data handling,,
7866,00989c58bd6dcde1dbbcd002eae9177efcd796da,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 13:41:01 -0800, , correction probe reply data handling,,
7867,6ad7aa5cdc586af0ec6a9744f0d6d7cc4cafa1f0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-02 16:18:32 -0800, , flip direction iopipe match iodecoupled,,
7868,1e1926ce63709591538c81524222e71b8382af90,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-02 16:18:32 -0800, , flip direction iopipe match iodecoupled,,
7869,9ad4fd5814cd1578a7aa6de372e77ec5a9e08416,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 12:19:21 -0800, , broadcasthub elaborated vlsi backends,,
7870,7406908d4a38063f54df418599d1b60429dc3a4f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-02 12:19:21 -0800, , broadcasthub elaborated vlsi backends,,
7871,54baa0713c0a4231aeb8880c924fef09b2f85899,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-02 02:10:26 -0800, , hack fence.g.cv support waiting control processor,,
7872,1054cec0871b8a14f5fd6111330905e5e63f38cf,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-02 00:43:32 -0800, , add vec countq interface,,
7873,bef59527d6b155b8e888e1d1d57d9dd171903917,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-01 20:48:46 -0800, , clean iodecoupled iopipe interface,,
7874,8678b3d70c2ad4e3b5e1106b19af5262a7332c10,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-01 20:48:46 -0800, , clean iodecoupled iopipe interface,,
7875,6d03d758351bbbd83bd17bf9b21b7027fb58d763,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-01 20:20:15 -0800, , improve internal interface,,
7876,28cacd953f17224b7fb883228f9e501ad7eb5287,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-01 19:30:56 -0800, , cleanup merge replayunit mshrfile,,
7877,4c3f7a36cedb2f49d657ea1bb151694f66f6b339,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-01 18:49:00 -0800, , clean store data unit,,
7878,52101373e06f7f3d5ac58883355390c9f8de04e9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-01 18:49:00 -0800, , clean store data unit,,
7879,de73eef4091d41ed41ed824fe65ab19927dfd623,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 18:23:46 -0800, , fixed elaboration error lockingarbiter boradcasthub fixed iodecoupled direction error xacttracker,,
7880,da39810bb29e4266076651b3f52b96322b2cd9c2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 18:23:46 -0800, , fixed elaboration error lockingarbiter boradcasthub fixed iodecoupled direction error xacttracker,,
7881,2152b0283d0a3438b644210166d2122ba64c2580,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 17:03:56 -0800, , made xact_rep iovalid removed has_data member,,
7882,9d7707a0a2eca0cff06738db99cd02125b847abe,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 17:03:56 -0800, , made xact_rep iovalid removed has_data member,,
7883,c7b01230f4ed43d926a8ccf9103f0b4fb69402b5,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-01 10:14:49 -0800, , fix mul div waddr believe torture find one,,
7884,4e33b68beaa90dcc3646c3c305123286427e369b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 01:19:09 -0800, , unified hub fixed hub elaboration error,,
7885,c6162ac7432aa085a253a0fb36b836b8b1c38e4e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-03-01 01:19:09 -0800, , unified hub fixed hub elaboration error,,
7886,a8ef5e9e270770ec8540d56fac8788eda06a9209,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-01 01:07:47 -0800, , change nmshr have_vec true,,
7887,68471603437edb9296e7ecfc3b4d2a9860aac5a4,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-01 00:22:34 -0800, , refactor arbiter priority,,
7888,f641b44fb8e8c49f422af0c653c13bab92d46ee8,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-29 22:00:36 -0800, , change module uniquify bug fix,,
7889,940027a888eaf9e9409186a2939ffb3ec5fadafd,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 17:58:15 -0800, , finished broadcast hub split mem req type untested,,
7890,813ffcbf3e3e604fe1bc8d7f467143d96ed50cc6,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 17:58:15 -0800, , finished broadcast hub split mem req type untested,,
7891,4f00bcc760ebdd1a41451857f85dc527dbaddf97,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-29 17:12:02 -0800, , merge branch master github.com ucb bar riscv rocket,,
7892,7e6d990bad5060fbed0dead78e902ba9ce3be04f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-29 17:12:02 -0800, , merge branch master github.com ucb bar riscv rocket,,
7893,4939b72ba565a17ded88bab32ec5a95746d59e81,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-29 17:12:02 -0800, , merge branch master github.com ucb bar riscv rocket,,
7894,20d0088f6648531bdb6bab70f4b11e334003f26c,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-29 17:09:31 -0800, , temporary fix match bit width mem,,
7895,008ad1f45bbe6bd8c7e6e3a1786a0046a737ec1f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 16:45:18 -0800, , added locking arbiter rearbitrate lock signal current winning input low,,
7896,c723ef4c50e2baa3c0f9876c2b140718ff9999e8,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 12:29:33 -0800, , iodecoupled allows inner bundle used covariant position i.e accepts subtypes,,
7897,c38065d0e879644c6b519c52a17239742e59a410,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-29 16:13:14 -0800, , clean priority encoders,,
7898,b9ec69f8f51523adab16b0ca9d2f650a5f115105,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-29 14:21:42 -0800, , add new queue singleton,,
7899,8b519e7ea8d578f66597ccd148aa5ec1fa7ee331,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-29 03:08:04 -0800, , replace tile memory interface iotilelink work progress towards coherent htif request incoherently passed null coherence hub,,
7900,012da6002e4b503e3540e9ae15bd578ad68c8bee,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-29 03:08:04 -0800, , replace tile memory interface iotilelink work progress towards coherent htif request incoherently passed null coherence hub,,
7901,ef94f13087ab0758cae3958965d746c496e705ea,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 02:59:27 -0800, , broadcast hub nears completion still doe handle generation arbitration decoupled mem reqs,,
7902,082b38d315e823d2bc773a53de45d5b7cdb2e81e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 02:59:27 -0800, , broadcast hub nears completion still doe handle generation arbitration decoupled mem reqs,,
7903,6304aa992f92a131c5880d86c0cb659c2aa9a57f,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 00:44:03 -0800, , fixed race read resps rep write req rep null hub,,
7904,8ff6e21e3a7a7e1ee281d95ac87dac378032ced5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-29 00:44:03 -0800, , fixed race read resps rep write req rep null hub,,
7905,eec369a1c74d019443181b96afb21acfb4eb8e36,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-28 18:59:15 -0800, , separate memory request command data also merge vlsi test harness functionality,,
7906,c99f6bbeb7e727cad460b6d114624f801071fa0d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-28 18:59:15 -0800, , separate memory request command data also merge vlsi test harness functionality,,
7907,e15284d22ce5dcef9a2a1af46e4de9c81d0a3566,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-28 17:33:06 -0800, , added temporary iomemhub made coherence hub implementation depend rather iomem,,
7908,040aa9fe02b5af4edf0d97679efe3841e17bdc52,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-28 17:33:06 -0800, , added temporary iomemhub made coherence hub implementation depend rather iomem,,
7909,3f998b13530cb7cd90dfe3def45eac878f7fc178,aiwei Li <daiweili@berkeley.edu>, 2012-02-28 14:54:48 -0800, , send vcfg setvl prefetch queue,,
7910,ffc7652e0166b38b4db2612e93358dd267e22206,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-27 19:10:15 -0800, , null coherence hub begin work internal tracker logic,,
7911,5cc10337b49df706450eb4fb4334c6be5d4a66e4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-27 19:10:15 -0800, , null coherence hub begin work internal tracker logic,,
7912,7d331858e25c840e19fb745b01b0465137230901,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-27 18:36:09 -0800, , replace iodcache iomem,,
7913,2b1c07c723ed5a4d879c3c60fa910a9bdcb886ee,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-27 18:36:09 -0800, , replace iodcache iomem,,
7914,1d41a41afae5059c49ce1eaf232a63066eaa31d3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-27 17:49:48 -0800, , remove extraneous constant,,
7915,3d96a2d4f07629574d3586b251841d09a86b0940,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-27 14:00:58 -0800, , add fpu.dec.wen false have_fpu turned,,
7916,3393dc2d31aaa857daf3d604c60e8d95e5493450,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-27 11:26:18 -0800, , added probe_req ready sigs genarray vec,,
7917,f0588a005278712e15fd29b836af83869f0c40c2,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-27 11:26:18 -0800, , added probe_req ready sigs genarray vec,,
7918,70cdf869ac94af7c50405218cb0cf1a87cc76f0c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-26 00:53:07 -0800, , probe req transactor coherence hub,,
7919,7a8f53a1177359860b919f31c053c40c0851df58,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-26 00:53:07 -0800, , probe req transactor coherence hub,,
7920,b6e6d603cc77e6ab0cd46237922709b61b6ba562,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-26 00:34:40 -0800, , xact init transactor coherence hub,,
7921,2275239f335f56af0a679e5b897a327e75c8cfaa,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-26 00:34:40 -0800, , xact init transactor coherence hub,,
7922,bfd0ae125ea51697e4daa5ffa7a5559cbb32890f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-26 23:46:51 -0800, , upgrade new rocket memory interface fix amo nack bug hellacache,,
7923,6e706c7c744c06bca1fc591cf78aea3c0fef58e9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-26 20:20:45 -0800, , fix yet another amo related replay bug,,
7924,e12b9eae9369dc793120f52a5accbdcff4eb70cd,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-26 18:53:39 -0800, , remove ext_mem interface hindsight,,
7925,2d04664a983b8a7e2ab39674411eb8e60711af25,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-26 18:26:29 -0800, , simplify cpu cache interface,,
7926,ad713a5d83d61ea81c6a53eca40584f149cf9a43,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-26 17:51:46 -0800, , fix icache ram depth new chisel,,
7927,f3bb02b2ea4596a7e29acaee0de522d92bb7531c,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-26 17:37:56 -0800, , refactored dmem arbiter,,
7928,0fd777f4807f1bf67d69fcbcac2a03aa14124da4,uy Vo <huytbvo@berkeley.edu>, 2012-02-26 17:24:23 -0800, , merge branch master github.com ucb bar riscv rocket,,
7929,aa099a53fa2849b07cee4a37836ce2084a342830,uy Vo <huytbvo@berkeley.edu>, 2012-02-26 17:24:23 -0800, , merge branch master github.com ucb bar riscv rocket,,
7930,93f41d3359e47d181bb0126766ca8ffff6ae8211,uy Vo <huytbvo@berkeley.edu>, 2012-02-26 17:24:23 -0800, , merge branch master github.com ucb bar riscv rocket,,
7931,e22106af3f3dfc2049d4214a93e60ee5fbd3616a,uy Vo <huytbvo@berkeley.edu>, 2012-02-26 17:24:08 -0800, , updating rocket code lastest version chisel pass assembly test verilog long dont use vector unit,,
7932,5b0f7ccf6889ebc04e8316652adacf676599cdd6,uy Vo <huytbvo@berkeley.edu>, 2012-02-26 17:24:08 -0800, , updating rocket code lastest version chisel pass assembly test verilog long dont use vector unit,,
7933,766a039ffe516929d6d311e4aff41c79584f3cac,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-26 16:19:50 -0800, , small change dtlb arbiter,,
7934,69260756bdef2828f64a57840fbfcb739a461886,aiwei Li <daiweili@berkeley.edu>, 2012-02-26 02:54:16 -0800, , change ppn vpn dtlb ufix bit,,
7935,49efe4b7449c536a91fc200a0094a65ef0b4c6f8,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-26 01:54:42 -0800, , steal cycle fpu fma alu,,
7936,47dbc2a417d6aac2d4708062e9b1a682edce1fd9,aiwei Li <daiweili@berkeley.edu>, 2012-02-26 00:30:50 -0800, , head working,,
7937,569698b8243753d913920e4f1af10665ab010a46,aiwei Li <daiweili@berkeley.edu>, 2012-02-25 22:05:30 -0800, , dtlb arbitrates cpu vec vec,,
7938,ca2e70454e7ad132e02478dac45cbfbb426c1f4d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 17:09:26 -0800, , change package name sbt project name rocket,,
7939,94ba32bbd309a8c0f3b8a4997a704e941f1d7bbb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 17:09:26 -0800, , change package name sbt project name rocket,,
7940,946e0c6e4ea289945f6d9ac3640e6e43eb398447,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 16:37:56 -0800, , add vector exception infrastructure,,
7941,3839e3a318fe45c5129519b9defe837e1222852a,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 15:55:10 -0800, , massive refactoring vector constant,,
7942,8856e2b8bb7b5c5851d227704e8182c50ee1f01a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 15:27:53 -0800, , stylish bundle param name hub progress,,
7943,3980120279c6be41b437b7a3839591814d36e022,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 15:27:53 -0800, , stylish bundle param name hub progress,,
7944,dfdcb7c696df600ddc9a234bf189fbd2600b3202,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 15:27:09 -0800, , better foldr,,
7945,db6d4807781b0965d2a03e56bdb93f2237b33a11,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 15:27:09 -0800, , better foldr,,
7946,b3cf8f3f354b064c139ae040038d70c438542d19,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 12:56:09 -0800, , better abstraction data bundle,,
7947,df97de0fd39e83d913f4947689a868a1ea5f5381,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-25 12:56:09 -0800, , better abstraction data bundle,,
7948,4fa31b300bb52f2cea8c8357ccd8a558cdf5a9a4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-24 16:25:36 -0800, , added popcount util,,
7949,a1600d95dbeb20aaca180aa8ea2b0dd3a02a9611,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 12:21:10 -0800, , fix bug related waddr wdata stage instruction use waddr wdata writeback content getting overwritten ops manifested imul sharing alu,,
7950,137fd6200723a5c05314e96481d6063810e81adc,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-25 12:20:36 -0800, , refactor cpfences,,
7951,4121fb178cc096b01bab670e42c90f52ce9645f7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-24 19:22:35 -0800, , clean mul div interface use mul have_vec,,
7952,b3a3289d3470fce04bda0bcf0509dea977263f7d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-24 01:42:33 -0800, , fix external memory request nack interface,,
7953,477f3cde02fbbd39731dfc99b741b603f216f7cb,aiwei Li <daiweili@berkeley.edu>, 2012-02-24 00:44:13 -0800, , added prefetch queue,,
7954,63939efd0c0316b236430e0130ee5f5095f6683b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-23 23:03:44 -0800, , fix ctrl vec iface hookup final,,
7955,bf1e643913673656f2060b2f58c1cef12fdd2937,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-23 22:55:12 -0800, , fix ctrl vec iface hookup,,
7956,7b3cce79e387583c7f54901a8441a261635449fb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-23 22:37:13 -0800, , allocate primary miss prefetch,,
7957,2ea309cf80a689d93827ebf48647ee8b24c8014f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-23 22:35:05 -0800, , bug fix ctrl_vec,,
7958,91a0bb6f61a9d236bdf5e26f5be2acc20f430a6d,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-23 22:30:38 -0800, , add vector prefetch queue,,
7959,012028efaa6d1f864155c80f924714d238e5790f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-23 22:19:11 -0800, , fix fpga build,,
7960,1dcf25586f9997f512cf88f025174262b12f9c52,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-23 18:12:50 -0800, , finished xact_finish xact_abort transactor coherence hub,,
7961,52da831aa30ed4b69173ac3f257aa4c095b1b850,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-23 18:12:50 -0800, , finished xact_finish xact_abort transactor coherence hub,,
7962,ffb88467db080f48cb2d62f7a308613b50440cde,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-23 17:49:28 -0800, , finished xact_rep transactor coherence hub,,
7963,1c1ce7d60b563db46ae8991c817088344c1f8db7,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-23 17:49:28 -0800, , finished xact_rep transactor coherence hub,,
7964,5332bab6f1fa0b623b55d7fd0ffa12e85bf3f251,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-23 17:39:34 -0800, , expose fma port outside fpu,,
7965,6ceaa0e80a207cda22943125731225275a4fb701,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-23 16:49:46 -0800, , correct simplify replay_next logic,,
7966,f939088be1f66e71cee77b60890074220c415ae1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-23 14:43:49 -0800, , move datapath control signal control unit control signal,,
7967,e53792a1eb1984ec7a64baab2b2388bc5398c6dc,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-23 10:14:14 -0800, , fix bug rocket vector datapath related wakeup,,
7968,7c929afe2b270060d456caa0bbd2252d38f03c7e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-22 19:30:03 -0800, , htif control cpu reset,,
7969,3eebf4031050511850f73109351ee959b9d07c30,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-21 18:52:18 -0800, , nack cpu request replay,,
7970,c3646e2e6411c3003a9683b4674a023b780c3848,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 18:24:52 -0800, , improved tileio organization beginning hub implementation,,
7971,62837537f490a366652450d581cce4084e4c7da0,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 18:24:52 -0800, , improved tileio organization beginning hub implementation,,
7972,33a26424bd1cdc52298a97dcc30952b8fe30d05a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 12:14:57 -0800, , refining tilelink interface,,
7973,24a32c28113bd46846dfc0a64d82a5805696c2ed,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 12:14:57 -0800, , refining tilelink interface,,
7974,b9c42a80c87dfae75110004a651d3bccc3217bc9,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 10:12:13 -0800, , added coherence message type enums,,
7975,18bd0c232b381fcbc70958ed35cd327e754da66a,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-22 10:12:13 -0800, , added coherence message type enums,,
7976,22f8dd0994c297d39194dd282791f75967b3838c,aiwei Li <daiweili@s144.Millennium.Berkeley.EDU>, 2012-02-21 18:20:32 -0800, , hook resp_type vector unit,,
7977,cfd79c731b0828a63924176def168d905dbb562d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-21 17:42:00 -0800, , add resp_type ext_mem interface,,
7978,9a80adef507f82830e31b533b5a5259302510ad9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-21 15:53:19 -0800, , instantiate have_vec,,
7979,c8f768c8b38a42ba0cabce11e07cff6f1072a4c4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-21 14:39:54 -0800, , fix amo replay bug like recent amo bug fix affect store oops,,
7980,d5608b272850f7bc5eca79d0ff9f9cfcd2cad696,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-21 01:02:16 -0800, , fix amo replay bug check structural hazard amo unit replay initiated one cycle hit miss amo issued,,
7981,6135615104dff0fa5674a7f8cb50034198b2bf6b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-20 00:51:48 -0800, , unify cache backend interface generify arbiter,,
7982,7034c9be65771e79b196a61eec9fe81c5caf912d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-19 23:15:45 -0800, , new htif protocol implementation must update fesvr isasim,,
7983,9af86633d762a79c95130371a84bd7b0dc60b928,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-17 17:56:01 -0800, , invalidate prefetcher invalidating,,
7984,cfb818aa97e0c96a0b8bb033a5680d442b344433,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-16 12:59:38 -0800, , abstract class coherence policy,,
7985,e555fd3fc4b3f89b9e62ce3e48db4df3b3a525cd,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-16 12:59:38 -0800, , abstract class coherence policy,,
7986,d46e59a16de4e51bd08025b53fcf178a73bd9317,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-16 12:34:51 -0800, , abstract base nbcache class,,
7987,ecbf47fe16327ae8a6c4453556a42b989df59dea,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-15 13:54:36 -0800, , replace nbcache manipulation meta state bit abstracted function,,
7988,124efe5281a0cfec90a28a9bc8b0761b718d7c6e,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-15 13:54:36 -0800, , replace nbcache manipulation meta state bit abstracted function,,
7989,76cacbd9918397c85c7fce56571a8658dd9c827c,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-14 15:51:32 -0800, , added coherence tile function defs trait constant,,
7990,619929eba1cf80fb84347abfa44e9a053724e4a5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-14 15:51:32 -0800, , added coherence tile function defs trait constant,,
7991,1b5e39e7fc488df93e3c91d701c6e5d230fb1e1b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 21:36:08 -0800, , fix bug btb btb update followed taken branch could cause incorrect control flow,,
7992,fc5ba769dafdbf31205182f962dcb20d89384288,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 18:58:41 -0800, , disable vector unit default,,
7993,8b3b3abd3d9001c8fa2149c8579f5d1d27b5d889,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 18:57:40 -0800, , fix external memory request nack logic,,
7994,fe2c1d132181773c3ccf58ce355fafb1a4b8ce97,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 18:30:58 -0800, , add vec ctrl fence,,
7995,82cd3625c271ee7556bb1d0aaf01ab42a8a776d9,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-15 17:53:24 -0800, , add vackq interface,,
7996,c13524ad3a4ddfd542518bf6fe2d45ee71f68fbe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 17:49:12 -0800, , fix vcmdq full replay logic,,
7997,258d050e1b9e3e9b1687392e97dadb2774088b26,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-15 14:48:41 -0800, , add stall logic vector command queue,,
7998,32bdf5098afeed5fbaa62f1398d6170d03ea53ee,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-15 13:30:22 -0800, , refactor vector control logic datapath rocket core,,
7999,7c11c1406c09e1af6169c7ad33534fb6f677e5b7,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-15 02:28:07 -0800, , vector vector add working,,
8000,6bdf9dc513c7f4738dd60218e6733d936ca11ab6,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-14 23:34:57 -0800, , hwacha integration compiles correctly,,
8001,a51c7cc927257e28e6472eb0cc83280a44eb604c,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-14 19:43:59 -0800, , new build system updated chisel hwacha,,
8002,0ec7767c13b21f776b42cefc59ec89a60aa752b5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 19:11:57 -0800, , declaring success fpu,,
8003,297223a13c4740af02ee07b2456a04b20b81add1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 15:12:16 -0800, , squash subsequent external mem request nack,,
8004,38c67e5a9e525afa5315490520b811939862a4a6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 06:37:18 -0800, , add fmin fmax,,
8005,ee9fc10668a307e00d08838ab0a73ddb8c04f1a0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 06:03:43 -0800, , add fcvt.s.d fcvt.d.s,,
8006,ce202c73d14a4a59b3ee1c0c25a91ea14a3e7a46,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 04:24:35 -0800, , add fsgnj,,
8007,1d604bcd49ce3e59b3ede977f7dbf533967d85c3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 02:53:43 -0800, , remove top level makefile new simpler build instruction readme note make run asm test debug need update fesvr,,
8008,15dc2d8c40d968b28c125aa68af812b148fea9d8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-14 00:32:25 -0800, , add writeback arbitration logic,,
8009,0671a99712d37ee108b65a6f65a285db40806993,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-13 21:43:49 -0800, , nbcache work associativities power,,
8010,6d36168183619416bfb324be231b5d339e5455e5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-13 14:37:51 -0800, , fixed two associative nbcache bug one amo replay one flush unit,,
8011,0366465cb100910fea87ed545ccc716135860395,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 18:12:23 -0800, , parameterize scoreboard,,
8012,6c2d8a37ae8fa033fd8d94cdec8087070783cf86,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 16:45:29 -0800, , remove partial update make chisel barf chisel regard combinational loop even though,,
8013,c78c738f60b979c1b1fcec2865489ba4914e76a4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 03:13:49 -0800, , minor cleanup,,
8014,b5a19a54a31e7beb7b2f5c9339d01e237143c4ed,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 02:01:26 -0800, , add fcvt,,
8015,a4a9d2312ce010ffda84a91f07ad2ed77c92b06f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 01:30:01 -0800, , add fcvt,,
8016,069037ff3a63146a4b54649ce337bf03586c1098,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-12 23:31:50 -0800, , add recoding,,
8017,25ecfb9bbcca937df6499e4de1a1e5575a5b1623,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-12 20:32:06 -0800, , clean cache remove incompatible blocking remove direct mapped nonblocking cache,,
8018,08b6517a2386f5da1b85546c8e33c201be0e617a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-12 20:12:53 -0800, , add ops mftx mxtf mtfsr mffsr,,
8019,9bb1558a3499f33fb9789e59169205eec5108b8f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-12 04:36:01 -0800, , wip fpu,,
8020,50a283d311d3ec3162315d1b1f43ed10f51f54b8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-12 01:35:55 -0800, , move store data generation stage remove critical path store unrecoding,,
8021,725190d0eeb73b60dc44ba6af337f85234dfaff5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-11 17:20:33 -0800, , update new chisel,,
8022,f8b937d59093e6e56ded600fa6db636778e1bd91,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-09 03:47:59 -0800, , fix bit divider bug thanks torture also tidied code bit,,
8023,03ee49f424424df22a6a4c1d20a73b1687a11074,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-09 03:30:55 -0800, , fix bit amos upper half bit word thanks torture,,
8024,f47d888feb90f9d55b0d69c0b80f4e5efd1b84bb,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-09 02:35:09 -0800, , vvcfgivl vsetvl work,,
8025,92493ad153a3513588ddd0bd5e0c509e335ec064,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-09 02:26:03 -0800, , fix mul div kill bug occasionally progress multiply divide could erroneously killed tying register forever,,
8026,128ec567edfcf295abeea878220fe07caa7f5e28,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-09 01:32:52 -0800, , make btb fully associative use jalr jalr created long path alu execute stage address comparator next mux benfit close nil anyway,,
8027,fcc8081c4dc8daba877a9545386fae53884867f7,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-09 01:28:16 -0800, , hook vector command queue,,
8028,8b6b0f5367781cd06d2ffae5d79c88626c680f92,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 22:30:45 -0800, , add external memory request interface vec unit,,
8029,9285a52f2519ec747abe0bb9b683b147aee38f9f,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-08 21:43:45 -0800, , initial integration,,
8030,10b5a0006c0f9bc168eca70fe13b37162f10e45d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 20:11:57 -0800, , fix mul div,,
8031,a1855b12c220042c5f54cb23941d0f72ee773731,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 17:55:05 -0800, , clean queue,,
8032,990e3a1b342e12fbe6bb242127dbaa928afb673f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 15:19:08 -0800, , fix fpu port direction bug,,
8033,71c8d3fd4100ba59f6d0eb7f0377eb83bc26dd4a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 15:13:08 -0800, , reorganize directory structure,,
8034,b3f6f9a5fd6ef016b08d24b65083806d56f5e2b5,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 15:03:59 -0800, , fix btb misprediction check negative address also index btb,,
8035,e9da2cf66ae15b1c2e310aa17674bfa539d74eb7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 06:47:26 -0800, , improve datapath move operand selection decode stage simplify bypassing,,
8036,d471a8b2dac6789993a34bbe00ec486f675739da,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 04:21:05 -0800, , arbitrate llfu writebacks mem stage,,
8037,ebed56500e3ed46ce72e30204b0e300e15825934,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-08 01:56:11 -0800, , fix mul hazard check erroneously assumed instruction set id_wen,,
8038,5403d069e9ccd8206a38313c32e6ad7405687348,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-07 23:54:25 -0800, , add load store,,
8039,1be9d159443b0ecc8b10a1d34be60c3ebc7b1edf,hristopher Celio <celio@eecs.berkeley.edu>, 2012-02-07 14:07:42 -0800, , fixed bug regarding case sensitivity regarding ioicache iodcache,,
8040,fde8e3b696170c2dfa8862f025d6842eb12fa8ab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-06 17:26:45 -0800, , clean bypassing hazard checking bit,,
8041,41c4e10c37b622504de982c5cb652a4415e4b1b5,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-02 21:53:39 -0800, , workaround another frakking extraction error backend vlsi backends boot kernel associativity,,
8042,99a959e6b18d2d8ffa1e4a2b6a923b55fa6ea118,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-02 13:33:27 -0800, , remove piperegs add new adder,,
8043,01a156eb98c7cde22aa78bb8f05116d6225cf7ef,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-01 21:11:45 -0800, , make dcache line configurable,,
8044,b1bbf56b74787b8067068e26f9e2038eedb440f0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-01 15:36:01 -0800, , clean bypass,,
8045,c5a4eaa0a1ddb14f544629b5e3ecdd120d8d8916,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-01 13:26:04 -0800, , associative cache boot kernel,,
8046,281abfbccb110dc0261e2f309915cdceff27ed92,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-02-01 13:24:28 -0800, , new mux1h constructor,,
8047,38c9105ea1ff753655cdd43814cf99311a63342d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-30 21:14:28 -0800, , fix mul div deadlock bug independent multiplies independent divide issued back back second execute causing register busy forever,,
8048,bd241ea2375cffb1c1db05b176f200895ad9f2a0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-30 17:15:42 -0800, , fix badvaddr set,,
8049,a96c92f58d34d078e42d98100a83c33c99d0ae28,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-26 20:45:04 -0800, , enable amomin amomax,,
8050,a7999d4525ef1ba15a59ed57cf70ea72f2ee161d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-26 20:36:31 -0800, , flush unless fence.i commits otherwise might make forward progress,,
8051,32f5f420f36914d94bc8303a939c3e507cf632a0,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-26 20:12:42 -0800, , merge branch master github.com ucb bar riscv rocket,,
8052,41855a6d4773463e5c0f63b446a40daff4e910ab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-26 19:33:55 -0800, , fix missing otherwise pcr file fix timer interrupt vlsi backend,,
8053,7172ddd05073a9928e63e0639cedd755ebf602cd,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-24 18:40:08 -0800, , flush pipeline mfpcr,,
8054,97c379f1d7a5df150d021162d1c239ec7a96baba,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-24 16:51:30 -0800, , made associative,,
8055,aa3465699bf88f164e7a9661abf08acba5cdb18b,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-24 14:39:52 -0800, , lfsr util,,
8056,7f26fe2c44ea182775f7736d205c4016b1a3def8,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-24 15:13:49 -0800, , make icache size parameterizable,,
8057,8229d65adfa2b74f3f2c49d3fe6ea6a0d6ec73ab,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-24 11:41:44 -0800, , associative cache pass asm test bmarks power associativities including,,
8058,9e6b86fe85c60f0f275ca28c157562bc84cffff7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-24 03:40:01 -0800, , fix nasty replay bug mispredicted branch followed instruction dependent load missed cache mispredicted path would executed rather correct path fail example broken code cache miss beq somewhere mispredicted branch move wrong path instruction dependent load miss,,
8059,06fdf79dabd1aae492bff6a701d20fa5be123c4c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-24 00:56:47 -0800, , fix long latency writeback arbitration bug,,
8060,f1c355e3cdcda715cd1bf26caa213498484977e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-24 00:15:17 -0800, , check effective address sign extension,,
8061,a5a020f97b52a995a735a4f429370185b4be9503,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-23 20:59:38 -0800, , update chisel remove,,
8062,8766438bb98684632eb3950997256bf7471ba101,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-23 09:51:35 -0800, , updated chisel remove language removed rocket source updated jar,,
8063,e7bf07d55ec124f30d2ac1e7b9f4120ed4810042,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-23 15:35:53 -0800, , fix amo replay bug,,
8064,d59bddfbf18048cf53ccf4dcdb08c7dd341f8fa1,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-21 20:42:13 -0800, , fix miss replay bug,,
8065,31c56228e2b49778c80c120d0e988f416b4db184,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-21 20:13:15 -0800, , add missing otherwise,,
8066,97f0852b17a15dc4fe00edce94ab1740d81460f0,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-18 17:53:26 -0800, , cache assoc aware subunit pass asm bmarks,,
8067,8623d587245fe02b00af923c871a006e12b94a95,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-18 15:07:36 -0800, , split two cache compiles,,
8068,29ed8eb31a698bf4e1e4d271e84a53c980e2e3cf,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-17 23:49:32 -0800, , utils nbdcache,,
8069,7e257495813ec14a55b403211862e400b8b8c426,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-13 15:55:56 -0800, , groundwork assoc cache implementation,,
8070,07f184df2f4b431e12c4e0b052633449f9d44485,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-18 15:23:21 -0800, , adhere new chisel naming convention,,
8071,1d76255dc198990ea3f8c6bd0dcf2a7002f274f4,enry Cook <hcook@s144.Millennium.Berkeley.EDU>, 2012-01-18 10:28:48 -0800, , new chisel version jar find replace input output,,
8072,e4cf6391d70bf62dadc5ac14d43a9a52657a4f31,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-17 23:47:35 -0800, , fix miss pathology badvaddr bug,,
8073,0369b05deb41f2eef3c4edd031d5d16c3f18664e,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-17 21:12:31 -0800, , move replay writeback stage,,
8074,1c8f49681185f8db36cb0b8160c4116c90a8e527,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-13 20:04:11 -0800, , fix fpga build,,
8075,addfe55735f4008bb5fd26388d39dbc058041548,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-13 18:18:48 -0800, , add fpga memory generator script,,
8076,acf3134e80d5ab4b098362d958a8072bf481f53f,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-12 14:19:18 -0800, , minor control logic cleanup,,
8077,4807d7222bda714b7e225319c529045a307a2b26,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-11 19:20:20 -0800, , use replay handle miss eliminates long path fetch stage,,
8078,1a7bfd4350c0ea2aa944a30f3bd5871a69179fae,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-11 18:27:11 -0800, , remove icache req_rdy signal,,
8079,bcb55e581a4efc9a42719202078dbd93af0dc0c8,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-11 17:49:32 -0800, , remove host.start signal use reset instead,,
8080,92dda102b6371f5482d05ca4a458c15281c14fc5,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-11 16:56:40 -0800, , slight control logic cleanup,,
8081,938b142d64d22b1bca1b01537918c973a6cf725e,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-03 18:41:53 -0800, , require writes memory uninterrupted,,
8082,142dfc6e07f05412412654d22653486d9779da39,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-03 15:09:08 -0800, , made tohost fromhost bit wide,,
8083,20aee36c961638aeafa95136abcafe9eb1adf608,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-02 15:42:39 -0800, , move pcr writes stage,,
8084,3045b33460c6d6a0ccd784e37f6df8a13b3b47e9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-02 02:51:30 -0800, , remove second write port load miss writebacks treated like mul div,,
8085,ffe23a1ee815329fa613c14fa6765747be13bef2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-02 00:25:11 -0800, , fix waw hazard handling,,
8086,eb657dd2504b39bdbc7e349baf0d480ba1b2f669,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-01 21:28:38 -0800, , reduce superfluous replay replay cache miss scheduled use load,,
8087,efc623cc366f7788f7181e0a28a2d7b5223395a4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-01 17:04:14 -0800, , validate btb address use btb jal jalr even using btb jalr need flush btb fence.i context switch validating result suffices instead,,
8088,2f8fcebea02a036372f3738a29890f128d7778c9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-01 16:09:40 -0800, , remove datapath register reset reset,,
8089,f9160c53cf84c9f4f20c3d80da831afb7760abe4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-29 23:46:21 -0800, , fix correct verilog generation,,
8090,1028ff7d9bbf9587f03c43a009e6e0b95e79b88c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-29 23:45:09 -0800, , fix multiplier bug,,
8091,d65e1a2eee4ca5b4f92104c52a8cda7f119a9431,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-20 22:08:27 -0800, , vlsi verilog compiles simulate,,
8092,38ea10a5f4b8546a5320e221ae6dc70574ba34d9,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-20 04:18:28 -0800, , parameterized multiplier unrolling,,
8093,733fc8e65edc1d24d7d145f3de6db13b33c8eb81,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-20 03:49:07 -0800, , booth multiplier,,
8094,b5a8b6dc7395e4da924fe4c11c9689c83ab001be,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-19 16:57:53 -0800, , fix divider rv32,,
8095,bcceb08373a777ad825519e539f04af7dbb05156,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-17 07:30:47 -0800, , add dummy mul_rdy signal,,
8096,96c78829b4c7a506bbe4cb974024f1508ce8fb13,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-17 07:20:32 -0800, , improve alu fix revealed emulator bug,,
8097,82700cad7254cf3f84caabdc76b20fdee7d537b4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-17 07:20:00 -0800, , fix multiplier rv32,,
8098,a8d0cd95e6ef0630451b06f09c91eacf663c0bee,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-17 03:26:11 -0800, , hellacache work,,
8099,56c4f44c2abccd92d7f0c9e3e570d59bed466e5c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-12 06:49:16 -0800, , hellacache return amos unimplemented,,
8100,0ea2704b809a8e2e09636dfdf3c080e3a36b2e68,unsup Lee <yunsup@cs.berkeley.edu>, 2011-12-12 03:23:12 -0800, , new mftx instruction format,,
8101,8308345364fd42e94fb91828a17b4b3538efc1e1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-10 07:01:47 -0800, , work progress hellacache,,
8102,ce201559f318ddbab01c23ce4e91a63bca0e7b64,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-10 00:42:09 -0800, , support cache cpu nacks one cycle request,,
8103,c01e1f1cef9c3098fe792ba150c202fe339d2ce2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-09 19:42:58 -0800, , replay stage replay handled mem may move,,
8104,218f63e66e7b72a11cbe9be2368b3ff90ef7ca46,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-09 00:42:43 -0800, , code cleanup,,
8105,a87ad06780261fb40a8b5507aa28561a9075c916,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-12-05 15:45:44 -0800, , automatically infer rocketcam address width,,
8106,fa784d1d7d852d483e7c483f4cc21d7b0056e262,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-05 00:33:17 -0800, , made setreadlatency argument parameter defined consts.scala,,
8107,ff95cacb559c274345c238c7637738f8652943ea,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-04 01:18:38 -0800, , icache dcache tag data array implemented using mem4 however seems bug readlatency need set model work verilog model,,
8108,e894b798707fec4fd1927df79fc1a1a3a9c71203,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-03 19:41:15 -0800, , cache use mem4 memory tag data array,,
8109,c580180b6614e41e45ef1b242c505a0fef16acbb,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-02 02:01:08 -0800, , tweak cache sram interface tsmc65 srams,,
8110,e70b41241cf363580bcd75ef1184838cebcab07f,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-02 01:56:17 -0800, , changed branch addr generation get critical path,,
8111,cf1965493bcd5019e908322f5ec3938cf9b68b37,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-12-01 13:14:33 -0800, , renamed sram module match tsmc65 generated srams,,
8112,da2fdf4f854f411b685eff1600264c1445b348eb,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-30 22:51:59 -0800, , fixed console,,
8113,b2894671f69fc71920459ae150e3f6a19c7eba84,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-30 21:55:13 -0800, , merge branch master github.com ucb bar riscv rocket,,
8114,bc44572d99ea873539c93edbb60183c49d561daa,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-30 21:54:55 -0800, , bugfixes due new hcl jar file,,
8115,8f3927fdfacd490a8d6becd5f74394c731a98a20,ndrew Waterman <waterman@eecs.berkeley.edu>, 2011-11-30 18:07:57 -0800, , queue data type templated,,
8116,11f0e3daf45063ab67968f0bd3db2749124c6776,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-18 00:17:30 -0800, , cleanup,,
8117,c42d8149b7309241a18fb4baee7ea57c4fcc785c,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-17 23:50:45 -0800, , moved pcr writeback end mem stage cleanup dcache dpath ctrl,,
8118,5a322ff00c287b0534067f989019c0b6f199878f,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-17 11:17:37 -0800, , fixed dtlb bug swapped permission added fake mtfsr mffsr fld fst instruction,,
8119,80b4253318dde231f4d29a597db001e77bfaa7c4,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-16 02:04:28 -0800, , fixed dcache amo bug cleaned testharness added rdtime instruction,,
8120,886857fa47b4a201c6cf90f16f038e9796b442ae,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-15 18:07:36 -0800, , writes sign extended,,
8121,fc0f20643aedab3f33f3e0014f4df5cb4bb921e3,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-15 18:06:41 -0800, , cleanup,,
8122,ae98956e6b60b7daba579ff5f6cdbaf2f6573840,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-15 02:43:51 -0800, , amo fix added option testharness control debug message,,
8123,82a636ff5560370ff9e606cc01d9171876bd9690,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-15 00:51:45 -0800, , amoadd amoand amoor amoswap working,,
8124,48cec01710e300283970e2df22a0ff10cfb0f5ed,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-15 00:11:22 -0800, , updated riscv bmarks riscv test build new toolchain,,
8125,db87924fbf64b1e2066f04451d4598fee2534ccf,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-14 14:35:10 -0800, , made eret instruction take illegal inst exception set,,
8126,cd6e4633204a1754121b0b7956884a398a4d3cf1,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-14 13:48:49 -0800, , added instruction,,
8127,b791010bb10119761a9f20f80da50c2a0fc4de59,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-14 04:13:13 -0800, , flush.i invalidates itlb writing ptbr invalidates tlbs,,
8128,890bfa7c48dbd5e50b0f94db063e60dd9891f3f3,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-14 03:24:02 -0800, , added ipis timer interrupt,,
8129,5b29765917b3db9da060c121d1d456b512cba008,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-14 01:37:20 -0800, , synced supervisor mode state latest isa simulator,,
8130,9d3471a5691f243ccd04c1dfb11987786fb7c2b1,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 23:32:18 -0800, , cache fix test harness debug output,,
8131,67c7e7e28f15331e328d5d0833a581d73b808b62,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 13:06:35 -0800, , cache tlb bugfixes increased memory size 256meg,,
8132,29d44b8bc57b74dc3e5a102beb39fc4685272338,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 01:17:33 -0800, , fixed typo broke illegal instruction exception,,
8133,7b3c34a34144c2a31570ed6eeb63291317279f5b,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 00:59:02 -0800, , regenerated instruction encoding using parse opcodes,,
8134,44419511b7ef302d1e0b7264f3b1dfe23d0c6f8d,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 00:32:08 -0800, , timer interrupt fix,,
8135,345f950eff7163d2a72423285f285e628f760056,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 00:27:57 -0800, , added timer interrupt support,,
8136,5f4b15b809888bd5f9b44cdadfcc0aa40c38688f,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-13 00:03:17 -0800, , added misaligned exception,,
8137,fbd44ea9363055caf1217b837a75ed65848eacf4,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-12 23:39:43 -0800, , added check address physical memory size increased memsize 64m,,
8138,35af912bd2357110415b8d3ce734e085636fa1ce,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-12 22:13:29 -0800, , cache optimization cleanup testharness improvement,,
8139,91c252ad0865495f9be88c44d26d2f80e146c08d,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-12 15:47:47 -0800, , fixing output enable signal data tag srams,,
8140,83d90c4dab5ff3695ce118dafe76f00c5764934a,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-12 15:00:45 -0800, , itlb dtlb ptw fix,,
8141,73416f224b3fdeeab412055b62d75222ea3068a0,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-12 00:25:06 -0800, , tlb ptw debugging,,
8142,44926866b79a3b1ce590477ab62512b0507e6e2e,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-11 18:48:34 -0800, , updated itlb,,
8143,a1ce9085414d7fdf2556d37d584562e253bb9854,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-11 18:18:47 -0800, , dcache dtlb overhaul,,
8144,e4fa94aa27ed1418842f23e0592a48b127865330,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 17:41:22 -0800, , checkpoint,,
8145,f86d5b133481517aef67562424534587f51dd52f,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 11:26:13 -0800, , cleanup lot minor fix added pcr regs coreid numcores parameterized btb,,
8146,4bd0263a4a0559f287154409b5bfe5f188ee3ff0,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 03:38:59 -0800, , added misaligned instruction check cleaned badvaddr handling,,
8147,603ede8bfe70cec57b43c3630f50e87883882b75,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 02:46:09 -0800, , access fault write badvaddr pcr register faulting address,,
8148,36aa4bcc9dc3b8d1055b8cafef343a5c00263e09,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 00:50:09 -0800, , moved exception handling stage dpath mem stage ctrl,,
8149,fbfa356d2ac9f8c5455c52ccaa282a7f876274cd,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 00:37:00 -0800, , fixed eret instruction,,
8150,62407b466872563d4a59c301a1a8aee3512c3338,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-10 00:23:29 -0800, , tlb ptw fix,,
8151,6664af3bc028b9be94a67d9e11bafeb8959e36d6,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-09 23:27:29 -0800, , cleanup adding dtlb,,
8152,9aca403aa8dab1f44c5f0125002d9d034febb33b,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-09 23:18:14 -0800, , itlb integration cleanup,,
8153,c29d2821b47f5e7babf5f270b1909692336b0ead,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-09 21:54:11 -0800, , cleanup fix initial commit dtlb.scala,,
8154,e96430d862adf25be00784c612afe9b7de605390,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-09 14:52:17 -0800, , integrating itlb ptw,,
8155,7130edac8dd500cf54c0025f728e7ac622d672da,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-07 01:03:47 -0800, , fix flushed div mul instruction,,
8156,9d63087eb2e581f608856ca0a8ff6b3aa04d35cc,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-07 00:58:25 -0800, , changed cache use separate sram module tag data array,,
8157,4d64099103f2796eafb6050d8894b055113662ae,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-04 20:52:21 -0700, , cleanup,,
8158,2db9ee12bc401afa4117d9f4bebcfde6d5f41e19,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-04 15:57:08 -0700, , fixed eret instruction hello world run,,
8159,44599355549977f2fff26d4e0be74762432081b8,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-04 15:40:41 -0700, , dcache fix test ubmarks pas hello world still broken,,
8160,3a02028a35b76ea3cbc9368e12edb54ff79d64ec,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-02 13:32:32 -0700, , fix exception dcache miss blocked handling,,
8161,7a528d6255e3a8f2cd6c443de4fb12ac0387b0d8,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 23:14:34 -0700, , fix div mul hazard checking cleanup,,
8162,d8ffecf5653d4261a00caab33828081e984aa2ba,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 22:10:06 -0700, , dcache fix,,
8163,7479e085ecb75b4ae6c2a32ec73940d7d692e906,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 22:04:45 -0700, , dcache load working cycle load use delay depending load type,,
8164,3b3d988fde49ad55a32f74e8e4ec22268298ed67,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 21:25:52 -0700, , dcache load working cycle load use delay depending load type,,
8165,2b67eee6835158b1b442d2e218ed8cd0cb6e431b,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 19:05:27 -0700, , pipeline change replay dcache miss,,
8166,08b89e77100a9599a08ef4cbca48e6e59c660918,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-11-01 17:59:27 -0700, , interface cleanup major pipeline change,,
8167,ace4c9d13c801cba1d0f7a264cdf08adf9875829,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-10-31 17:17:36 -0700, , dcache fix,,
8168,65f8b2461cab5d84bb5749e4aca76146375f1fe9,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-10-31 16:47:31 -0700, , dcache tweak,,
8169,172e561a78c7d3d869ad6e1e570554d96057827f,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-10-31 15:37:37 -0700, , added cycle latency store pipelined,,
8170,c06e2d16e4791bdd4bb36e661d36bec21c627c89,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-10-25 23:02:47 -0700, ,,,
