

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Aug  6 14:37:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fir_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5]   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_0_load = load i32 %c_0"   --->   Operation 10 'load' 'c_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (6.91ns)   --->   "%mul = mul i32 %c_0_load, i32 %x_read" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5]   --->   Operation 11 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32 %shift_reg_3" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 12 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32 %shift_reg_2" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 13 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_2_load, i32 %shift_reg_3" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 14 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_3_load = load i32 %c_3" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 15 'load' 'c_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (6.91ns)   --->   "%mul_ln25_95 = mul i32 %c_3_load, i32 %shift_reg_2_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 16 'mul' 'mul_ln25_95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 17 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_1_load, i32 %shift_reg_2" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 18 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_2_load = load i32 %c_2" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 19 'load' 'c_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (6.91ns)   --->   "%mul_ln25_96 = mul i32 %c_2_load, i32 %shift_reg_1_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 20 'mul' 'mul_ln25_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 21 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_0_load, i32 %shift_reg_1" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_1_load = load i32 %c_1" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 23 'load' 'c_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (6.91ns)   --->   "%mul_ln25_97 = mul i32 %c_1_load, i32 %shift_reg_0_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 24 'mul' 'mul_ln25_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %x_read, i32 %shift_reg_0" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:20]   --->   Operation 25 'store' 'store_ln20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 26 [1/2] (6.91ns)   --->   "%mul = mul i32 %c_0_load, i32 %x_read" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5]   --->   Operation 26 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_77_load = load i32 %shift_reg_77" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 27 'load' 'shift_reg_77_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_76_load = load i32 %shift_reg_76" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 28 'load' 'shift_reg_76_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_76_load, i32 %shift_reg_77" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c_77_load = load i32 %c_77" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 30 'load' 'c_77_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (6.91ns)   --->   "%mul_ln25_21 = mul i32 %c_77_load, i32 %shift_reg_76_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 31 'mul' 'mul_ln25_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_75_load = load i32 %shift_reg_75" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 32 'load' 'shift_reg_75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_75_load, i32 %shift_reg_76" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_76_load = load i32 %c_76" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 34 'load' 'c_76_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (6.91ns)   --->   "%mul_ln25_22 = mul i32 %c_76_load, i32 %shift_reg_75_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 35 'mul' 'mul_ln25_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_74_load = load i32 %shift_reg_74" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 36 'load' 'shift_reg_74_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_74_load, i32 %shift_reg_75" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 37 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%c_75_load = load i32 %c_75" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 38 'load' 'c_75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln25_23 = mul i32 %c_75_load, i32 %shift_reg_74_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 39 'mul' 'mul_ln25_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_73_load = load i32 %shift_reg_73" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 40 'load' 'shift_reg_73_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_73_load, i32 %shift_reg_74" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_72_load = load i32 %shift_reg_72" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 42 'load' 'shift_reg_72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_72_load, i32 %shift_reg_73" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_73_load = load i32 %c_73" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 44 'load' 'c_73_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (6.91ns)   --->   "%mul_ln25_25 = mul i32 %c_73_load, i32 %shift_reg_72_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 45 'mul' 'mul_ln25_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shift_reg_71_load = load i32 %shift_reg_71" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 46 'load' 'shift_reg_71_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_71_load, i32 %shift_reg_72" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 47 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_72_load = load i32 %c_72" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 48 'load' 'c_72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln25_26 = mul i32 %c_72_load, i32 %shift_reg_71_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 49 'mul' 'mul_ln25_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shift_reg_70_load = load i32 %shift_reg_70" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 50 'load' 'shift_reg_70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_70_load, i32 %shift_reg_71" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 51 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c_71_load = load i32 %c_71" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 52 'load' 'c_71_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln25_27 = mul i32 %c_71_load, i32 %shift_reg_70_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 53 'mul' 'mul_ln25_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_69_load = load i32 %shift_reg_69" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 54 'load' 'shift_reg_69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_69_load, i32 %shift_reg_70" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 55 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%c_70_load = load i32 %c_70" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 56 'load' 'c_70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (6.91ns)   --->   "%mul_ln25_28 = mul i32 %c_70_load, i32 %shift_reg_69_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 57 'mul' 'mul_ln25_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_68_load = load i32 %shift_reg_68" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 58 'load' 'shift_reg_68_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_68_load, i32 %shift_reg_69" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 59 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%c_69_load = load i32 %c_69" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 60 'load' 'c_69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln25_29 = mul i32 %c_69_load, i32 %shift_reg_68_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 61 'mul' 'mul_ln25_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shift_reg_67_load = load i32 %shift_reg_67" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 62 'load' 'shift_reg_67_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_67_load, i32 %shift_reg_68" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 63 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%c_68_load = load i32 %c_68" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 64 'load' 'c_68_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln25_30 = mul i32 %c_68_load, i32 %shift_reg_67_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 65 'mul' 'mul_ln25_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shift_reg_66_load = load i32 %shift_reg_66" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 66 'load' 'shift_reg_66_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_66_load, i32 %shift_reg_67" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 67 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%c_67_load = load i32 %c_67" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 68 'load' 'c_67_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln25_31 = mul i32 %c_67_load, i32 %shift_reg_66_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 69 'mul' 'mul_ln25_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shift_reg_65_load = load i32 %shift_reg_65" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 70 'load' 'shift_reg_65_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_65_load, i32 %shift_reg_66" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 71 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%c_66_load = load i32 %c_66" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 72 'load' 'c_66_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln25_32 = mul i32 %c_66_load, i32 %shift_reg_65_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 73 'mul' 'mul_ln25_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_64_load = load i32 %shift_reg_64" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 74 'load' 'shift_reg_64_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_64_load, i32 %shift_reg_65" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 75 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%c_65_load = load i32 %c_65" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 76 'load' 'c_65_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (6.91ns)   --->   "%mul_ln25_33 = mul i32 %c_65_load, i32 %shift_reg_64_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 77 'mul' 'mul_ln25_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shift_reg_63_load = load i32 %shift_reg_63" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 78 'load' 'shift_reg_63_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_63_load, i32 %shift_reg_64" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 79 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%c_64_load = load i32 %c_64" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 80 'load' 'c_64_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (6.91ns)   --->   "%mul_ln25_34 = mul i32 %c_64_load, i32 %shift_reg_63_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 81 'mul' 'mul_ln25_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shift_reg_62_load = load i32 %shift_reg_62" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 82 'load' 'shift_reg_62_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_62_load, i32 %shift_reg_63" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 83 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%c_63_load = load i32 %c_63" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 84 'load' 'c_63_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln25_35 = mul i32 %c_63_load, i32 %shift_reg_62_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 85 'mul' 'mul_ln25_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shift_reg_61_load = load i32 %shift_reg_61" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 86 'load' 'shift_reg_61_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_61_load, i32 %shift_reg_62" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 87 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%c_62_load = load i32 %c_62" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 88 'load' 'c_62_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln25_36 = mul i32 %c_62_load, i32 %shift_reg_61_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 89 'mul' 'mul_ln25_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shift_reg_60_load = load i32 %shift_reg_60" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 90 'load' 'shift_reg_60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_60_load, i32 %shift_reg_61" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 91 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%c_61_load = load i32 %c_61" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 92 'load' 'c_61_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (6.91ns)   --->   "%mul_ln25_37 = mul i32 %c_61_load, i32 %shift_reg_60_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 93 'mul' 'mul_ln25_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shift_reg_59_load = load i32 %shift_reg_59" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 94 'load' 'shift_reg_59_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_59_load, i32 %shift_reg_60" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 95 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%c_60_load = load i32 %c_60" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 96 'load' 'c_60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln25_38 = mul i32 %c_60_load, i32 %shift_reg_59_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 97 'mul' 'mul_ln25_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shift_reg_58_load = load i32 %shift_reg_58" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 98 'load' 'shift_reg_58_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_58_load, i32 %shift_reg_59" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 99 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%c_59_load = load i32 %c_59" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 100 'load' 'c_59_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (6.91ns)   --->   "%mul_ln25_39 = mul i32 %c_59_load, i32 %shift_reg_58_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 101 'mul' 'mul_ln25_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shift_reg_57_load = load i32 %shift_reg_57" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 102 'load' 'shift_reg_57_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_57_load, i32 %shift_reg_58" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 103 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%c_58_load = load i32 %c_58" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 104 'load' 'c_58_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (6.91ns)   --->   "%mul_ln25_40 = mul i32 %c_58_load, i32 %shift_reg_57_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 105 'mul' 'mul_ln25_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%shift_reg_56_load = load i32 %shift_reg_56" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 106 'load' 'shift_reg_56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_56_load, i32 %shift_reg_57" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 107 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%c_57_load = load i32 %c_57" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 108 'load' 'c_57_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln25_41 = mul i32 %c_57_load, i32 %shift_reg_56_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 109 'mul' 'mul_ln25_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shift_reg_55_load = load i32 %shift_reg_55" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 110 'load' 'shift_reg_55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_55_load, i32 %shift_reg_56" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 111 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%c_56_load = load i32 %c_56" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 112 'load' 'c_56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (6.91ns)   --->   "%mul_ln25_42 = mul i32 %c_56_load, i32 %shift_reg_55_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 113 'mul' 'mul_ln25_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shift_reg_54_load = load i32 %shift_reg_54" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 114 'load' 'shift_reg_54_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_54_load, i32 %shift_reg_55" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 115 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%c_55_load = load i32 %c_55" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 116 'load' 'c_55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln25_43 = mul i32 %c_55_load, i32 %shift_reg_54_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 117 'mul' 'mul_ln25_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shift_reg_53_load = load i32 %shift_reg_53" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 118 'load' 'shift_reg_53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_53_load, i32 %shift_reg_54" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 119 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%c_54_load = load i32 %c_54" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 120 'load' 'c_54_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (6.91ns)   --->   "%mul_ln25_44 = mul i32 %c_54_load, i32 %shift_reg_53_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 121 'mul' 'mul_ln25_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shift_reg_52_load = load i32 %shift_reg_52" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 122 'load' 'shift_reg_52_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_52_load, i32 %shift_reg_53" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 123 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%c_53_load = load i32 %c_53" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 124 'load' 'c_53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (6.91ns)   --->   "%mul_ln25_45 = mul i32 %c_53_load, i32 %shift_reg_52_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 125 'mul' 'mul_ln25_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shift_reg_51_load = load i32 %shift_reg_51" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 126 'load' 'shift_reg_51_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_51_load, i32 %shift_reg_52" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 127 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%c_52_load = load i32 %c_52" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 128 'load' 'c_52_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln25_46 = mul i32 %c_52_load, i32 %shift_reg_51_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 129 'mul' 'mul_ln25_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%shift_reg_50_load = load i32 %shift_reg_50" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 130 'load' 'shift_reg_50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_50_load, i32 %shift_reg_51" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 131 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%c_51_load = load i32 %c_51" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 132 'load' 'c_51_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln25_47 = mul i32 %c_51_load, i32 %shift_reg_50_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 133 'mul' 'mul_ln25_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shift_reg_49_load = load i32 %shift_reg_49" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 134 'load' 'shift_reg_49_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_49_load, i32 %shift_reg_50" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 135 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%c_50_load = load i32 %c_50" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 136 'load' 'c_50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln25_48 = mul i32 %c_50_load, i32 %shift_reg_49_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 137 'mul' 'mul_ln25_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shift_reg_48_load = load i32 %shift_reg_48" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 138 'load' 'shift_reg_48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_48_load, i32 %shift_reg_49" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 139 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%c_49_load = load i32 %c_49" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 140 'load' 'c_49_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln25_49 = mul i32 %c_49_load, i32 %shift_reg_48_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 141 'mul' 'mul_ln25_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shift_reg_47_load = load i32 %shift_reg_47" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 142 'load' 'shift_reg_47_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_47_load, i32 %shift_reg_48" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 143 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%c_48_load = load i32 %c_48" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 144 'load' 'c_48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln25_50 = mul i32 %c_48_load, i32 %shift_reg_47_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 145 'mul' 'mul_ln25_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%shift_reg_46_load = load i32 %shift_reg_46" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 146 'load' 'shift_reg_46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_46_load, i32 %shift_reg_47" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 147 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%c_47_load = load i32 %c_47" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 148 'load' 'c_47_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (6.91ns)   --->   "%mul_ln25_51 = mul i32 %c_47_load, i32 %shift_reg_46_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 149 'mul' 'mul_ln25_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%shift_reg_45_load = load i32 %shift_reg_45" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 150 'load' 'shift_reg_45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_45_load, i32 %shift_reg_46" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 151 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%c_46_load = load i32 %c_46" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 152 'load' 'c_46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (6.91ns)   --->   "%mul_ln25_52 = mul i32 %c_46_load, i32 %shift_reg_45_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 153 'mul' 'mul_ln25_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%shift_reg_44_load = load i32 %shift_reg_44" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 154 'load' 'shift_reg_44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_44_load, i32 %shift_reg_45" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 155 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%c_45_load = load i32 %c_45" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 156 'load' 'c_45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (6.91ns)   --->   "%mul_ln25_53 = mul i32 %c_45_load, i32 %shift_reg_44_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 157 'mul' 'mul_ln25_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%shift_reg_43_load = load i32 %shift_reg_43" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 158 'load' 'shift_reg_43_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_43_load, i32 %shift_reg_44" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 159 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%c_44_load = load i32 %c_44" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 160 'load' 'c_44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln25_54 = mul i32 %c_44_load, i32 %shift_reg_43_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 161 'mul' 'mul_ln25_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shift_reg_42_load = load i32 %shift_reg_42" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 162 'load' 'shift_reg_42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_42_load, i32 %shift_reg_43" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 163 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%c_43_load = load i32 %c_43" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 164 'load' 'c_43_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (6.91ns)   --->   "%mul_ln25_55 = mul i32 %c_43_load, i32 %shift_reg_42_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 165 'mul' 'mul_ln25_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%shift_reg_41_load = load i32 %shift_reg_41" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 166 'load' 'shift_reg_41_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_41_load, i32 %shift_reg_42" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 167 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%c_42_load = load i32 %c_42" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 168 'load' 'c_42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (6.91ns)   --->   "%mul_ln25_56 = mul i32 %c_42_load, i32 %shift_reg_41_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 169 'mul' 'mul_ln25_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shift_reg_40_load = load i32 %shift_reg_40" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 170 'load' 'shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_40_load, i32 %shift_reg_41" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 171 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%c_41_load = load i32 %c_41" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 172 'load' 'c_41_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (6.91ns)   --->   "%mul_ln25_57 = mul i32 %c_41_load, i32 %shift_reg_40_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 173 'mul' 'mul_ln25_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%shift_reg_39_load = load i32 %shift_reg_39" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 174 'load' 'shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_39_load, i32 %shift_reg_40" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 175 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%c_40_load = load i32 %c_40" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 176 'load' 'c_40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln25_58 = mul i32 %c_40_load, i32 %shift_reg_39_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 177 'mul' 'mul_ln25_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%shift_reg_38_load = load i32 %shift_reg_38" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 178 'load' 'shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_38_load, i32 %shift_reg_39" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 179 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%c_39_load = load i32 %c_39" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 180 'load' 'c_39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln25_59 = mul i32 %c_39_load, i32 %shift_reg_38_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 181 'mul' 'mul_ln25_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%shift_reg_37_load = load i32 %shift_reg_37" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 182 'load' 'shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_37_load, i32 %shift_reg_38" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 183 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%c_38_load = load i32 %c_38" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 184 'load' 'c_38_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln25_60 = mul i32 %c_38_load, i32 %shift_reg_37_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 185 'mul' 'mul_ln25_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%shift_reg_36_load = load i32 %shift_reg_36" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 186 'load' 'shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_36_load, i32 %shift_reg_37" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 187 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%c_37_load = load i32 %c_37" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 188 'load' 'c_37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (6.91ns)   --->   "%mul_ln25_61 = mul i32 %c_37_load, i32 %shift_reg_36_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 189 'mul' 'mul_ln25_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%shift_reg_35_load = load i32 %shift_reg_35" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 190 'load' 'shift_reg_35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_35_load, i32 %shift_reg_36" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 191 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%c_36_load = load i32 %c_36" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 192 'load' 'c_36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (6.91ns)   --->   "%mul_ln25_62 = mul i32 %c_36_load, i32 %shift_reg_35_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 193 'mul' 'mul_ln25_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%shift_reg_34_load = load i32 %shift_reg_34" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 194 'load' 'shift_reg_34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_34_load, i32 %shift_reg_35" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 195 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%c_35_load = load i32 %c_35" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 196 'load' 'c_35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (6.91ns)   --->   "%mul_ln25_63 = mul i32 %c_35_load, i32 %shift_reg_34_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 197 'mul' 'mul_ln25_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%shift_reg_33_load = load i32 %shift_reg_33" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 198 'load' 'shift_reg_33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_33_load, i32 %shift_reg_34" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 199 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%c_34_load = load i32 %c_34" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 200 'load' 'c_34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (6.91ns)   --->   "%mul_ln25_64 = mul i32 %c_34_load, i32 %shift_reg_33_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 201 'mul' 'mul_ln25_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%shift_reg_32_load = load i32 %shift_reg_32" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 202 'load' 'shift_reg_32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_32_load, i32 %shift_reg_33" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 203 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%c_33_load = load i32 %c_33" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 204 'load' 'c_33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (6.91ns)   --->   "%mul_ln25_65 = mul i32 %c_33_load, i32 %shift_reg_32_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 205 'mul' 'mul_ln25_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%shift_reg_31_load = load i32 %shift_reg_31" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 206 'load' 'shift_reg_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_31_load, i32 %shift_reg_32" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 207 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%c_32_load = load i32 %c_32" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 208 'load' 'c_32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln25_66 = mul i32 %c_32_load, i32 %shift_reg_31_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 209 'mul' 'mul_ln25_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%shift_reg_30_load = load i32 %shift_reg_30" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 210 'load' 'shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_30_load, i32 %shift_reg_31" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 211 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%c_31_load = load i32 %c_31" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 212 'load' 'c_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (6.91ns)   --->   "%mul_ln25_67 = mul i32 %c_31_load, i32 %shift_reg_30_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 213 'mul' 'mul_ln25_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%shift_reg_29_load = load i32 %shift_reg_29" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 214 'load' 'shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_29_load, i32 %shift_reg_30" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 215 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%c_30_load = load i32 %c_30" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 216 'load' 'c_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (6.91ns)   --->   "%mul_ln25_68 = mul i32 %c_30_load, i32 %shift_reg_29_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 217 'mul' 'mul_ln25_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%shift_reg_28_load = load i32 %shift_reg_28" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 218 'load' 'shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_28_load, i32 %shift_reg_29" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 219 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%c_29_load = load i32 %c_29" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 220 'load' 'c_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [2/2] (6.91ns)   --->   "%mul_ln25_69 = mul i32 %c_29_load, i32 %shift_reg_28_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 221 'mul' 'mul_ln25_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%shift_reg_27_load = load i32 %shift_reg_27" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 222 'load' 'shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_27_load, i32 %shift_reg_28" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 223 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%c_28_load = load i32 %c_28" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 224 'load' 'c_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (6.91ns)   --->   "%mul_ln25_70 = mul i32 %c_28_load, i32 %shift_reg_27_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 225 'mul' 'mul_ln25_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%shift_reg_26_load = load i32 %shift_reg_26" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 226 'load' 'shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_26_load, i32 %shift_reg_27" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 227 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%c_27_load = load i32 %c_27" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 228 'load' 'c_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (6.91ns)   --->   "%mul_ln25_71 = mul i32 %c_27_load, i32 %shift_reg_26_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 229 'mul' 'mul_ln25_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shift_reg_25_load = load i32 %shift_reg_25" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 230 'load' 'shift_reg_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_25_load, i32 %shift_reg_26" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 231 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%c_26_load = load i32 %c_26" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 232 'load' 'c_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [2/2] (6.91ns)   --->   "%mul_ln25_72 = mul i32 %c_26_load, i32 %shift_reg_25_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 233 'mul' 'mul_ln25_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%shift_reg_24_load = load i32 %shift_reg_24" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 234 'load' 'shift_reg_24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_24_load, i32 %shift_reg_25" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 235 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%c_25_load = load i32 %c_25" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 236 'load' 'c_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (6.91ns)   --->   "%mul_ln25_73 = mul i32 %c_25_load, i32 %shift_reg_24_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 237 'mul' 'mul_ln25_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%shift_reg_23_load = load i32 %shift_reg_23" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 238 'load' 'shift_reg_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_23_load, i32 %shift_reg_24" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 239 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%shift_reg_22_load = load i32 %shift_reg_22" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 240 'load' 'shift_reg_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_22_load, i32 %shift_reg_23" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 241 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%c_23_load = load i32 %c_23" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 242 'load' 'c_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [2/2] (6.91ns)   --->   "%mul_ln25_75 = mul i32 %c_23_load, i32 %shift_reg_22_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 243 'mul' 'mul_ln25_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%shift_reg_21_load = load i32 %shift_reg_21" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 244 'load' 'shift_reg_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_21_load, i32 %shift_reg_22" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 245 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%c_22_load = load i32 %c_22" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 246 'load' 'c_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [2/2] (6.91ns)   --->   "%mul_ln25_76 = mul i32 %c_22_load, i32 %shift_reg_21_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 247 'mul' 'mul_ln25_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%shift_reg_20_load = load i32 %shift_reg_20" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 248 'load' 'shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_20_load, i32 %shift_reg_21" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 249 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%c_21_load = load i32 %c_21" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 250 'load' 'c_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln25_77 = mul i32 %c_21_load, i32 %shift_reg_20_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 251 'mul' 'mul_ln25_77' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%shift_reg_19_load = load i32 %shift_reg_19" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 252 'load' 'shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_19_load, i32 %shift_reg_20" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 253 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%c_20_load = load i32 %c_20" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 254 'load' 'c_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (6.91ns)   --->   "%mul_ln25_78 = mul i32 %c_20_load, i32 %shift_reg_19_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 255 'mul' 'mul_ln25_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%shift_reg_18_load = load i32 %shift_reg_18" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 256 'load' 'shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_18_load, i32 %shift_reg_19" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 257 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%c_19_load = load i32 %c_19" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 258 'load' 'c_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (6.91ns)   --->   "%mul_ln25_79 = mul i32 %c_19_load, i32 %shift_reg_18_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 259 'mul' 'mul_ln25_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%shift_reg_17_load = load i32 %shift_reg_17" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 260 'load' 'shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_17_load, i32 %shift_reg_18" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 261 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%c_18_load = load i32 %c_18" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 262 'load' 'c_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [2/2] (6.91ns)   --->   "%mul_ln25_80 = mul i32 %c_18_load, i32 %shift_reg_17_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 263 'mul' 'mul_ln25_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%shift_reg_16_load = load i32 %shift_reg_16" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 264 'load' 'shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_16_load, i32 %shift_reg_17" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 265 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%c_17_load = load i32 %c_17" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 266 'load' 'c_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [2/2] (6.91ns)   --->   "%mul_ln25_81 = mul i32 %c_17_load, i32 %shift_reg_16_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 267 'mul' 'mul_ln25_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%shift_reg_15_load = load i32 %shift_reg_15" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 268 'load' 'shift_reg_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_15_load, i32 %shift_reg_16" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 269 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%c_16_load = load i32 %c_16" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 270 'load' 'c_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [2/2] (6.91ns)   --->   "%mul_ln25_82 = mul i32 %c_16_load, i32 %shift_reg_15_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 271 'mul' 'mul_ln25_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32 %shift_reg_14" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 272 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_14_load, i32 %shift_reg_15" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 273 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%c_15_load = load i32 %c_15" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 274 'load' 'c_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln25_83 = mul i32 %c_15_load, i32 %shift_reg_14_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 275 'mul' 'mul_ln25_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32 %shift_reg_13" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 276 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_13_load, i32 %shift_reg_14" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 277 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%c_14_load = load i32 %c_14" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 278 'load' 'c_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln25_84 = mul i32 %c_14_load, i32 %shift_reg_13_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 279 'mul' 'mul_ln25_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32 %shift_reg_12" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 280 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_12_load, i32 %shift_reg_13" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 281 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%c_13_load = load i32 %c_13" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 282 'load' 'c_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln25_85 = mul i32 %c_13_load, i32 %shift_reg_12_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 283 'mul' 'mul_ln25_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32 %shift_reg_11" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 284 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_11_load, i32 %shift_reg_12" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 285 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%c_12_load = load i32 %c_12" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 286 'load' 'c_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln25_86 = mul i32 %c_12_load, i32 %shift_reg_11_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 287 'mul' 'mul_ln25_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32 %shift_reg_10" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 288 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_10_load, i32 %shift_reg_11" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 289 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%c_11_load = load i32 %c_11" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 290 'load' 'c_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln25_87 = mul i32 %c_11_load, i32 %shift_reg_10_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 291 'mul' 'mul_ln25_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32 %shift_reg_9" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 292 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_9_load, i32 %shift_reg_10" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 293 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%c_10_load = load i32 %c_10" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 294 'load' 'c_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [2/2] (6.91ns)   --->   "%mul_ln25_88 = mul i32 %c_10_load, i32 %shift_reg_9_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 295 'mul' 'mul_ln25_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32 %shift_reg_8" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 296 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_8_load, i32 %shift_reg_9" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 297 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%c_9_load = load i32 %c_9" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 298 'load' 'c_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [2/2] (6.91ns)   --->   "%mul_ln25_89 = mul i32 %c_9_load, i32 %shift_reg_8_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 299 'mul' 'mul_ln25_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32 %shift_reg_7" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 300 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_7_load, i32 %shift_reg_8" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 301 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%c_8_load = load i32 %c_8" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 302 'load' 'c_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (6.91ns)   --->   "%mul_ln25_90 = mul i32 %c_8_load, i32 %shift_reg_7_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 303 'mul' 'mul_ln25_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32 %shift_reg_6" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 304 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_6_load, i32 %shift_reg_7" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 305 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%c_7_load = load i32 %c_7" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 306 'load' 'c_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [2/2] (6.91ns)   --->   "%mul_ln25_91 = mul i32 %c_7_load, i32 %shift_reg_6_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 307 'mul' 'mul_ln25_91' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32 %shift_reg_5" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 308 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_5_load, i32 %shift_reg_6" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 309 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%c_6_load = load i32 %c_6" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 310 'load' 'c_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (6.91ns)   --->   "%mul_ln25_92 = mul i32 %c_6_load, i32 %shift_reg_5_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 311 'mul' 'mul_ln25_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32 %shift_reg_4" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 312 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_4_load, i32 %shift_reg_5" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 313 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%c_5_load = load i32 %c_5" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 314 'load' 'c_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (6.91ns)   --->   "%mul_ln25_93 = mul i32 %c_5_load, i32 %shift_reg_4_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 315 'mul' 'mul_ln25_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_3_load, i32 %shift_reg_4" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 316 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%c_4_load = load i32 %c_4" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 317 'load' 'c_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (6.91ns)   --->   "%mul_ln25_94 = mul i32 %c_4_load, i32 %shift_reg_3_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 318 'mul' 'mul_ln25_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/2] (6.91ns)   --->   "%mul_ln25_95 = mul i32 %c_3_load, i32 %shift_reg_2_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 319 'mul' 'mul_ln25_95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/2] (6.91ns)   --->   "%mul_ln25_96 = mul i32 %c_2_load, i32 %shift_reg_1_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 320 'mul' 'mul_ln25_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/2] (6.91ns)   --->   "%mul_ln25_97 = mul i32 %c_1_load, i32 %shift_reg_0_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 321 'mul' 'mul_ln25_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%shift_reg_95_load = load i32 %shift_reg_95" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 322 'load' 'shift_reg_95_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%shift_reg_94_load = load i32 %shift_reg_94" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 323 'load' 'shift_reg_94_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_94_load, i32 %shift_reg_95" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 324 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%c_95_load = load i32 %c_95" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 325 'load' 'c_95_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (6.91ns)   --->   "%mul_ln25_3 = mul i32 %c_95_load, i32 %shift_reg_94_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 326 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%shift_reg_93_load = load i32 %shift_reg_93" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 327 'load' 'shift_reg_93_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_93_load, i32 %shift_reg_94" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 328 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%c_94_load = load i32 %c_94" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 329 'load' 'c_94_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [2/2] (6.91ns)   --->   "%mul_ln25_4 = mul i32 %c_94_load, i32 %shift_reg_93_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 330 'mul' 'mul_ln25_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%shift_reg_92_load = load i32 %shift_reg_92" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 331 'load' 'shift_reg_92_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_92_load, i32 %shift_reg_93" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 332 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%c_93_load = load i32 %c_93" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 333 'load' 'c_93_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [2/2] (6.91ns)   --->   "%mul_ln25_5 = mul i32 %c_93_load, i32 %shift_reg_92_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 334 'mul' 'mul_ln25_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%shift_reg_91_load = load i32 %shift_reg_91" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 335 'load' 'shift_reg_91_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_91_load, i32 %shift_reg_92" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 336 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%c_92_load = load i32 %c_92" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 337 'load' 'c_92_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [2/2] (6.91ns)   --->   "%mul_ln25_6 = mul i32 %c_92_load, i32 %shift_reg_91_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 338 'mul' 'mul_ln25_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%shift_reg_90_load = load i32 %shift_reg_90" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 339 'load' 'shift_reg_90_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_90_load, i32 %shift_reg_91" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 340 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%c_91_load = load i32 %c_91" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 341 'load' 'c_91_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [2/2] (6.91ns)   --->   "%mul_ln25_7 = mul i32 %c_91_load, i32 %shift_reg_90_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 342 'mul' 'mul_ln25_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%shift_reg_89_load = load i32 %shift_reg_89" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 343 'load' 'shift_reg_89_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_89_load, i32 %shift_reg_90" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 344 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%c_90_load = load i32 %c_90" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 345 'load' 'c_90_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [2/2] (6.91ns)   --->   "%mul_ln25_8 = mul i32 %c_90_load, i32 %shift_reg_89_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 346 'mul' 'mul_ln25_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%shift_reg_88_load = load i32 %shift_reg_88" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 347 'load' 'shift_reg_88_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_88_load, i32 %shift_reg_89" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 348 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%c_89_load = load i32 %c_89" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 349 'load' 'c_89_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [2/2] (6.91ns)   --->   "%mul_ln25_9 = mul i32 %c_89_load, i32 %shift_reg_88_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 350 'mul' 'mul_ln25_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%shift_reg_87_load = load i32 %shift_reg_87" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 351 'load' 'shift_reg_87_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_87_load, i32 %shift_reg_88" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 352 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%c_88_load = load i32 %c_88" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 353 'load' 'c_88_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [2/2] (6.91ns)   --->   "%mul_ln25_10 = mul i32 %c_88_load, i32 %shift_reg_87_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 354 'mul' 'mul_ln25_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%shift_reg_86_load = load i32 %shift_reg_86" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 355 'load' 'shift_reg_86_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_86_load, i32 %shift_reg_87" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 356 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%c_87_load = load i32 %c_87" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 357 'load' 'c_87_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [2/2] (6.91ns)   --->   "%mul_ln25_11 = mul i32 %c_87_load, i32 %shift_reg_86_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 358 'mul' 'mul_ln25_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%shift_reg_85_load = load i32 %shift_reg_85" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 359 'load' 'shift_reg_85_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_85_load, i32 %shift_reg_86" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 360 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%c_86_load = load i32 %c_86" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 361 'load' 'c_86_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [2/2] (6.91ns)   --->   "%mul_ln25_12 = mul i32 %c_86_load, i32 %shift_reg_85_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 362 'mul' 'mul_ln25_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%shift_reg_84_load = load i32 %shift_reg_84" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 363 'load' 'shift_reg_84_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_84_load, i32 %shift_reg_85" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 364 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%c_85_load = load i32 %c_85" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 365 'load' 'c_85_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [2/2] (6.91ns)   --->   "%mul_ln25_13 = mul i32 %c_85_load, i32 %shift_reg_84_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 366 'mul' 'mul_ln25_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%shift_reg_83_load = load i32 %shift_reg_83" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 367 'load' 'shift_reg_83_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_83_load, i32 %shift_reg_84" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 368 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%c_84_load = load i32 %c_84" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 369 'load' 'c_84_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [2/2] (6.91ns)   --->   "%mul_ln25_14 = mul i32 %c_84_load, i32 %shift_reg_83_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 370 'mul' 'mul_ln25_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%shift_reg_82_load = load i32 %shift_reg_82" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 371 'load' 'shift_reg_82_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_82_load, i32 %shift_reg_83" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 372 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%c_83_load = load i32 %c_83" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 373 'load' 'c_83_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [2/2] (6.91ns)   --->   "%mul_ln25_15 = mul i32 %c_83_load, i32 %shift_reg_82_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 374 'mul' 'mul_ln25_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%shift_reg_81_load = load i32 %shift_reg_81" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 375 'load' 'shift_reg_81_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_81_load, i32 %shift_reg_82" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 376 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%c_82_load = load i32 %c_82" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 377 'load' 'c_82_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [2/2] (6.91ns)   --->   "%mul_ln25_16 = mul i32 %c_82_load, i32 %shift_reg_81_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 378 'mul' 'mul_ln25_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%shift_reg_80_load = load i32 %shift_reg_80" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 379 'load' 'shift_reg_80_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_80_load, i32 %shift_reg_81" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 380 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%c_81_load = load i32 %c_81" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 381 'load' 'c_81_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [2/2] (6.91ns)   --->   "%mul_ln25_17 = mul i32 %c_81_load, i32 %shift_reg_80_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 382 'mul' 'mul_ln25_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%shift_reg_79_load = load i32 %shift_reg_79" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 383 'load' 'shift_reg_79_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_79_load, i32 %shift_reg_80" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 384 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%c_80_load = load i32 %c_80" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 385 'load' 'c_80_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [2/2] (6.91ns)   --->   "%mul_ln25_18 = mul i32 %c_80_load, i32 %shift_reg_79_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 386 'mul' 'mul_ln25_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%shift_reg_78_load = load i32 %shift_reg_78" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 387 'load' 'shift_reg_78_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_78_load, i32 %shift_reg_79" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 388 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%c_79_load = load i32 %c_79" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 389 'load' 'c_79_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [2/2] (6.91ns)   --->   "%mul_ln25_19 = mul i32 %c_79_load, i32 %shift_reg_78_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 390 'mul' 'mul_ln25_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_77_load, i32 %shift_reg_78" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 391 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%c_78_load = load i32 %c_78" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 392 'load' 'c_78_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [2/2] (6.91ns)   --->   "%mul_ln25_20 = mul i32 %c_78_load, i32 %shift_reg_77_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 393 'mul' 'mul_ln25_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/2] (6.91ns)   --->   "%mul_ln25_21 = mul i32 %c_77_load, i32 %shift_reg_76_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 394 'mul' 'mul_ln25_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/2] (6.91ns)   --->   "%mul_ln25_22 = mul i32 %c_76_load, i32 %shift_reg_75_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 395 'mul' 'mul_ln25_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/2] (6.91ns)   --->   "%mul_ln25_23 = mul i32 %c_75_load, i32 %shift_reg_74_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 396 'mul' 'mul_ln25_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%c_74_load = load i32 %c_74" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 397 'load' 'c_74_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (6.91ns)   --->   "%mul_ln25_24 = mul i32 %c_74_load, i32 %shift_reg_73_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 398 'mul' 'mul_ln25_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/2] (6.91ns)   --->   "%mul_ln25_25 = mul i32 %c_73_load, i32 %shift_reg_72_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 399 'mul' 'mul_ln25_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/2] (6.91ns)   --->   "%mul_ln25_26 = mul i32 %c_72_load, i32 %shift_reg_71_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 400 'mul' 'mul_ln25_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/2] (6.91ns)   --->   "%mul_ln25_27 = mul i32 %c_71_load, i32 %shift_reg_70_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 401 'mul' 'mul_ln25_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/2] (6.91ns)   --->   "%mul_ln25_28 = mul i32 %c_70_load, i32 %shift_reg_69_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 402 'mul' 'mul_ln25_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/2] (6.91ns)   --->   "%mul_ln25_29 = mul i32 %c_69_load, i32 %shift_reg_68_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 403 'mul' 'mul_ln25_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/2] (6.91ns)   --->   "%mul_ln25_30 = mul i32 %c_68_load, i32 %shift_reg_67_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 404 'mul' 'mul_ln25_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/2] (6.91ns)   --->   "%mul_ln25_31 = mul i32 %c_67_load, i32 %shift_reg_66_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 405 'mul' 'mul_ln25_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/2] (6.91ns)   --->   "%mul_ln25_32 = mul i32 %c_66_load, i32 %shift_reg_65_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 406 'mul' 'mul_ln25_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/2] (6.91ns)   --->   "%mul_ln25_33 = mul i32 %c_65_load, i32 %shift_reg_64_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 407 'mul' 'mul_ln25_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/2] (6.91ns)   --->   "%mul_ln25_34 = mul i32 %c_64_load, i32 %shift_reg_63_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 408 'mul' 'mul_ln25_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/2] (6.91ns)   --->   "%mul_ln25_35 = mul i32 %c_63_load, i32 %shift_reg_62_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 409 'mul' 'mul_ln25_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/2] (6.91ns)   --->   "%mul_ln25_36 = mul i32 %c_62_load, i32 %shift_reg_61_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 410 'mul' 'mul_ln25_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/2] (6.91ns)   --->   "%mul_ln25_37 = mul i32 %c_61_load, i32 %shift_reg_60_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 411 'mul' 'mul_ln25_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/2] (6.91ns)   --->   "%mul_ln25_38 = mul i32 %c_60_load, i32 %shift_reg_59_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 412 'mul' 'mul_ln25_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/2] (6.91ns)   --->   "%mul_ln25_39 = mul i32 %c_59_load, i32 %shift_reg_58_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 413 'mul' 'mul_ln25_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/2] (6.91ns)   --->   "%mul_ln25_40 = mul i32 %c_58_load, i32 %shift_reg_57_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 414 'mul' 'mul_ln25_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/2] (6.91ns)   --->   "%mul_ln25_41 = mul i32 %c_57_load, i32 %shift_reg_56_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 415 'mul' 'mul_ln25_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/2] (6.91ns)   --->   "%mul_ln25_42 = mul i32 %c_56_load, i32 %shift_reg_55_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 416 'mul' 'mul_ln25_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/2] (6.91ns)   --->   "%mul_ln25_43 = mul i32 %c_55_load, i32 %shift_reg_54_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 417 'mul' 'mul_ln25_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/2] (6.91ns)   --->   "%mul_ln25_44 = mul i32 %c_54_load, i32 %shift_reg_53_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 418 'mul' 'mul_ln25_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/2] (6.91ns)   --->   "%mul_ln25_45 = mul i32 %c_53_load, i32 %shift_reg_52_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 419 'mul' 'mul_ln25_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/2] (6.91ns)   --->   "%mul_ln25_46 = mul i32 %c_52_load, i32 %shift_reg_51_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 420 'mul' 'mul_ln25_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/2] (6.91ns)   --->   "%mul_ln25_47 = mul i32 %c_51_load, i32 %shift_reg_50_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 421 'mul' 'mul_ln25_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/2] (6.91ns)   --->   "%mul_ln25_48 = mul i32 %c_50_load, i32 %shift_reg_49_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 422 'mul' 'mul_ln25_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/2] (6.91ns)   --->   "%mul_ln25_49 = mul i32 %c_49_load, i32 %shift_reg_48_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 423 'mul' 'mul_ln25_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/2] (6.91ns)   --->   "%mul_ln25_50 = mul i32 %c_48_load, i32 %shift_reg_47_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 424 'mul' 'mul_ln25_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/2] (6.91ns)   --->   "%mul_ln25_51 = mul i32 %c_47_load, i32 %shift_reg_46_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 425 'mul' 'mul_ln25_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/2] (6.91ns)   --->   "%mul_ln25_52 = mul i32 %c_46_load, i32 %shift_reg_45_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 426 'mul' 'mul_ln25_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/2] (6.91ns)   --->   "%mul_ln25_53 = mul i32 %c_45_load, i32 %shift_reg_44_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 427 'mul' 'mul_ln25_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/2] (6.91ns)   --->   "%mul_ln25_54 = mul i32 %c_44_load, i32 %shift_reg_43_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 428 'mul' 'mul_ln25_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/2] (6.91ns)   --->   "%mul_ln25_55 = mul i32 %c_43_load, i32 %shift_reg_42_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 429 'mul' 'mul_ln25_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/2] (6.91ns)   --->   "%mul_ln25_56 = mul i32 %c_42_load, i32 %shift_reg_41_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 430 'mul' 'mul_ln25_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/2] (6.91ns)   --->   "%mul_ln25_57 = mul i32 %c_41_load, i32 %shift_reg_40_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 431 'mul' 'mul_ln25_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/2] (6.91ns)   --->   "%mul_ln25_58 = mul i32 %c_40_load, i32 %shift_reg_39_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 432 'mul' 'mul_ln25_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/2] (6.91ns)   --->   "%mul_ln25_59 = mul i32 %c_39_load, i32 %shift_reg_38_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 433 'mul' 'mul_ln25_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/2] (6.91ns)   --->   "%mul_ln25_60 = mul i32 %c_38_load, i32 %shift_reg_37_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 434 'mul' 'mul_ln25_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/2] (6.91ns)   --->   "%mul_ln25_61 = mul i32 %c_37_load, i32 %shift_reg_36_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 435 'mul' 'mul_ln25_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/2] (6.91ns)   --->   "%mul_ln25_62 = mul i32 %c_36_load, i32 %shift_reg_35_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 436 'mul' 'mul_ln25_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/2] (6.91ns)   --->   "%mul_ln25_63 = mul i32 %c_35_load, i32 %shift_reg_34_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 437 'mul' 'mul_ln25_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/2] (6.91ns)   --->   "%mul_ln25_64 = mul i32 %c_34_load, i32 %shift_reg_33_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 438 'mul' 'mul_ln25_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/2] (6.91ns)   --->   "%mul_ln25_65 = mul i32 %c_33_load, i32 %shift_reg_32_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 439 'mul' 'mul_ln25_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/2] (6.91ns)   --->   "%mul_ln25_66 = mul i32 %c_32_load, i32 %shift_reg_31_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 440 'mul' 'mul_ln25_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/2] (6.91ns)   --->   "%mul_ln25_67 = mul i32 %c_31_load, i32 %shift_reg_30_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 441 'mul' 'mul_ln25_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/2] (6.91ns)   --->   "%mul_ln25_68 = mul i32 %c_30_load, i32 %shift_reg_29_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 442 'mul' 'mul_ln25_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/2] (6.91ns)   --->   "%mul_ln25_69 = mul i32 %c_29_load, i32 %shift_reg_28_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 443 'mul' 'mul_ln25_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/2] (6.91ns)   --->   "%mul_ln25_70 = mul i32 %c_28_load, i32 %shift_reg_27_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 444 'mul' 'mul_ln25_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/2] (6.91ns)   --->   "%mul_ln25_71 = mul i32 %c_27_load, i32 %shift_reg_26_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 445 'mul' 'mul_ln25_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/2] (6.91ns)   --->   "%mul_ln25_72 = mul i32 %c_26_load, i32 %shift_reg_25_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 446 'mul' 'mul_ln25_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/2] (6.91ns)   --->   "%mul_ln25_73 = mul i32 %c_25_load, i32 %shift_reg_24_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 447 'mul' 'mul_ln25_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%c_24_load = load i32 %c_24" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 448 'load' 'c_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [2/2] (6.91ns)   --->   "%mul_ln25_74 = mul i32 %c_24_load, i32 %shift_reg_23_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 449 'mul' 'mul_ln25_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/2] (6.91ns)   --->   "%mul_ln25_75 = mul i32 %c_23_load, i32 %shift_reg_22_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 450 'mul' 'mul_ln25_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/2] (6.91ns)   --->   "%mul_ln25_76 = mul i32 %c_22_load, i32 %shift_reg_21_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 451 'mul' 'mul_ln25_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/2] (6.91ns)   --->   "%mul_ln25_77 = mul i32 %c_21_load, i32 %shift_reg_20_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 452 'mul' 'mul_ln25_77' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/2] (6.91ns)   --->   "%mul_ln25_78 = mul i32 %c_20_load, i32 %shift_reg_19_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 453 'mul' 'mul_ln25_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/2] (6.91ns)   --->   "%mul_ln25_79 = mul i32 %c_19_load, i32 %shift_reg_18_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 454 'mul' 'mul_ln25_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/2] (6.91ns)   --->   "%mul_ln25_80 = mul i32 %c_18_load, i32 %shift_reg_17_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 455 'mul' 'mul_ln25_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/2] (6.91ns)   --->   "%mul_ln25_81 = mul i32 %c_17_load, i32 %shift_reg_16_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 456 'mul' 'mul_ln25_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/2] (6.91ns)   --->   "%mul_ln25_82 = mul i32 %c_16_load, i32 %shift_reg_15_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 457 'mul' 'mul_ln25_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/2] (6.91ns)   --->   "%mul_ln25_83 = mul i32 %c_15_load, i32 %shift_reg_14_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 458 'mul' 'mul_ln25_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/2] (6.91ns)   --->   "%mul_ln25_84 = mul i32 %c_14_load, i32 %shift_reg_13_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 459 'mul' 'mul_ln25_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/2] (6.91ns)   --->   "%mul_ln25_85 = mul i32 %c_13_load, i32 %shift_reg_12_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 460 'mul' 'mul_ln25_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/2] (6.91ns)   --->   "%mul_ln25_86 = mul i32 %c_12_load, i32 %shift_reg_11_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 461 'mul' 'mul_ln25_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/2] (6.91ns)   --->   "%mul_ln25_87 = mul i32 %c_11_load, i32 %shift_reg_10_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 462 'mul' 'mul_ln25_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/2] (6.91ns)   --->   "%mul_ln25_88 = mul i32 %c_10_load, i32 %shift_reg_9_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 463 'mul' 'mul_ln25_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/2] (6.91ns)   --->   "%mul_ln25_89 = mul i32 %c_9_load, i32 %shift_reg_8_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 464 'mul' 'mul_ln25_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/2] (6.91ns)   --->   "%mul_ln25_90 = mul i32 %c_8_load, i32 %shift_reg_7_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 465 'mul' 'mul_ln25_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/2] (6.91ns)   --->   "%mul_ln25_91 = mul i32 %c_7_load, i32 %shift_reg_6_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 466 'mul' 'mul_ln25_91' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/2] (6.91ns)   --->   "%mul_ln25_92 = mul i32 %c_6_load, i32 %shift_reg_5_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 467 'mul' 'mul_ln25_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/2] (6.91ns)   --->   "%mul_ln25_93 = mul i32 %c_5_load, i32 %shift_reg_4_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 468 'mul' 'mul_ln25_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/2] (6.91ns)   --->   "%mul_ln25_94 = mul i32 %c_4_load, i32 %shift_reg_3_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 469 'mul' 'mul_ln25_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_90 = add i32 %mul_ln25_95, i32 %mul_ln25_96" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 470 'add' 'add_ln11_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 471 [1/1] (2.55ns)   --->   "%add_ln11_91 = add i32 %mul_ln25_97, i32 %mul" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 471 'add' 'add_ln11_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_92 = add i32 %add_ln11_91, i32 %add_ln11_90" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 472 'add' 'add_ln11_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%shift_reg_97_load = load i32 %shift_reg_97" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 473 'load' 'shift_reg_97_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%c_98_load = load i32 %c_98" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 474 'load' 'c_98_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [2/2] (6.91ns)   --->   "%mul_ln25 = mul i32 %c_98_load, i32 %shift_reg_97_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 475 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%shift_reg_96_load = load i32 %shift_reg_96" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 476 'load' 'shift_reg_96_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_96_load, i32 %shift_reg_97" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 477 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%c_97_load = load i32 %c_97" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 478 'load' 'c_97_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [2/2] (6.91ns)   --->   "%mul_ln25_1 = mul i32 %c_97_load, i32 %shift_reg_96_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 479 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %shift_reg_95_load, i32 %shift_reg_96" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:24]   --->   Operation 480 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%c_96_load = load i32 %c_96" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 481 'load' 'c_96_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (6.91ns)   --->   "%mul_ln25_2 = mul i32 %c_96_load, i32 %shift_reg_95_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 482 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/2] (6.91ns)   --->   "%mul_ln25_3 = mul i32 %c_95_load, i32 %shift_reg_94_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 483 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/2] (6.91ns)   --->   "%mul_ln25_4 = mul i32 %c_94_load, i32 %shift_reg_93_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 484 'mul' 'mul_ln25_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/2] (6.91ns)   --->   "%mul_ln25_5 = mul i32 %c_93_load, i32 %shift_reg_92_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 485 'mul' 'mul_ln25_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/2] (6.91ns)   --->   "%mul_ln25_6 = mul i32 %c_92_load, i32 %shift_reg_91_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 486 'mul' 'mul_ln25_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/2] (6.91ns)   --->   "%mul_ln25_7 = mul i32 %c_91_load, i32 %shift_reg_90_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 487 'mul' 'mul_ln25_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/2] (6.91ns)   --->   "%mul_ln25_8 = mul i32 %c_90_load, i32 %shift_reg_89_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 488 'mul' 'mul_ln25_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/2] (6.91ns)   --->   "%mul_ln25_9 = mul i32 %c_89_load, i32 %shift_reg_88_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 489 'mul' 'mul_ln25_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/2] (6.91ns)   --->   "%mul_ln25_10 = mul i32 %c_88_load, i32 %shift_reg_87_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 490 'mul' 'mul_ln25_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/2] (6.91ns)   --->   "%mul_ln25_11 = mul i32 %c_87_load, i32 %shift_reg_86_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 491 'mul' 'mul_ln25_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/2] (6.91ns)   --->   "%mul_ln25_12 = mul i32 %c_86_load, i32 %shift_reg_85_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 492 'mul' 'mul_ln25_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/2] (6.91ns)   --->   "%mul_ln25_13 = mul i32 %c_85_load, i32 %shift_reg_84_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 493 'mul' 'mul_ln25_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/2] (6.91ns)   --->   "%mul_ln25_14 = mul i32 %c_84_load, i32 %shift_reg_83_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 494 'mul' 'mul_ln25_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/2] (6.91ns)   --->   "%mul_ln25_15 = mul i32 %c_83_load, i32 %shift_reg_82_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 495 'mul' 'mul_ln25_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/2] (6.91ns)   --->   "%mul_ln25_16 = mul i32 %c_82_load, i32 %shift_reg_81_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 496 'mul' 'mul_ln25_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/2] (6.91ns)   --->   "%mul_ln25_17 = mul i32 %c_81_load, i32 %shift_reg_80_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 497 'mul' 'mul_ln25_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/2] (6.91ns)   --->   "%mul_ln25_18 = mul i32 %c_80_load, i32 %shift_reg_79_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 498 'mul' 'mul_ln25_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/2] (6.91ns)   --->   "%mul_ln25_19 = mul i32 %c_79_load, i32 %shift_reg_78_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 499 'mul' 'mul_ln25_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/2] (6.91ns)   --->   "%mul_ln25_20 = mul i32 %c_78_load, i32 %shift_reg_77_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 500 'mul' 'mul_ln25_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/2] (6.91ns)   --->   "%mul_ln25_24 = mul i32 %c_74_load, i32 %shift_reg_73_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 501 'mul' 'mul_ln25_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/2] (6.91ns)   --->   "%mul_ln25_74 = mul i32 %c_24_load, i32 %shift_reg_23_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 502 'mul' 'mul_ln25_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_18 = add i32 %mul_ln25_22, i32 %mul_ln25_23" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 503 'add' 'add_ln11_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 504 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_19 = add i32 %add_ln11_18, i32 %mul_ln25_21" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 504 'add' 'add_ln11_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 505 [1/1] (2.55ns)   --->   "%add_ln11_23 = add i32 %mul_ln25_25, i32 %mul_ln25_26" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 505 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_25 = add i32 %mul_ln25_28, i32 %mul_ln25_29" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 506 'add' 'add_ln11_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 507 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_26 = add i32 %add_ln11_25, i32 %mul_ln25_27" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 507 'add' 'add_ln11_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 508 [1/1] (2.55ns)   --->   "%add_ln11_28 = add i32 %mul_ln25_31, i32 %mul_ln25_32" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 508 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_30 = add i32 %mul_ln25_34, i32 %mul_ln25_35" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 509 'add' 'add_ln11_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 510 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_31 = add i32 %add_ln11_30, i32 %mul_ln25_33" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 510 'add' 'add_ln11_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_34 = add i32 %mul_ln25_37, i32 %mul_ln25_38" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 511 'add' 'add_ln11_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 512 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_35 = add i32 %add_ln11_34, i32 %mul_ln25_36" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 512 'add' 'add_ln11_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_36 = add i32 %mul_ln25_40, i32 %mul_ln25_41" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 513 'add' 'add_ln11_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 514 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_37 = add i32 %add_ln11_36, i32 %mul_ln25_39" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 514 'add' 'add_ln11_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 515 [1/1] (2.55ns)   --->   "%add_ln11_39 = add i32 %mul_ln25_43, i32 %mul_ln25_44" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 515 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_41 = add i32 %mul_ln25_45, i32 %mul_ln25_46" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 516 'add' 'add_ln11_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 517 [1/1] (2.55ns)   --->   "%add_ln11_42 = add i32 %mul_ln25_47, i32 %mul_ln25_48" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 517 'add' 'add_ln11_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_43 = add i32 %add_ln11_42, i32 %add_ln11_41" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 518 'add' 'add_ln11_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_48 = add i32 %mul_ln25_50, i32 %mul_ln25_51" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 519 'add' 'add_ln11_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 520 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_49 = add i32 %add_ln11_48, i32 %mul_ln25_49" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 520 'add' 'add_ln11_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_50 = add i32 %mul_ln25_53, i32 %mul_ln25_54" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 521 'add' 'add_ln11_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 522 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_51 = add i32 %add_ln11_50, i32 %mul_ln25_52" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 522 'add' 'add_ln11_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 523 [1/1] (2.55ns)   --->   "%add_ln11_53 = add i32 %mul_ln25_56, i32 %mul_ln25_57" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 523 'add' 'add_ln11_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_55 = add i32 %mul_ln25_59, i32 %mul_ln25_60" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 524 'add' 'add_ln11_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 525 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_56 = add i32 %add_ln11_55, i32 %mul_ln25_58" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 525 'add' 'add_ln11_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_59 = add i32 %mul_ln25_62, i32 %mul_ln25_63" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 526 'add' 'add_ln11_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 527 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_60 = add i32 %add_ln11_59, i32 %mul_ln25_61" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 527 'add' 'add_ln11_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_61 = add i32 %mul_ln25_65, i32 %mul_ln25_66" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 528 'add' 'add_ln11_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 529 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_62 = add i32 %add_ln11_61, i32 %mul_ln25_64" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 529 'add' 'add_ln11_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 530 [1/1] (2.55ns)   --->   "%add_ln11_64 = add i32 %mul_ln25_68, i32 %mul_ln25_69" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 530 'add' 'add_ln11_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_66 = add i32 %mul_ln25_70, i32 %mul_ln25_71" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 531 'add' 'add_ln11_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 532 [1/1] (2.55ns)   --->   "%add_ln11_67 = add i32 %mul_ln25_72, i32 %mul_ln25_73" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 532 'add' 'add_ln11_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_68 = add i32 %add_ln11_67, i32 %add_ln11_66" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 533 'add' 'add_ln11_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 534 [1/1] (2.55ns)   --->   "%add_ln11_72 = add i32 %mul_ln25_75, i32 %mul_ln25_76" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 534 'add' 'add_ln11_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_74 = add i32 %mul_ln25_78, i32 %mul_ln25_79" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 535 'add' 'add_ln11_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 536 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_75 = add i32 %add_ln11_74, i32 %mul_ln25_77" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 536 'add' 'add_ln11_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 537 [1/1] (2.55ns)   --->   "%add_ln11_77 = add i32 %mul_ln25_81, i32 %mul_ln25_82" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 537 'add' 'add_ln11_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_79 = add i32 %mul_ln25_84, i32 %mul_ln25_85" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 538 'add' 'add_ln11_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 539 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_80 = add i32 %add_ln11_79, i32 %mul_ln25_83" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 539 'add' 'add_ln11_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_83 = add i32 %mul_ln25_87, i32 %mul_ln25_88" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 540 'add' 'add_ln11_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 541 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_84 = add i32 %add_ln11_83, i32 %mul_ln25_86" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 541 'add' 'add_ln11_84' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_85 = add i32 %mul_ln25_90, i32 %mul_ln25_91" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 542 'add' 'add_ln11_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 543 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_86 = add i32 %add_ln11_85, i32 %mul_ln25_89" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 543 'add' 'add_ln11_86' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 544 [1/1] (2.55ns)   --->   "%add_ln11_88 = add i32 %mul_ln25_93, i32 %mul_ln25_94" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 544 'add' 'add_ln11_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_89 = add i32 %add_ln11_88, i32 %mul_ln25_92" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 545 'add' 'add_ln11_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 546 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_93 = add i32 %add_ln11_92, i32 %add_ln11_89" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 546 'add' 'add_ln11_93' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 547 [1/2] (6.91ns)   --->   "%mul_ln25 = mul i32 %c_98_load, i32 %shift_reg_97_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 547 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/2] (6.91ns)   --->   "%mul_ln25_1 = mul i32 %c_97_load, i32 %shift_reg_96_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 548 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/2] (6.91ns)   --->   "%mul_ln25_2 = mul i32 %c_96_load, i32 %shift_reg_95_load" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:25]   --->   Operation 549 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i32 %mul_ln25_4, i32 %mul_ln25_5" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 550 'add' 'add_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 551 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_3 = add i32 %add_ln11_2, i32 %mul_ln25_3" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 551 'add' 'add_ln11_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 552 [1/1] (2.55ns)   --->   "%add_ln11_5 = add i32 %mul_ln25_7, i32 %mul_ln25_8" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 552 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_7 = add i32 %mul_ln25_10, i32 %mul_ln25_11" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 553 'add' 'add_ln11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 554 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_8 = add i32 %add_ln11_7, i32 %mul_ln25_9" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 554 'add' 'add_ln11_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_11 = add i32 %mul_ln25_13, i32 %mul_ln25_14" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 555 'add' 'add_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 556 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_12 = add i32 %add_ln11_11, i32 %mul_ln25_12" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 556 'add' 'add_ln11_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_13 = add i32 %mul_ln25_16, i32 %mul_ln25_17" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 557 'add' 'add_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 558 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_14 = add i32 %add_ln11_13, i32 %mul_ln25_15" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 558 'add' 'add_ln11_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 559 [1/1] (2.55ns)   --->   "%add_ln11_16 = add i32 %mul_ln25_19, i32 %mul_ln25_20" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 559 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_17 = add i32 %add_ln11_16, i32 %mul_ln25_18" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 560 'add' 'add_ln11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 561 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_20 = add i32 %add_ln11_19, i32 %add_ln11_17" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 561 'add' 'add_ln11_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_24 = add i32 %add_ln11_23, i32 %mul_ln25_24" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 562 'add' 'add_ln11_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 563 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_27 = add i32 %add_ln11_26, i32 %add_ln11_24" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 563 'add' 'add_ln11_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_29 = add i32 %add_ln11_28, i32 %mul_ln25_30" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 564 'add' 'add_ln11_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_32 = add i32 %add_ln11_31, i32 %add_ln11_29" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 565 'add' 'add_ln11_32' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_40 = add i32 %add_ln11_39, i32 %mul_ln25_42" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 566 'add' 'add_ln11_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 567 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_44 = add i32 %add_ln11_43, i32 %add_ln11_40" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 567 'add' 'add_ln11_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_54 = add i32 %add_ln11_53, i32 %mul_ln25_55" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 568 'add' 'add_ln11_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 569 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_57 = add i32 %add_ln11_56, i32 %add_ln11_54" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 569 'add' 'add_ln11_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_65 = add i32 %add_ln11_64, i32 %mul_ln25_67" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 570 'add' 'add_ln11_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 571 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_69 = add i32 %add_ln11_68, i32 %add_ln11_65" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 571 'add' 'add_ln11_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_73 = add i32 %add_ln11_72, i32 %mul_ln25_74" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 572 'add' 'add_ln11_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 573 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_76 = add i32 %add_ln11_75, i32 %add_ln11_73" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 573 'add' 'add_ln11_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_78 = add i32 %add_ln11_77, i32 %mul_ln25_80" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 574 'add' 'add_ln11_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 575 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_81 = add i32 %add_ln11_80, i32 %add_ln11_78" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 575 'add' 'add_ln11_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_87 = add i32 %add_ln11_86, i32 %add_ln11_84" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 576 'add' 'add_ln11_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 577 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_94 = add i32 %add_ln11_93, i32 %add_ln11_87" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 577 'add' 'add_ln11_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 578 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %mul_ln25, i32 %mul_ln25_2" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 578 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_1 = add i32 %add_ln11, i32 %mul_ln25_1" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 579 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 580 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_4 = add i32 %add_ln11_3, i32 %add_ln11_1" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 580 'add' 'add_ln11_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_6 = add i32 %add_ln11_5, i32 %mul_ln25_6" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 581 'add' 'add_ln11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 582 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_9 = add i32 %add_ln11_8, i32 %add_ln11_6" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 582 'add' 'add_ln11_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_15 = add i32 %add_ln11_14, i32 %add_ln11_12" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 583 'add' 'add_ln11_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 584 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_21 = add i32 %add_ln11_20, i32 %add_ln11_15" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 584 'add' 'add_ln11_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_38 = add i32 %add_ln11_37, i32 %add_ln11_35" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 585 'add' 'add_ln11_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 586 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_45 = add i32 %add_ln11_44, i32 %add_ln11_38" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 586 'add' 'add_ln11_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_52 = add i32 %add_ln11_51, i32 %add_ln11_49" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 587 'add' 'add_ln11_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 588 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_58 = add i32 %add_ln11_57, i32 %add_ln11_52" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 588 'add' 'add_ln11_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_63 = add i32 %add_ln11_62, i32 %add_ln11_60" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 589 'add' 'add_ln11_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 590 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_70 = add i32 %add_ln11_69, i32 %add_ln11_63" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 590 'add' 'add_ln11_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_82 = add i32 %add_ln11_81, i32 %add_ln11_76" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 591 'add' 'add_ln11_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 592 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_95 = add i32 %add_ln11_94, i32 %add_ln11_82" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 592 'add' 'add_ln11_95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_10 = add i32 %add_ln11_9, i32 %add_ln11_4" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 593 'add' 'add_ln11_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 594 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_22 = add i32 %add_ln11_21, i32 %add_ln11_10" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 594 'add' 'add_ln11_22' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_33 = add i32 %add_ln11_32, i32 %add_ln11_27" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 595 'add' 'add_ln11_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 596 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_46 = add i32 %add_ln11_45, i32 %add_ln11_33" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 596 'add' 'add_ln11_46' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_71 = add i32 %add_ln11_70, i32 %add_ln11_58" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 597 'add' 'add_ln11_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 598 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_96 = add i32 %add_ln11_95, i32 %add_ln11_71" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 598 'add' 'add_ln11_96' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 599 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5]   --->   Operation 599 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_47 = add i32 %add_ln11_46, i32 %add_ln11_22" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 600 'add' 'add_ln11_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 601 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_97 = add i32 %add_ln11_96, i32 %add_ln11_47" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11]   --->   Operation 601 'add' 'add_ln11_97' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 602 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i32 %add_ln11_97" [../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:29]   --->   Operation 602 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read on port 'x' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5) [201]  (0 ns)
	'mul' operation ('mul', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5) [203]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5) [203]  (6.91 ns)

 <State 3>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln11_91', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [687]  (2.55 ns)
	'add' operation ('add_ln11_92', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [688]  (4.37 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln11_42', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [638]  (2.55 ns)
	'add' operation ('add_ln11_43', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [639]  (4.37 ns)

 <State 5>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln11_16', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [612]  (2.55 ns)
	'add' operation ('add_ln11_17', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [613]  (0 ns)
	'add' operation ('add_ln11_20', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [616]  (4.37 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln11', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [596]  (2.55 ns)
	'add' operation ('add_ln11_1', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [597]  (0 ns)
	'add' operation ('add_ln11_4', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [600]  (4.37 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln11_10', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [606]  (0 ns)
	'add' operation ('add_ln11_22', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [618]  (4.37 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln11_47', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [643]  (0 ns)
	'add' operation ('add_ln11_97', ../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) [693]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
