// Seed: 2423618482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11
);
  specify
    (id_13 => id_14) = 1;
  endspecify module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14, id_14
  );
endmodule
