Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/whackamole/randomgenerator/tb_lfsr_isim_beh.exe -prj D:/whackamole/randomgenerator/tb_lfsr_beh.prj work.tb_lfsr work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/whackamole/randomgenerator/sevenseg.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/digitdisp.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/top_digital.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/randgen.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/LEDdisp.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/top_rand.v" into library work
Analyzing Verilog file "D:/whackamole/randomgenerator/randgen_tb.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module LFSR
Compiling module LEDdisp
Compiling module bin2BCD
Compiling module digitdisp
Compiling module top_digital
Compiling module top_rand
Compiling module tb_lfsr
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/whackamole/randomgenerator/tb_lfsr_isim_beh.exe
Fuse Memory Usage: 29012 KB
Fuse CPU Usage: 374 ms
