// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        mux_case_31_out,
        mux_case_31_out_ap_vld,
        mux_case_30_out,
        mux_case_30_out_ap_vld,
        mux_case_29_out,
        mux_case_29_out_ap_vld,
        mux_case_28_out,
        mux_case_28_out_ap_vld,
        mux_case_27_out,
        mux_case_27_out_ap_vld,
        mux_case_26_out,
        mux_case_26_out_ap_vld,
        mux_case_25_out,
        mux_case_25_out_ap_vld,
        mux_case_24_out,
        mux_case_24_out_ap_vld,
        mux_case_23_out,
        mux_case_23_out_ap_vld,
        mux_case_22_out,
        mux_case_22_out_ap_vld,
        mux_case_21_out,
        mux_case_21_out_ap_vld,
        mux_case_20_out,
        mux_case_20_out_ap_vld,
        mux_case_19_out,
        mux_case_19_out_ap_vld,
        mux_case_18_out,
        mux_case_18_out_ap_vld,
        mux_case_17_out,
        mux_case_17_out_ap_vld,
        mux_case_16_out,
        mux_case_16_out_ap_vld,
        mux_case_15_out,
        mux_case_15_out_ap_vld,
        mux_case_14_out,
        mux_case_14_out_ap_vld,
        mux_case_13_out,
        mux_case_13_out_ap_vld,
        mux_case_12_out,
        mux_case_12_out_ap_vld,
        mux_case_11_out,
        mux_case_11_out_ap_vld,
        mux_case_10_out,
        mux_case_10_out_ap_vld,
        mux_case_9_out,
        mux_case_9_out_ap_vld,
        mux_case_8_out,
        mux_case_8_out_ap_vld,
        mux_case_7_out,
        mux_case_7_out_ap_vld,
        mux_case_6_out,
        mux_case_6_out_ap_vld,
        mux_case_5_out,
        mux_case_5_out_ap_vld,
        mux_case_4_out,
        mux_case_4_out_ap_vld,
        mux_case_3_out,
        mux_case_3_out_ap_vld,
        mux_case_2_out,
        mux_case_2_out_ap_vld,
        mux_case_1_out,
        mux_case_1_out_ap_vld,
        mux_case_0_out,
        mux_case_0_out_ap_vld,
        grp_fmaxf_fu_536_p_din1,
        grp_fmaxf_fu_536_p_din2,
        grp_fmaxf_fu_536_p_dout0,
        grp_fmaxf_fu_536_p_ready,
        grp_fmaxf_fu_542_p_din1,
        grp_fmaxf_fu_542_p_din2,
        grp_fmaxf_fu_542_p_dout0,
        grp_fmaxf_fu_542_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] mux_case_31_out;
output   mux_case_31_out_ap_vld;
output  [31:0] mux_case_30_out;
output   mux_case_30_out_ap_vld;
output  [31:0] mux_case_29_out;
output   mux_case_29_out_ap_vld;
output  [31:0] mux_case_28_out;
output   mux_case_28_out_ap_vld;
output  [31:0] mux_case_27_out;
output   mux_case_27_out_ap_vld;
output  [31:0] mux_case_26_out;
output   mux_case_26_out_ap_vld;
output  [31:0] mux_case_25_out;
output   mux_case_25_out_ap_vld;
output  [31:0] mux_case_24_out;
output   mux_case_24_out_ap_vld;
output  [31:0] mux_case_23_out;
output   mux_case_23_out_ap_vld;
output  [31:0] mux_case_22_out;
output   mux_case_22_out_ap_vld;
output  [31:0] mux_case_21_out;
output   mux_case_21_out_ap_vld;
output  [31:0] mux_case_20_out;
output   mux_case_20_out_ap_vld;
output  [31:0] mux_case_19_out;
output   mux_case_19_out_ap_vld;
output  [31:0] mux_case_18_out;
output   mux_case_18_out_ap_vld;
output  [31:0] mux_case_17_out;
output   mux_case_17_out_ap_vld;
output  [31:0] mux_case_16_out;
output   mux_case_16_out_ap_vld;
output  [31:0] mux_case_15_out;
output   mux_case_15_out_ap_vld;
output  [31:0] mux_case_14_out;
output   mux_case_14_out_ap_vld;
output  [31:0] mux_case_13_out;
output   mux_case_13_out_ap_vld;
output  [31:0] mux_case_12_out;
output   mux_case_12_out_ap_vld;
output  [31:0] mux_case_11_out;
output   mux_case_11_out_ap_vld;
output  [31:0] mux_case_10_out;
output   mux_case_10_out_ap_vld;
output  [31:0] mux_case_9_out;
output   mux_case_9_out_ap_vld;
output  [31:0] mux_case_8_out;
output   mux_case_8_out_ap_vld;
output  [31:0] mux_case_7_out;
output   mux_case_7_out_ap_vld;
output  [31:0] mux_case_6_out;
output   mux_case_6_out_ap_vld;
output  [31:0] mux_case_5_out;
output   mux_case_5_out_ap_vld;
output  [31:0] mux_case_4_out;
output   mux_case_4_out_ap_vld;
output  [31:0] mux_case_3_out;
output   mux_case_3_out_ap_vld;
output  [31:0] mux_case_2_out;
output   mux_case_2_out_ap_vld;
output  [31:0] mux_case_1_out;
output   mux_case_1_out_ap_vld;
output  [31:0] mux_case_0_out;
output   mux_case_0_out_ap_vld;
output  [31:0] grp_fmaxf_fu_536_p_din1;
output  [31:0] grp_fmaxf_fu_536_p_din2;
input  [31:0] grp_fmaxf_fu_536_p_dout0;
input   grp_fmaxf_fu_536_p_ready;
output  [31:0] grp_fmaxf_fu_542_p_din1;
output  [31:0] grp_fmaxf_fu_542_p_din2;
input  [31:0] grp_fmaxf_fu_542_p_dout0;
input   grp_fmaxf_fu_542_p_ready;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg mux_case_31_out_ap_vld;
reg mux_case_30_out_ap_vld;
reg mux_case_29_out_ap_vld;
reg mux_case_28_out_ap_vld;
reg mux_case_27_out_ap_vld;
reg mux_case_26_out_ap_vld;
reg mux_case_25_out_ap_vld;
reg mux_case_24_out_ap_vld;
reg mux_case_23_out_ap_vld;
reg mux_case_22_out_ap_vld;
reg mux_case_21_out_ap_vld;
reg mux_case_20_out_ap_vld;
reg mux_case_19_out_ap_vld;
reg mux_case_18_out_ap_vld;
reg mux_case_17_out_ap_vld;
reg mux_case_16_out_ap_vld;
reg mux_case_15_out_ap_vld;
reg mux_case_14_out_ap_vld;
reg mux_case_13_out_ap_vld;
reg mux_case_12_out_ap_vld;
reg mux_case_11_out_ap_vld;
reg mux_case_10_out_ap_vld;
reg mux_case_9_out_ap_vld;
reg mux_case_8_out_ap_vld;
reg mux_case_7_out_ap_vld;
reg mux_case_6_out_ap_vld;
reg mux_case_5_out_ap_vld;
reg mux_case_4_out_ap_vld;
reg mux_case_3_out_ap_vld;
reg mux_case_2_out_ap_vld;
reg mux_case_1_out_ap_vld;
reg mux_case_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1386_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_2426;
reg   [0:0] tmp_reg_2426_pp0_iter1_reg;
reg   [0:0] tmp_reg_2426_pp0_iter2_reg;
reg   [0:0] tmp_reg_2426_pp0_iter3_reg;
reg   [0:0] tmp_reg_2426_pp0_iter4_reg;
reg   [0:0] tmp_reg_2426_pp0_iter5_reg;
reg   [0:0] tmp_reg_2426_pp0_iter6_reg;
reg   [0:0] tmp_reg_2426_pp0_iter7_reg;
reg   [0:0] tmp_reg_2426_pp0_iter8_reg;
reg   [0:0] tmp_reg_2426_pp0_iter9_reg;
reg   [0:0] tmp_reg_2426_pp0_iter10_reg;
reg   [0:0] tmp_reg_2426_pp0_iter11_reg;
reg   [0:0] tmp_reg_2426_pp0_iter12_reg;
reg   [0:0] tmp_reg_2426_pp0_iter13_reg;
reg   [0:0] tmp_reg_2426_pp0_iter14_reg;
wire   [10:0] lshr_ln_fu_1394_p4;
reg   [10:0] lshr_ln_reg_2430;
reg   [10:0] lshr_ln_reg_2430_pp0_iter1_reg;
reg   [10:0] lshr_ln_reg_2430_pp0_iter2_reg;
reg   [10:0] lshr_ln_reg_2430_pp0_iter3_reg;
reg   [10:0] lshr_ln_reg_2430_pp0_iter4_reg;
reg   [10:0] lshr_ln_reg_2430_pp0_iter5_reg;
reg   [10:0] lshr_ln_reg_2430_pp0_iter6_reg;
wire   [63:0] zext_ln268_fu_1404_p1;
reg   [63:0] zext_ln268_reg_2435;
reg   [63:0] zext_ln268_reg_2435_pp0_iter1_reg;
reg   [63:0] zext_ln268_reg_2435_pp0_iter2_reg;
reg   [63:0] zext_ln268_reg_2435_pp0_iter3_reg;
reg   [63:0] zext_ln268_reg_2435_pp0_iter4_reg;
reg   [63:0] zext_ln268_reg_2435_pp0_iter5_reg;
reg   [63:0] zext_ln268_reg_2435_pp0_iter6_reg;
reg   [4:0] trunc_ln1_reg_2467;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter1_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter2_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter3_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter4_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter5_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter6_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter7_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter8_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter9_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter10_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter11_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter12_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter13_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter14_reg;
reg   [4:0] trunc_ln1_reg_2467_pp0_iter15_reg;
wire   [31:0] local_max_2_fmaxf_fu_994_ap_return;
reg   [31:0] local_max_2_reg_2482;
wire   [31:0] local_max_4_fmaxf_fu_1009_ap_return;
reg   [31:0] local_max_4_reg_2497;
wire   [31:0] local_max_6_fmaxf_fu_1024_ap_return;
reg   [31:0] local_max_6_reg_2512;
wire   [31:0] local_max_8_fmaxf_fu_1039_ap_return;
reg   [31:0] local_max_8_reg_2527;
reg   [31:0] local_max_10_reg_2542;
wire   [31:0] local_max_12_fmaxf_fu_1069_ap_return;
reg   [31:0] local_max_12_reg_2557;
wire   [63:0] zext_ln268_1_fu_1437_p1;
reg   [63:0] zext_ln268_1_reg_2567;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter8_reg;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter9_reg;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter10_reg;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter11_reg;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter12_reg;
reg   [63:0] zext_ln268_1_reg_2567_pp0_iter13_reg;
wire   [31:0] local_max_14_fmaxf_fu_1084_ap_return;
reg   [31:0] local_max_14_reg_2591;
wire   [31:0] local_max_16_fmaxf_fu_1099_ap_return;
reg   [31:0] local_max_16_reg_2606;
wire   [31:0] local_max_18_fmaxf_fu_1114_ap_return;
reg   [31:0] local_max_18_reg_2621;
wire   [31:0] local_max_20_fmaxf_fu_1129_ap_return;
reg   [31:0] local_max_20_reg_2636;
wire   [31:0] local_max_22_fmaxf_fu_1144_ap_return;
reg   [31:0] local_max_22_reg_2651;
wire   [31:0] local_max_24_fmaxf_fu_1159_ap_return;
reg   [31:0] local_max_24_reg_2666;
wire   [31:0] local_max_26_fmaxf_fu_1174_ap_return;
reg   [31:0] local_max_26_reg_2681;
wire   [31:0] local_max_28_fmaxf_fu_1189_ap_return;
reg   [31:0] local_max_28_reg_2701;
reg   [31:0] x_15_load_1_reg_2706;
wire   [31:0] local_max_30_fmaxf_fu_1204_ap_return;
reg   [31:0] local_max_30_reg_2711;
wire    local_max_1_fmaxf_fu_986_ap_ready;
wire   [31:0] local_max_1_fmaxf_fu_986_ap_return;
wire    local_max_2_fmaxf_fu_994_ap_ready;
wire    local_max_3_fmaxf_fu_1002_ap_ready;
wire   [31:0] local_max_3_fmaxf_fu_1002_ap_return;
wire    local_max_4_fmaxf_fu_1009_ap_ready;
wire    local_max_5_fmaxf_fu_1017_ap_ready;
wire   [31:0] local_max_5_fmaxf_fu_1017_ap_return;
wire    local_max_6_fmaxf_fu_1024_ap_ready;
wire    local_max_7_fmaxf_fu_1032_ap_ready;
wire   [31:0] local_max_7_fmaxf_fu_1032_ap_return;
wire    local_max_8_fmaxf_fu_1039_ap_ready;
wire    local_max_9_fmaxf_fu_1047_ap_ready;
wire   [31:0] local_max_9_fmaxf_fu_1047_ap_return;
wire    local_max_12_fmaxf_fu_1069_ap_ready;
wire    local_max_13_fmaxf_fu_1077_ap_ready;
wire   [31:0] local_max_13_fmaxf_fu_1077_ap_return;
wire    local_max_14_fmaxf_fu_1084_ap_ready;
wire    local_max_15_fmaxf_fu_1092_ap_ready;
wire   [31:0] local_max_15_fmaxf_fu_1092_ap_return;
wire    local_max_16_fmaxf_fu_1099_ap_ready;
wire    local_max_17_fmaxf_fu_1107_ap_ready;
wire   [31:0] local_max_17_fmaxf_fu_1107_ap_return;
wire    local_max_18_fmaxf_fu_1114_ap_ready;
wire    local_max_19_fmaxf_fu_1122_ap_ready;
wire   [31:0] local_max_19_fmaxf_fu_1122_ap_return;
wire    local_max_20_fmaxf_fu_1129_ap_ready;
wire    local_max_21_fmaxf_fu_1137_ap_ready;
wire   [31:0] local_max_21_fmaxf_fu_1137_ap_return;
wire    local_max_22_fmaxf_fu_1144_ap_ready;
wire    local_max_23_fmaxf_fu_1152_ap_ready;
wire   [31:0] local_max_23_fmaxf_fu_1152_ap_return;
wire    local_max_24_fmaxf_fu_1159_ap_ready;
wire    local_max_25_fmaxf_fu_1167_ap_ready;
wire   [31:0] local_max_25_fmaxf_fu_1167_ap_return;
wire    local_max_26_fmaxf_fu_1174_ap_ready;
wire    local_max_27_fmaxf_fu_1182_ap_ready;
wire   [31:0] local_max_27_fmaxf_fu_1182_ap_return;
wire    local_max_28_fmaxf_fu_1189_ap_ready;
wire    local_max_29_fmaxf_fu_1197_ap_ready;
wire   [31:0] local_max_29_fmaxf_fu_1197_ap_return;
wire    local_max_30_fmaxf_fu_1204_ap_ready;
wire    local_max_32_fmaxf_fu_1212_ap_ready;
wire   [31:0] local_max_32_fmaxf_fu_1212_ap_return;
wire    ap_block_pp0_stage0;
reg   [15:0] idx_fu_230;
wire   [15:0] add_ln259_fu_1421_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
reg   [31:0] res_9_fu_234;
wire   [31:0] res_44_fu_1867_p3;
reg   [31:0] res_10_fu_238;
reg   [31:0] res_11_fu_242;
reg   [31:0] res_12_fu_246;
reg   [31:0] res_13_fu_250;
reg   [31:0] res_14_fu_254;
reg   [31:0] res_15_fu_258;
reg   [31:0] res_16_fu_262;
reg   [31:0] res_17_fu_266;
reg   [31:0] res_18_fu_270;
reg   [31:0] res_19_fu_274;
reg   [31:0] res_20_fu_278;
reg   [31:0] res_21_fu_282;
reg   [31:0] res_22_fu_286;
reg   [31:0] res_23_fu_290;
reg   [31:0] res_24_fu_294;
reg   [31:0] res_25_fu_298;
reg   [31:0] res_26_fu_302;
reg   [31:0] res_27_fu_306;
reg   [31:0] res_28_fu_310;
reg   [31:0] res_29_fu_314;
reg   [31:0] res_30_fu_318;
reg   [31:0] res_31_fu_322;
reg   [31:0] res_32_fu_326;
reg   [31:0] res_33_fu_330;
reg   [31:0] res_34_fu_334;
reg   [31:0] res_35_fu_338;
reg   [31:0] res_36_fu_342;
reg   [31:0] res_37_fu_346;
reg   [31:0] res_38_fu_350;
reg   [31:0] res_39_fu_354;
reg   [31:0] res_40_fu_358;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] or_ln268_fu_1432_p2;
wire   [31:0] dc_fu_1538_p34;
wire   [31:0] data_V_fu_1607_p1;
wire   [31:0] data_V_2_fu_1633_p1;
wire   [7:0] y_fp_exp_V_fu_1645_p4;
wire   [7:0] x_fp_exp_V_fu_1619_p4;
wire   [7:0] or_ln25_fu_1659_p2;
wire   [22:0] y_fp_sig_V_fu_1655_p1;
wire   [22:0] x_fp_sig_V_fu_1629_p1;
wire   [22:0] or_ln25_2_fu_1671_p2;
wire   [0:0] icmp_ln25_2_fu_1677_p2;
wire   [0:0] icmp_ln25_fu_1665_p2;
wire   [0:0] icmp_ln1019_fu_1689_p2;
wire   [0:0] icmp_ln1023_fu_1701_p2;
wire   [0:0] icmp_ln1019_2_fu_1695_p2;
wire   [0:0] icmp_ln1023_2_fu_1713_p2;
wire   [0:0] p_Result_s_fu_1611_p3;
wire   [22:0] p_Result_5_fu_1725_p4;
wire   [31:0] p_Result_6_fu_1735_p4;
wire   [0:0] ymaggreater_fu_1749_p2;
wire   [0:0] xor_ln39_fu_1755_p2;
wire   [0:0] p_Result_4_fu_1637_p3;
wire   [0:0] select_ln39_fu_1761_p3;
wire   [0:0] ymaggreater_2_fu_1769_p3;
wire   [0:0] and_ln25_2_fu_1785_p2;
wire   [0:0] and_ln18_fu_1707_p2;
wire   [0:0] and_ln18_2_fu_1719_p2;
wire   [0:0] and_ln18_7_fu_1797_p2;
wire   [0:0] xor_ln25_fu_1791_p2;
wire   [0:0] and_ln18_8_fu_1803_p2;
wire   [31:0] res_fu_1745_p1;
wire   [31:0] res_41_fu_1777_p3;
wire   [0:0] and_ln18_9_fu_1817_p2;
wire   [0:0] xor_ln18_fu_1823_p2;
wire   [0:0] and_ln25_fu_1683_p2;
wire   [0:0] and_ln18_10_fu_1829_p2;
wire   [0:0] or_ln18_fu_1835_p2;
wire   [31:0] res_42_fu_1809_p3;
wire   [0:0] or_ln18_2_fu_1849_p2;
wire   [0:0] xor_ln18_2_fu_1855_p2;
wire   [0:0] and_ln18_11_fu_1861_p2;
wire   [31:0] res_43_fu_1841_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fmaxf local_max_1_fmaxf_fu_986(
    .ap_ready(local_max_1_fmaxf_fu_986_ap_ready),
    .x(x_0_q1),
    .y(x_1_q1),
    .ap_return(local_max_1_fmaxf_fu_986_ap_return)
);

activation_accelerator_fmaxf local_max_2_fmaxf_fu_994(
    .ap_ready(local_max_2_fmaxf_fu_994_ap_ready),
    .x(local_max_1_fmaxf_fu_986_ap_return),
    .y(x_2_q1),
    .ap_return(local_max_2_fmaxf_fu_994_ap_return)
);

activation_accelerator_fmaxf local_max_3_fmaxf_fu_1002(
    .ap_ready(local_max_3_fmaxf_fu_1002_ap_ready),
    .x(local_max_2_reg_2482),
    .y(x_3_q1),
    .ap_return(local_max_3_fmaxf_fu_1002_ap_return)
);

activation_accelerator_fmaxf local_max_4_fmaxf_fu_1009(
    .ap_ready(local_max_4_fmaxf_fu_1009_ap_ready),
    .x(local_max_3_fmaxf_fu_1002_ap_return),
    .y(x_4_q1),
    .ap_return(local_max_4_fmaxf_fu_1009_ap_return)
);

activation_accelerator_fmaxf local_max_5_fmaxf_fu_1017(
    .ap_ready(local_max_5_fmaxf_fu_1017_ap_ready),
    .x(local_max_4_reg_2497),
    .y(x_5_q1),
    .ap_return(local_max_5_fmaxf_fu_1017_ap_return)
);

activation_accelerator_fmaxf local_max_6_fmaxf_fu_1024(
    .ap_ready(local_max_6_fmaxf_fu_1024_ap_ready),
    .x(local_max_5_fmaxf_fu_1017_ap_return),
    .y(x_6_q1),
    .ap_return(local_max_6_fmaxf_fu_1024_ap_return)
);

activation_accelerator_fmaxf local_max_7_fmaxf_fu_1032(
    .ap_ready(local_max_7_fmaxf_fu_1032_ap_ready),
    .x(local_max_6_reg_2512),
    .y(x_7_q1),
    .ap_return(local_max_7_fmaxf_fu_1032_ap_return)
);

activation_accelerator_fmaxf local_max_8_fmaxf_fu_1039(
    .ap_ready(local_max_8_fmaxf_fu_1039_ap_ready),
    .x(local_max_7_fmaxf_fu_1032_ap_return),
    .y(x_8_q1),
    .ap_return(local_max_8_fmaxf_fu_1039_ap_return)
);

activation_accelerator_fmaxf local_max_9_fmaxf_fu_1047(
    .ap_ready(local_max_9_fmaxf_fu_1047_ap_ready),
    .x(local_max_8_reg_2527),
    .y(x_9_q1),
    .ap_return(local_max_9_fmaxf_fu_1047_ap_return)
);

activation_accelerator_fmaxf local_max_12_fmaxf_fu_1069(
    .ap_ready(local_max_12_fmaxf_fu_1069_ap_ready),
    .x(grp_fmaxf_fu_542_p_dout0),
    .y(x_12_q1),
    .ap_return(local_max_12_fmaxf_fu_1069_ap_return)
);

activation_accelerator_fmaxf local_max_13_fmaxf_fu_1077(
    .ap_ready(local_max_13_fmaxf_fu_1077_ap_ready),
    .x(local_max_12_reg_2557),
    .y(x_13_q1),
    .ap_return(local_max_13_fmaxf_fu_1077_ap_return)
);

activation_accelerator_fmaxf local_max_14_fmaxf_fu_1084(
    .ap_ready(local_max_14_fmaxf_fu_1084_ap_ready),
    .x(local_max_13_fmaxf_fu_1077_ap_return),
    .y(x_14_q1),
    .ap_return(local_max_14_fmaxf_fu_1084_ap_return)
);

activation_accelerator_fmaxf local_max_15_fmaxf_fu_1092(
    .ap_ready(local_max_15_fmaxf_fu_1092_ap_ready),
    .x(local_max_14_reg_2591),
    .y(x_15_q1),
    .ap_return(local_max_15_fmaxf_fu_1092_ap_return)
);

activation_accelerator_fmaxf local_max_16_fmaxf_fu_1099(
    .ap_ready(local_max_16_fmaxf_fu_1099_ap_ready),
    .x(local_max_15_fmaxf_fu_1092_ap_return),
    .y(x_0_q0),
    .ap_return(local_max_16_fmaxf_fu_1099_ap_return)
);

activation_accelerator_fmaxf local_max_17_fmaxf_fu_1107(
    .ap_ready(local_max_17_fmaxf_fu_1107_ap_ready),
    .x(local_max_16_reg_2606),
    .y(x_1_q0),
    .ap_return(local_max_17_fmaxf_fu_1107_ap_return)
);

activation_accelerator_fmaxf local_max_18_fmaxf_fu_1114(
    .ap_ready(local_max_18_fmaxf_fu_1114_ap_ready),
    .x(local_max_17_fmaxf_fu_1107_ap_return),
    .y(x_2_q0),
    .ap_return(local_max_18_fmaxf_fu_1114_ap_return)
);

activation_accelerator_fmaxf local_max_19_fmaxf_fu_1122(
    .ap_ready(local_max_19_fmaxf_fu_1122_ap_ready),
    .x(local_max_18_reg_2621),
    .y(x_3_q0),
    .ap_return(local_max_19_fmaxf_fu_1122_ap_return)
);

activation_accelerator_fmaxf local_max_20_fmaxf_fu_1129(
    .ap_ready(local_max_20_fmaxf_fu_1129_ap_ready),
    .x(local_max_19_fmaxf_fu_1122_ap_return),
    .y(x_4_q0),
    .ap_return(local_max_20_fmaxf_fu_1129_ap_return)
);

activation_accelerator_fmaxf local_max_21_fmaxf_fu_1137(
    .ap_ready(local_max_21_fmaxf_fu_1137_ap_ready),
    .x(local_max_20_reg_2636),
    .y(x_5_q0),
    .ap_return(local_max_21_fmaxf_fu_1137_ap_return)
);

activation_accelerator_fmaxf local_max_22_fmaxf_fu_1144(
    .ap_ready(local_max_22_fmaxf_fu_1144_ap_ready),
    .x(local_max_21_fmaxf_fu_1137_ap_return),
    .y(x_6_q0),
    .ap_return(local_max_22_fmaxf_fu_1144_ap_return)
);

activation_accelerator_fmaxf local_max_23_fmaxf_fu_1152(
    .ap_ready(local_max_23_fmaxf_fu_1152_ap_ready),
    .x(local_max_22_reg_2651),
    .y(x_7_q0),
    .ap_return(local_max_23_fmaxf_fu_1152_ap_return)
);

activation_accelerator_fmaxf local_max_24_fmaxf_fu_1159(
    .ap_ready(local_max_24_fmaxf_fu_1159_ap_ready),
    .x(local_max_23_fmaxf_fu_1152_ap_return),
    .y(x_8_q0),
    .ap_return(local_max_24_fmaxf_fu_1159_ap_return)
);

activation_accelerator_fmaxf local_max_25_fmaxf_fu_1167(
    .ap_ready(local_max_25_fmaxf_fu_1167_ap_ready),
    .x(local_max_24_reg_2666),
    .y(x_9_q0),
    .ap_return(local_max_25_fmaxf_fu_1167_ap_return)
);

activation_accelerator_fmaxf local_max_26_fmaxf_fu_1174(
    .ap_ready(local_max_26_fmaxf_fu_1174_ap_ready),
    .x(local_max_25_fmaxf_fu_1167_ap_return),
    .y(x_10_q0),
    .ap_return(local_max_26_fmaxf_fu_1174_ap_return)
);

activation_accelerator_fmaxf local_max_27_fmaxf_fu_1182(
    .ap_ready(local_max_27_fmaxf_fu_1182_ap_ready),
    .x(local_max_26_reg_2681),
    .y(x_11_q0),
    .ap_return(local_max_27_fmaxf_fu_1182_ap_return)
);

activation_accelerator_fmaxf local_max_28_fmaxf_fu_1189(
    .ap_ready(local_max_28_fmaxf_fu_1189_ap_ready),
    .x(local_max_27_fmaxf_fu_1182_ap_return),
    .y(x_12_q0),
    .ap_return(local_max_28_fmaxf_fu_1189_ap_return)
);

activation_accelerator_fmaxf local_max_29_fmaxf_fu_1197(
    .ap_ready(local_max_29_fmaxf_fu_1197_ap_ready),
    .x(local_max_28_reg_2701),
    .y(x_13_q0),
    .ap_return(local_max_29_fmaxf_fu_1197_ap_return)
);

activation_accelerator_fmaxf local_max_30_fmaxf_fu_1204(
    .ap_ready(local_max_30_fmaxf_fu_1204_ap_ready),
    .x(local_max_29_fmaxf_fu_1197_ap_return),
    .y(x_14_q0),
    .ap_return(local_max_30_fmaxf_fu_1204_ap_return)
);

activation_accelerator_fmaxf local_max_32_fmaxf_fu_1212(
    .ap_ready(local_max_32_fmaxf_fu_1212_ap_ready),
    .x(local_max_30_reg_2711),
    .y(x_15_load_1_reg_2706),
    .ap_return(local_max_32_fmaxf_fu_1212_ap_return)
);

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U399(
    .din0(res_9_fu_234),
    .din1(res_10_fu_238),
    .din2(res_11_fu_242),
    .din3(res_12_fu_246),
    .din4(res_13_fu_250),
    .din5(res_14_fu_254),
    .din6(res_15_fu_258),
    .din7(res_16_fu_262),
    .din8(res_17_fu_266),
    .din9(res_18_fu_270),
    .din10(res_19_fu_274),
    .din11(res_20_fu_278),
    .din12(res_21_fu_282),
    .din13(res_22_fu_286),
    .din14(res_23_fu_290),
    .din15(res_24_fu_294),
    .din16(res_25_fu_298),
    .din17(res_26_fu_302),
    .din18(res_27_fu_306),
    .din19(res_28_fu_310),
    .din20(res_29_fu_314),
    .din21(res_30_fu_318),
    .din22(res_31_fu_322),
    .din23(res_32_fu_326),
    .din24(res_33_fu_330),
    .din25(res_34_fu_334),
    .din26(res_35_fu_338),
    .din27(res_36_fu_342),
    .din28(res_37_fu_346),
    .din29(res_38_fu_350),
    .din30(res_39_fu_354),
    .din31(res_40_fu_358),
    .din32(trunc_ln1_reg_2467_pp0_iter15_reg),
    .dout(dc_fu_1538_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_1386_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_230 <= add_ln259_fu_1421_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_230 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_10_fu_238 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_10_fu_238 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_11_fu_242 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd2) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_11_fu_242 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_12_fu_246 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd3) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_12_fu_246 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_13_fu_250 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd4) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_13_fu_250 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_14_fu_254 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd5) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_14_fu_254 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_15_fu_258 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd6) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_15_fu_258 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_16_fu_262 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd7) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_16_fu_262 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_17_fu_266 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd8) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_17_fu_266 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_18_fu_270 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd9) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_18_fu_270 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_19_fu_274 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd10) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_19_fu_274 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_20_fu_278 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd11) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_20_fu_278 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_21_fu_282 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd12) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_21_fu_282 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_22_fu_286 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd13) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_22_fu_286 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_23_fu_290 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd14) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_23_fu_290 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_24_fu_294 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd15) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_24_fu_294 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_25_fu_298 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd16) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_25_fu_298 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_26_fu_302 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd17) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_26_fu_302 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_27_fu_306 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd18) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_27_fu_306 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_28_fu_310 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd19) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_28_fu_310 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_29_fu_314 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd20) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_29_fu_314 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_30_fu_318 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd21) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_30_fu_318 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_31_fu_322 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd22) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_31_fu_322 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_32_fu_326 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd23) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_32_fu_326 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_33_fu_330 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd24) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_33_fu_330 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_34_fu_334 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd25) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_34_fu_334 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_35_fu_338 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd26) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_35_fu_338 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_36_fu_342 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd27) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_36_fu_342 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_37_fu_346 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd28) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_37_fu_346 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_38_fu_350 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd29) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_38_fu_350 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_39_fu_354 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd30) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_39_fu_354 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_40_fu_358 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd31) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_40_fu_358 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_9_fu_234 <= 32'd4286578687;
        end else if (((trunc_ln1_reg_2467_pp0_iter15_reg == 5'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_9_fu_234 <= res_44_fu_1867_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        local_max_10_reg_2542 <= grp_fmaxf_fu_536_p_dout0;
        local_max_12_reg_2557 <= local_max_12_fmaxf_fu_1069_ap_return;
        local_max_14_reg_2591 <= local_max_14_fmaxf_fu_1084_ap_return;
        local_max_16_reg_2606 <= local_max_16_fmaxf_fu_1099_ap_return;
        local_max_18_reg_2621 <= local_max_18_fmaxf_fu_1114_ap_return;
        local_max_20_reg_2636 <= local_max_20_fmaxf_fu_1129_ap_return;
        local_max_22_reg_2651 <= local_max_22_fmaxf_fu_1144_ap_return;
        local_max_24_reg_2666 <= local_max_24_fmaxf_fu_1159_ap_return;
        local_max_26_reg_2681 <= local_max_26_fmaxf_fu_1174_ap_return;
        local_max_28_reg_2701 <= local_max_28_fmaxf_fu_1189_ap_return;
        local_max_30_reg_2711 <= local_max_30_fmaxf_fu_1204_ap_return;
        local_max_4_reg_2497 <= local_max_4_fmaxf_fu_1009_ap_return;
        local_max_6_reg_2512 <= local_max_6_fmaxf_fu_1024_ap_return;
        local_max_8_reg_2527 <= local_max_8_fmaxf_fu_1039_ap_return;
        lshr_ln_reg_2430_pp0_iter2_reg <= lshr_ln_reg_2430_pp0_iter1_reg;
        lshr_ln_reg_2430_pp0_iter3_reg <= lshr_ln_reg_2430_pp0_iter2_reg;
        lshr_ln_reg_2430_pp0_iter4_reg <= lshr_ln_reg_2430_pp0_iter3_reg;
        lshr_ln_reg_2430_pp0_iter5_reg <= lshr_ln_reg_2430_pp0_iter4_reg;
        lshr_ln_reg_2430_pp0_iter6_reg <= lshr_ln_reg_2430_pp0_iter5_reg;
        tmp_reg_2426_pp0_iter10_reg <= tmp_reg_2426_pp0_iter9_reg;
        tmp_reg_2426_pp0_iter11_reg <= tmp_reg_2426_pp0_iter10_reg;
        tmp_reg_2426_pp0_iter12_reg <= tmp_reg_2426_pp0_iter11_reg;
        tmp_reg_2426_pp0_iter13_reg <= tmp_reg_2426_pp0_iter12_reg;
        tmp_reg_2426_pp0_iter14_reg <= tmp_reg_2426_pp0_iter13_reg;
        tmp_reg_2426_pp0_iter2_reg <= tmp_reg_2426_pp0_iter1_reg;
        tmp_reg_2426_pp0_iter3_reg <= tmp_reg_2426_pp0_iter2_reg;
        tmp_reg_2426_pp0_iter4_reg <= tmp_reg_2426_pp0_iter3_reg;
        tmp_reg_2426_pp0_iter5_reg <= tmp_reg_2426_pp0_iter4_reg;
        tmp_reg_2426_pp0_iter6_reg <= tmp_reg_2426_pp0_iter5_reg;
        tmp_reg_2426_pp0_iter7_reg <= tmp_reg_2426_pp0_iter6_reg;
        tmp_reg_2426_pp0_iter8_reg <= tmp_reg_2426_pp0_iter7_reg;
        tmp_reg_2426_pp0_iter9_reg <= tmp_reg_2426_pp0_iter8_reg;
        trunc_ln1_reg_2467_pp0_iter10_reg <= trunc_ln1_reg_2467_pp0_iter9_reg;
        trunc_ln1_reg_2467_pp0_iter11_reg <= trunc_ln1_reg_2467_pp0_iter10_reg;
        trunc_ln1_reg_2467_pp0_iter12_reg <= trunc_ln1_reg_2467_pp0_iter11_reg;
        trunc_ln1_reg_2467_pp0_iter13_reg <= trunc_ln1_reg_2467_pp0_iter12_reg;
        trunc_ln1_reg_2467_pp0_iter14_reg <= trunc_ln1_reg_2467_pp0_iter13_reg;
        trunc_ln1_reg_2467_pp0_iter15_reg <= trunc_ln1_reg_2467_pp0_iter14_reg;
        trunc_ln1_reg_2467_pp0_iter2_reg <= trunc_ln1_reg_2467_pp0_iter1_reg;
        trunc_ln1_reg_2467_pp0_iter3_reg <= trunc_ln1_reg_2467_pp0_iter2_reg;
        trunc_ln1_reg_2467_pp0_iter4_reg <= trunc_ln1_reg_2467_pp0_iter3_reg;
        trunc_ln1_reg_2467_pp0_iter5_reg <= trunc_ln1_reg_2467_pp0_iter4_reg;
        trunc_ln1_reg_2467_pp0_iter6_reg <= trunc_ln1_reg_2467_pp0_iter5_reg;
        trunc_ln1_reg_2467_pp0_iter7_reg <= trunc_ln1_reg_2467_pp0_iter6_reg;
        trunc_ln1_reg_2467_pp0_iter8_reg <= trunc_ln1_reg_2467_pp0_iter7_reg;
        trunc_ln1_reg_2467_pp0_iter9_reg <= trunc_ln1_reg_2467_pp0_iter8_reg;
        zext_ln268_1_reg_2567[10 : 1] <= zext_ln268_1_fu_1437_p1[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter10_reg[10 : 1] <= zext_ln268_1_reg_2567_pp0_iter9_reg[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter11_reg[10 : 1] <= zext_ln268_1_reg_2567_pp0_iter10_reg[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter12_reg[10 : 1] <= zext_ln268_1_reg_2567_pp0_iter11_reg[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter13_reg[10 : 1] <= zext_ln268_1_reg_2567_pp0_iter12_reg[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter8_reg[10 : 1] <= zext_ln268_1_reg_2567[10 : 1];
        zext_ln268_1_reg_2567_pp0_iter9_reg[10 : 1] <= zext_ln268_1_reg_2567_pp0_iter8_reg[10 : 1];
        zext_ln268_reg_2435_pp0_iter2_reg[10 : 0] <= zext_ln268_reg_2435_pp0_iter1_reg[10 : 0];
        zext_ln268_reg_2435_pp0_iter3_reg[10 : 0] <= zext_ln268_reg_2435_pp0_iter2_reg[10 : 0];
        zext_ln268_reg_2435_pp0_iter4_reg[10 : 0] <= zext_ln268_reg_2435_pp0_iter3_reg[10 : 0];
        zext_ln268_reg_2435_pp0_iter5_reg[10 : 0] <= zext_ln268_reg_2435_pp0_iter4_reg[10 : 0];
        zext_ln268_reg_2435_pp0_iter6_reg[10 : 0] <= zext_ln268_reg_2435_pp0_iter5_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        local_max_2_reg_2482 <= local_max_2_fmaxf_fu_994_ap_return;
        lshr_ln_reg_2430_pp0_iter1_reg <= lshr_ln_reg_2430;
        tmp_reg_2426 <= ap_sig_allocacmp_i[32'd15];
        tmp_reg_2426_pp0_iter1_reg <= tmp_reg_2426;
        trunc_ln1_reg_2467_pp0_iter1_reg <= trunc_ln1_reg_2467;
        zext_ln268_reg_2435_pp0_iter1_reg[10 : 0] <= zext_ln268_reg_2435[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1386_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln_reg_2430 <= {{ap_sig_allocacmp_i[14:4]}};
        trunc_ln1_reg_2467 <= {{ap_sig_allocacmp_i[9:5]}};
        zext_ln268_reg_2435[10 : 0] <= zext_ln268_fu_1404_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        x_15_load_1_reg_2706 <= x_15_q0;
    end
end

always @ (*) begin
    if (((tmp_fu_1386_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_0_out_ap_vld = 1'b1;
    end else begin
        mux_case_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_10_out_ap_vld = 1'b1;
    end else begin
        mux_case_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_11_out_ap_vld = 1'b1;
    end else begin
        mux_case_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_12_out_ap_vld = 1'b1;
    end else begin
        mux_case_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_13_out_ap_vld = 1'b1;
    end else begin
        mux_case_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_14_out_ap_vld = 1'b1;
    end else begin
        mux_case_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_15_out_ap_vld = 1'b1;
    end else begin
        mux_case_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_16_out_ap_vld = 1'b1;
    end else begin
        mux_case_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_17_out_ap_vld = 1'b1;
    end else begin
        mux_case_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_18_out_ap_vld = 1'b1;
    end else begin
        mux_case_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_19_out_ap_vld = 1'b1;
    end else begin
        mux_case_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_1_out_ap_vld = 1'b1;
    end else begin
        mux_case_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_20_out_ap_vld = 1'b1;
    end else begin
        mux_case_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_21_out_ap_vld = 1'b1;
    end else begin
        mux_case_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_22_out_ap_vld = 1'b1;
    end else begin
        mux_case_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_23_out_ap_vld = 1'b1;
    end else begin
        mux_case_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_24_out_ap_vld = 1'b1;
    end else begin
        mux_case_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_25_out_ap_vld = 1'b1;
    end else begin
        mux_case_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_26_out_ap_vld = 1'b1;
    end else begin
        mux_case_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_27_out_ap_vld = 1'b1;
    end else begin
        mux_case_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_28_out_ap_vld = 1'b1;
    end else begin
        mux_case_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_29_out_ap_vld = 1'b1;
    end else begin
        mux_case_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_2_out_ap_vld = 1'b1;
    end else begin
        mux_case_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_30_out_ap_vld = 1'b1;
    end else begin
        mux_case_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_31_out_ap_vld = 1'b1;
    end else begin
        mux_case_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_3_out_ap_vld = 1'b1;
    end else begin
        mux_case_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_4_out_ap_vld = 1'b1;
    end else begin
        mux_case_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_5_out_ap_vld = 1'b1;
    end else begin
        mux_case_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_6_out_ap_vld = 1'b1;
    end else begin
        mux_case_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_7_out_ap_vld = 1'b1;
    end else begin
        mux_case_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_8_out_ap_vld = 1'b1;
    end else begin
        mux_case_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2426_pp0_iter14_reg == 1'd1))) begin
        mux_case_9_out_ap_vld = 1'b1;
    end else begin
        mux_case_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln259_fu_1421_p2 = (ap_sig_allocacmp_i + 16'd32);

assign and_ln18_10_fu_1829_p2 = (xor_ln18_fu_1823_p2 & and_ln18_fu_1707_p2);

assign and_ln18_11_fu_1861_p2 = (xor_ln18_2_fu_1855_p2 & and_ln18_2_fu_1719_p2);

assign and_ln18_2_fu_1719_p2 = (icmp_ln1023_2_fu_1713_p2 & icmp_ln1019_2_fu_1695_p2);

assign and_ln18_7_fu_1797_p2 = (and_ln18_fu_1707_p2 & and_ln18_2_fu_1719_p2);

assign and_ln18_8_fu_1803_p2 = (xor_ln25_fu_1791_p2 & and_ln18_7_fu_1797_p2);

assign and_ln18_9_fu_1817_p2 = (icmp_ln1023_2_fu_1713_p2 & icmp_ln1019_2_fu_1695_p2);

assign and_ln18_fu_1707_p2 = (icmp_ln1023_fu_1701_p2 & icmp_ln1019_fu_1689_p2);

assign and_ln25_2_fu_1785_p2 = (icmp_ln25_fu_1665_p2 & icmp_ln25_2_fu_1677_p2);

assign and_ln25_fu_1683_p2 = (icmp_ln25_fu_1665_p2 & icmp_ln25_2_fu_1677_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_V_2_fu_1633_p1 = local_max_32_fmaxf_fu_1212_ap_return;

assign data_V_fu_1607_p1 = dc_fu_1538_p34;

assign grp_fmaxf_fu_536_p_din1 = local_max_9_fmaxf_fu_1047_ap_return;

assign grp_fmaxf_fu_536_p_din2 = x_10_q1;

assign grp_fmaxf_fu_542_p_din1 = local_max_10_reg_2542;

assign grp_fmaxf_fu_542_p_din2 = x_11_q1;

assign icmp_ln1019_2_fu_1695_p2 = ((y_fp_exp_V_fu_1645_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1689_p2 = ((x_fp_exp_V_fu_1619_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_2_fu_1713_p2 = ((y_fp_sig_V_fu_1655_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1701_p2 = ((x_fp_sig_V_fu_1629_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_1677_p2 = ((or_ln25_2_fu_1671_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1665_p2 = ((or_ln25_fu_1659_p2 == 8'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1394_p4 = {{ap_sig_allocacmp_i[14:4]}};

assign mux_case_0_out = res_9_fu_234;

assign mux_case_10_out = res_19_fu_274;

assign mux_case_11_out = res_20_fu_278;

assign mux_case_12_out = res_21_fu_282;

assign mux_case_13_out = res_22_fu_286;

assign mux_case_14_out = res_23_fu_290;

assign mux_case_15_out = res_24_fu_294;

assign mux_case_16_out = res_25_fu_298;

assign mux_case_17_out = res_26_fu_302;

assign mux_case_18_out = res_27_fu_306;

assign mux_case_19_out = res_28_fu_310;

assign mux_case_1_out = res_10_fu_238;

assign mux_case_20_out = res_29_fu_314;

assign mux_case_21_out = res_30_fu_318;

assign mux_case_22_out = res_31_fu_322;

assign mux_case_23_out = res_32_fu_326;

assign mux_case_24_out = res_33_fu_330;

assign mux_case_25_out = res_34_fu_334;

assign mux_case_26_out = res_35_fu_338;

assign mux_case_27_out = res_36_fu_342;

assign mux_case_28_out = res_37_fu_346;

assign mux_case_29_out = res_38_fu_350;

assign mux_case_2_out = res_11_fu_242;

assign mux_case_30_out = res_39_fu_354;

assign mux_case_31_out = res_40_fu_358;

assign mux_case_3_out = res_12_fu_246;

assign mux_case_4_out = res_13_fu_250;

assign mux_case_5_out = res_14_fu_254;

assign mux_case_6_out = res_15_fu_258;

assign mux_case_7_out = res_16_fu_262;

assign mux_case_8_out = res_17_fu_266;

assign mux_case_9_out = res_18_fu_270;

assign or_ln18_2_fu_1849_p2 = (and_ln25_fu_1683_p2 | and_ln18_fu_1707_p2);

assign or_ln18_fu_1835_p2 = (and_ln25_fu_1683_p2 | and_ln18_10_fu_1829_p2);

assign or_ln25_2_fu_1671_p2 = (y_fp_sig_V_fu_1655_p1 | x_fp_sig_V_fu_1629_p1);

assign or_ln25_fu_1659_p2 = (y_fp_exp_V_fu_1645_p4 | x_fp_exp_V_fu_1619_p4);

assign or_ln268_fu_1432_p2 = (lshr_ln_reg_2430_pp0_iter6_reg | 11'd1);

assign p_Result_4_fu_1637_p3 = data_V_2_fu_1633_p1[32'd31];

assign p_Result_5_fu_1725_p4 = {|(1'd1), x_fp_sig_V_fu_1629_p1[22 - 1:0]};

assign p_Result_6_fu_1735_p4 = {{{p_Result_s_fu_1611_p3}, {8'd255}}, {p_Result_5_fu_1725_p4}};

assign p_Result_s_fu_1611_p3 = data_V_fu_1607_p1[32'd31];

assign res_41_fu_1777_p3 = ((ymaggreater_2_fu_1769_p3[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1212_ap_return : dc_fu_1538_p34);

assign res_42_fu_1809_p3 = ((and_ln18_8_fu_1803_p2[0:0] == 1'b1) ? res_fu_1745_p1 : res_41_fu_1777_p3);

assign res_43_fu_1841_p3 = ((or_ln18_fu_1835_p2[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1212_ap_return : res_42_fu_1809_p3);

assign res_44_fu_1867_p3 = ((and_ln18_11_fu_1861_p2[0:0] == 1'b1) ? dc_fu_1538_p34 : res_43_fu_1841_p3);

assign res_fu_1745_p1 = p_Result_6_fu_1735_p4;

assign select_ln39_fu_1761_p3 = ((p_Result_s_fu_1611_p3[0:0] == 1'b1) ? xor_ln39_fu_1755_p2 : ymaggreater_fu_1749_p2);

assign tmp_fu_1386_p3 = ap_sig_allocacmp_i[32'd15];

assign x_0_address0 = zext_ln268_1_fu_1437_p1;

assign x_0_address1 = zext_ln268_fu_1404_p1;

assign x_10_address0 = zext_ln268_1_reg_2567_pp0_iter11_reg;

assign x_10_address1 = zext_ln268_reg_2435_pp0_iter3_reg;

assign x_11_address0 = zext_ln268_1_reg_2567_pp0_iter12_reg;

assign x_11_address1 = zext_ln268_reg_2435_pp0_iter4_reg;

assign x_12_address0 = zext_ln268_1_reg_2567_pp0_iter12_reg;

assign x_12_address1 = zext_ln268_reg_2435_pp0_iter4_reg;

assign x_13_address0 = zext_ln268_1_reg_2567_pp0_iter13_reg;

assign x_13_address1 = zext_ln268_reg_2435_pp0_iter5_reg;

assign x_14_address0 = zext_ln268_1_reg_2567_pp0_iter13_reg;

assign x_14_address1 = zext_ln268_reg_2435_pp0_iter5_reg;

assign x_15_address0 = zext_ln268_1_reg_2567_pp0_iter13_reg;

assign x_15_address1 = zext_ln268_reg_2435_pp0_iter6_reg;

assign x_1_address0 = zext_ln268_1_reg_2567;

assign x_1_address1 = zext_ln268_fu_1404_p1;

assign x_2_address0 = zext_ln268_1_reg_2567;

assign x_2_address1 = zext_ln268_fu_1404_p1;

assign x_3_address0 = zext_ln268_1_reg_2567_pp0_iter8_reg;

assign x_3_address1 = zext_ln268_reg_2435;

assign x_4_address0 = zext_ln268_1_reg_2567_pp0_iter8_reg;

assign x_4_address1 = zext_ln268_reg_2435;

assign x_5_address0 = zext_ln268_1_reg_2567_pp0_iter9_reg;

assign x_5_address1 = zext_ln268_reg_2435_pp0_iter1_reg;

assign x_6_address0 = zext_ln268_1_reg_2567_pp0_iter9_reg;

assign x_6_address1 = zext_ln268_reg_2435_pp0_iter1_reg;

assign x_7_address0 = zext_ln268_1_reg_2567_pp0_iter10_reg;

assign x_7_address1 = zext_ln268_reg_2435_pp0_iter2_reg;

assign x_8_address0 = zext_ln268_1_reg_2567_pp0_iter10_reg;

assign x_8_address1 = zext_ln268_reg_2435_pp0_iter2_reg;

assign x_9_address0 = zext_ln268_1_reg_2567_pp0_iter11_reg;

assign x_9_address1 = zext_ln268_reg_2435_pp0_iter3_reg;

assign x_fp_exp_V_fu_1619_p4 = {{data_V_fu_1607_p1[30:23]}};

assign x_fp_sig_V_fu_1629_p1 = data_V_fu_1607_p1[22:0];

assign xor_ln18_2_fu_1855_p2 = (or_ln18_2_fu_1849_p2 ^ 1'd1);

assign xor_ln18_fu_1823_p2 = (1'd1 ^ and_ln18_9_fu_1817_p2);

assign xor_ln25_fu_1791_p2 = (1'd1 ^ and_ln25_2_fu_1785_p2);

assign xor_ln39_fu_1755_p2 = (ymaggreater_fu_1749_p2 ^ 1'd1);

assign y_fp_exp_V_fu_1645_p4 = {{data_V_2_fu_1633_p1[30:23]}};

assign y_fp_sig_V_fu_1655_p1 = data_V_2_fu_1633_p1[22:0];

assign ymaggreater_2_fu_1769_p3 = ((p_Result_4_fu_1637_p3[0:0] == 1'b1) ? select_ln39_fu_1761_p3 : ymaggreater_fu_1749_p2);

assign ymaggreater_fu_1749_p2 = (($signed(data_V_fu_1607_p1) < $signed(data_V_2_fu_1633_p1)) ? 1'b1 : 1'b0);

assign zext_ln268_1_fu_1437_p1 = or_ln268_fu_1432_p2;

assign zext_ln268_fu_1404_p1 = lshr_ln_fu_1394_p4;

always @ (posedge ap_clk) begin
    zext_ln268_reg_2435[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_reg_2435_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567[0] <= 1'b1;
    zext_ln268_1_reg_2567[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter8_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter8_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter9_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter9_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter10_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter10_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter11_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter11_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter12_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter12_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln268_1_reg_2567_pp0_iter13_reg[0] <= 1'b1;
    zext_ln268_1_reg_2567_pp0_iter13_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks
