xilinx rtfpga
INFO: [Synth 8-4471] merging register 'pre_shift_reg[1:0]' into 'pre_shift_reg[1:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v:687]
INFO: [Synth 8-4471] merging register 'fill_reg[3:0]' into 'fill_reg[3:0]' [C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_rxgears.v:124]
