/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_MME_QM_ARC_DUP_ENG_REGS_H_
#define ASIC_REG_DCORE1_MME_QM_ARC_DUP_ENG_REGS_H_

/*
 *****************************************
 *   DCORE1_MME_QM_ARC_DUP_ENG
 *   (Prototype: ARC_DUP_ENG)
 *****************************************
 */

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_0 0x42C9000

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_1 0x42C9004

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_2 0x42C9008

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_3 0x42C900C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_4 0x42C9010

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_5 0x42C9014

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_6 0x42C9018

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_7 0x42C901C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_8 0x42C9020

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_9 0x42C9024

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_10 0x42C9028

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_11 0x42C902C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_12 0x42C9030

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_13 0x42C9034

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_14 0x42C9038

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_15 0x42C903C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_16 0x42C9040

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_17 0x42C9044

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_18 0x42C9048

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_19 0x42C904C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_20 0x42C9050

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_21 0x42C9054

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_22 0x42C9058

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_23 0x42C905C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_24 0x42C9060

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_0 0x42C9064

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_1 0x42C9068

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_2 0x42C906C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_3 0x42C9070

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_0 0x42C9074

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_1 0x42C9078

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_2 0x42C907C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_3 0x42C9080

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_4 0x42C9084

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_5 0x42C9088

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_6 0x42C908C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_7 0x42C9090

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_8 0x42C9094

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_9 0x42C9098

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_10 0x42C909C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_11 0x42C90A0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_12 0x42C90A4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_13 0x42C90A8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_14 0x42C90AC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_15 0x42C90B0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_16 0x42C90B4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_17 0x42C90B8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_18 0x42C90BC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_19 0x42C90C0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_20 0x42C90C4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_21 0x42C90C8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_22 0x42C90CC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_23 0x42C90D0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_0 0x42C90D4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_1 0x42C90D8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_2 0x42C90DC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_3 0x42C90E0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_4 0x42C90E4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_5 0x42C90E8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_6 0x42C90EC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_7 0x42C90F0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_ADDR_0 0x42C90F4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_ADDR_1 0x42C90F8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_ADDR_0 0x42C90FC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_ADDR_1 0x42C9100

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_0 0x42C9104

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_1 0x42C9108

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_2 0x42C910C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_3 0x42C9110

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_4 0x42C9114

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_5 0x42C9118

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_6 0x42C911C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_7 0x42C9120

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_8 0x42C9124

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_9 0x42C9128

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_10 0x42C912C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_11 0x42C9130

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_12 0x42C9134

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_13 0x42C9138

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_14 0x42C913C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_15 0x42C9140

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_MASK 0x42C9200

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_MASK 0x42C9204

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_MASK 0x42C9208

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_MASK 0x42C920C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_MASK 0x42C9210

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_MASK 0x42C9214

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_0 0x42C9218

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_1 0x42C921C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_2 0x42C9220

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_3 0x42C9224

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_4 0x42C9228

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_5 0x42C922C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_6 0x42C9230

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_7 0x42C9234

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_0 0x42C9238

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_1 0x42C923C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_2 0x42C9240

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_3 0x42C9244

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_4 0x42C9248

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_5 0x42C924C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_6 0x42C9250

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_7 0x42C9254

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_8 0x42C9258

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_9 0x42C925C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_10 0x42C9260

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_11 0x42C9264

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_12 0x42C9268

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_13 0x42C926C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_0 0x42C9288

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_1 0x42C928C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_2 0x42C9290

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_3 0x42C9294

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_4 0x42C9298

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_5 0x42C929C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_0 0x42C92A0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_1 0x42C92A4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_2 0x42C92A8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_3 0x42C92AC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_4 0x42C92B0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_5 0x42C92B4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_0 0x42C92B8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_1 0x42C92BC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_2 0x42C92C0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_3 0x42C92C4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_4 0x42C92C8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_5 0x42C92CC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GENERAL_CFG 0x42C92D0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_BP_CFG 0x42C92D4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_0 0x42C92D8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_1 0x42C92DC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_2 0x42C92E0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_3 0x42C92E4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_4 0x42C92E8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_5 0x42C92EC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_6 0x42C92F0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_7 0x42C92F4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_8 0x42C92F8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_9 0x42C92FC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_10 0x42C9300

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_11 0x42C9304

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_12 0x42C9308

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_13 0x42C930C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_0 0x42C94A0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_1 0x42C94A4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_2 0x42C94A8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_DBG_STS 0x42C94AC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_DUP_DBG_OUT_RQ_CNT 0x42C94B0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_0 0x42C94B4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_1 0x42C94B8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_2 0x42C94BC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_3 0x42C94C0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_4 0x42C94C4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_5 0x42C94C8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_6 0x42C94CC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_7 0x42C94D0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_8 0x42C94D4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_9 0x42C94D8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_10 0x42C94DC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_11 0x42C94E0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_12 0x42C94E4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_13 0x42C94E8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_14 0x42C94EC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_15 0x42C94F0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_16 0x42C94F4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_17 0x42C94F8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_18 0x42C94FC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_19 0x42C9500

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_20 0x42C9504

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_21 0x42C9508

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_22 0x42C950C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_23 0x42C9510

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_24 0x42C9514

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_25 0x42C9518

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_26 0x42C951C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_27 0x42C9520

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_28 0x42C9524

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_29 0x42C9528

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_30 0x42C952C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_31 0x42C9530

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_32 0x42C9534

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_33 0x42C9538

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_34 0x42C953C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_35 0x42C9540

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_36 0x42C9544

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_37 0x42C9548

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_38 0x42C954C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_39 0x42C9550

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_40 0x42C9554

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_41 0x42C9558

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_42 0x42C955C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_43 0x42C9560

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_44 0x42C9564

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_45 0x42C9568

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_46 0x42C956C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_47 0x42C9570

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_48 0x42C9574

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_49 0x42C9578

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_50 0x42C957C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_51 0x42C9580

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_52 0x42C9584

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_53 0x42C9588

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_54 0x42C958C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_55 0x42C9590

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_56 0x42C9594

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_57 0x42C9598

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_58 0x42C959C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_59 0x42C95A0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_60 0x42C95A4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_61 0x42C95A8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_62 0x42C95AC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_63 0x42C95B0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_0 0x42C95B4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_1 0x42C95B8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_2 0x42C95BC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_3 0x42C95C0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_4 0x42C95C4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_5 0x42C95C8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_6 0x42C95CC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_7 0x42C95D0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_8 0x42C95D4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_9 0x42C95D8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_10 0x42C95DC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_11 0x42C95E0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_12 0x42C95E4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_13 0x42C95E8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_14 0x42C95EC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_15 0x42C95F0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_16 0x42C95F4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_17 0x42C95F8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_18 0x42C95FC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_19 0x42C9600

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_20 0x42C9604

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_21 0x42C9608

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_22 0x42C960C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_23 0x42C9610

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_24 0x42C9614

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_25 0x42C9618

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_26 0x42C961C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_27 0x42C9620

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_28 0x42C9624

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_29 0x42C9628

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_30 0x42C962C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_31 0x42C9630

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_32 0x42C9634

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_33 0x42C9638

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_34 0x42C963C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_35 0x42C9640

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_36 0x42C9644

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_37 0x42C9648

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_38 0x42C964C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_39 0x42C9650

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_40 0x42C9654

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_41 0x42C9658

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_42 0x42C965C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_43 0x42C9660

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_44 0x42C9664

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_45 0x42C9668

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_46 0x42C966C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_47 0x42C9670

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_48 0x42C9674

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_49 0x42C9678

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_50 0x42C967C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_51 0x42C9680

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_52 0x42C9684

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_53 0x42C9688

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_54 0x42C968C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_55 0x42C9690

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_56 0x42C9694

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_57 0x42C9698

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_58 0x42C969C

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_59 0x42C96A0

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_60 0x42C96A4

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_61 0x42C96A8

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_62 0x42C96AC

#define mmDCORE1_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_63 0x42C96B0

#endif /* ASIC_REG_DCORE1_MME_QM_ARC_DUP_ENG_REGS_H_ */
