;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #490
	SUB @121, 106
	ADD 102, @0
	JMP @12, #202
	SUB 402, @0
	SUB 402, @0
	SUB 402, @0
	SPL @300, 90
	JMZ 210, 960
	SPL @121, 106
	SUB 16, @72
	JMN @121, 106
	SUB -207, <-120
	ADD <276, @0
	MOV 431, -107
	SLT -761, 6
	MOV -1, <-49
	JMP -1, @-49
	CMP @-127, 100
	ADD <276, @0
	SUB 401, -107
	SPL -0, #4
	SUB #0, -40
	SPL 12, 2
	SLT <276, @0
	SUB 16, @72
	SUB 201, 120
	SUB @-1, 0
	SPL @121, 106
	SUB @-127, 100
	ADD #270, <1
	ADD #270, <1
	SUB 20, @12
	SUB <0, @2
	SUB 16, @72
	ADD #270, <0
	SPL <101, @-201
	SUB 20, @12
	MOV -1, <-49
	SPL @121, 106
	SUB @12, -707
	SPL @121, 106
	SUB -207, <-120
	SUB 167, <-720
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
