{
	"about": "https://jvndb.jvn.jp/ja/contents/2019/JVNDB-2019-013409.html",
	"title": "Intel(R) FPGA SDK for OpenCL(TM) Pro Edition における例外的な状態のチェックに関する脆弱性",
	"link": "https://jvndb.jvn.jp/ja/contents/2019/JVNDB-2019-013409.html",
	"description": "Intel(R) FPGA SDK for OpenCL(TM) Pro Edition には、例外的な状態のチェックに関する脆弱性が存在します。",
	"identifier": "JVNDB-2019-013409",
	"references": [
		{
			"text": "https://jvn.jp/vu/JVNVU93632155/",
			"source": "JVN",
			"id": "JVNVU#93632155"
		},
		{
			"text": "https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2019-11165",
			"source": "CVE",
			"id": "CVE-2019-11165"
		},
		{
			"text": "https://nvd.nist.gov/vuln/detail/CVE-2019-11165",
			"source": "NVD",
			"id": "CVE-2019-11165"
		},
		{
			"text": "https://cwe.mitre.org/data/definitions/754.html",
			"id": "CWE-754",
			"title": "例外的な状態における不適切なチェック(CWE-754)"
		}
	],
	"cpe": [
		{
			"text": "cpe:/a:intel:field_programmable_gate_array_software_development_kit_for_opencl",
			"version": "2.2",
			"vendor": "インテル",
			"product": "FPGA SDK for OpenCL"
		}
	],
	"cvss": [
		{
			"version": "2.0",
			"score": "2.1",
			"type": "Base",
			"severity": "Low",
			"vector": "AV:L/AC:L/Au:N/C:N/I:N/A:P"
		},
		{
			"version": "3.0",
			"score": "5.5",
			"type": "Base",
			"severity": "Medium",
			"vector": "CVSS:3.0/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H"
		}
	],
	"date": "2019-12-27T17:34+09:00",
	"issued": "2019-12-27T17:34+09:00",
	"modified": "2019-12-27T17:34+09:00"
}
