#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 11 23:08:12 2021
# Process ID: 12944
# Current directory: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent416 C:\Users\Bklolo\Desktop\Senior_Proj\FPGA\Vivado_Project\FPGA_Project\FPGA_Project.xpr
# Log file: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/vivado.log
# Journal file: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 994.340 ; gain = 356.793
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Wed Aug 11 23:11:10 2021] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Wed Aug 11 23:11:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 11 23:26:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Wed Aug 11 23:26:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2386.012 ; gain = 1238.383
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
import_files -norecurse C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/test_top.vhd w ]
add_files C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/test_top.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/imports/constraints/Constraints.xdc]
file mkdir C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new
close [ open C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc w ]
add_files -fileset constrs_1 C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc
set_property top test_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Thu Aug 12 00:04:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2603.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
Finished Parsing XDC File [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2839.992 ; gain = 391.953
set_property package_pin "" [get_ports [list  iClk]]
set_property package_pin "" [get_ports [list  iRs]]
set_property package_pin "" [get_ports [list  iClk]]
place_ports iClk K17
place_ports iRs V12
place_ports oGPIO M14
place_ports oRs W16
set_property IOSTANDARD LVCMOS18 [get_ports [list iClk]]
set_property IOSTANDARD LVCMOS25 [get_ports [list iClk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list iClk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list iRs]]
set_property IOSTANDARD LVCMOS18 [get_ports [list oGPIO]]
set_property IOSTANDARD LVCMOS18 [get_ports [list oRs]]
set_property IOSTANDARD LVCMOS25 [get_ports [list iClk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list iClk]]
set_property target_constrs_file C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.516 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3337.750 ; gain = 17.234
[Thu Aug 12 00:12:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 12 00:14:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3337.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
set_property is_enabled true [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/imports/constraints/Constraints.xdc]
set_property top zybo_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:18:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:18:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3493.000 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:31:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:31:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3656.250 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:40:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:40:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Thu Aug 12 00:44:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs synth_1
[Thu Aug 12 00:46:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:46:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:46:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4301.984 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:51:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:51:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:58:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:58:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 00:59:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 00:59:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4315.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 01:04:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 01:04:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 01:07:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 01:07:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Aug 12 01:16:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/zybo_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top test_top [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/imports/constraints/Constraints.xdc]
set_property is_enabled true [get_files  C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Aug 12 01:21:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/runme.log
[Thu Aug 12 01:21:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4316.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B04B61A
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/impl_1/test_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B04B61A
