$date
	Sun Jan 15 14:02:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_tb $end
$var wire 32 ! y [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 32 $ c [31:0] $end
$var reg 32 % d [31:0] $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 32 ( a [31:0] $end
$var wire 32 ) b [31:0] $end
$var wire 32 * c [31:0] $end
$var wire 32 + d [31:0] $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 32 , y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 ,
b1000000000000 +
b100000000 *
b10000 )
b1 (
0'
0&
b1000000000000 %
b100000000 $
b10000 #
b1 "
b1 !
$end
#1
b1000000000000 !
b1000000000000 ,
1&
#2
b10000 !
b10000 ,
0&
1'
#3
b100000000 !
b100000000 ,
1&
#4
