[options]
mode bmc
expect fail

[engines]
btor btormc

[script]
read_verilog -sv test.sv
prep -top test

[file test.sv]
module test(input foo);
always @* assert(foo);
always @* assert(!foo);
endmodule
