<profile>

<section name = "Vivado HLS Report for 'axiStreamGate'" level="0">
<item name = "Date">Thu May  3 09:57:14 2018
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">axiStreamGate</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flva1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.00</item>
<item name = "Clock uncertainty (ns)">0.62</item>
<item name = "Estimated clock period (ns)">2.14</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, inf, no</column>
<column name=" + Loop 1.1">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 64</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 106, 168</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 138</column>
<column name="Register">-, -, 167, -</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="axiStreamGate_AXILiteS_s_axi_U">axiStreamGate_AXILiteS_s_axi, 0, 0, 106, 168</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_283">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="packetOut_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_nbreadreq_fu_66_p5">and, 0, 0, 2, 1, 0</column>
<column name="packetOut_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="packetOut_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="packetOut_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_fu_102_p2">icmp, 0, 0, 20, 32, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="packetIn_TDATA_blk_n">9, 2, 1, 2</column>
<column name="packetOut_TDATA_blk_n">9, 2, 1, 2</column>
<column name="packetOut_V_data_V_1_data_out">9, 2, 64, 128</column>
<column name="packetOut_V_data_V_1_state">15, 3, 2, 6</column>
<column name="packetOut_V_keep_V_1_data_out">9, 2, 8, 16</column>
<column name="packetOut_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="packetOut_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="packetOut_V_last_V_1_state">15, 3, 2, 6</column>
<column name="programSafe">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_ioackin_programSafe_dummy_ack">1, 0, 1, 0</column>
<column name="packetOut_V_data_V_1_payload_A">64, 0, 64, 0</column>
<column name="packetOut_V_data_V_1_payload_B">64, 0, 64, 0</column>
<column name="packetOut_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="packetOut_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="packetOut_V_data_V_1_state">2, 0, 2, 0</column>
<column name="packetOut_V_keep_V_1_payload_A">8, 0, 8, 0</column>
<column name="packetOut_V_keep_V_1_payload_B">8, 0, 8, 0</column>
<column name="packetOut_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="packetOut_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="packetOut_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="packetOut_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="packetOut_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="packetOut_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="packetOut_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="packetOut_V_last_V_1_state">2, 0, 2, 0</column>
<column name="tmp_1_reg_127">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_136">1, 0, 1, 0</column>
<column name="tmp_reg_123">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, axiStreamGate, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, axiStreamGate, return value</column>
<column name="packetIn_TDATA">in, 64, axis, packetIn_V_data_V, pointer</column>
<column name="packetIn_TVALID">in, 1, axis, packetIn_V_keep_V, pointer</column>
<column name="packetIn_TREADY">out, 1, axis, packetIn_V_keep_V, pointer</column>
<column name="packetIn_TKEEP">in, 8, axis, packetIn_V_keep_V, pointer</column>
<column name="packetIn_TLAST">in, 1, axis, packetIn_V_last_V, pointer</column>
<column name="packetOut_TDATA">out, 64, axis, packetOut_V_data_V, pointer</column>
<column name="packetOut_TVALID">out, 1, axis, packetOut_V_keep_V, pointer</column>
<column name="packetOut_TREADY">in, 1, axis, packetOut_V_keep_V, pointer</column>
<column name="packetOut_TKEEP">out, 8, axis, packetOut_V_keep_V, pointer</column>
<column name="packetOut_TLAST">out, 1, axis, packetOut_V_last_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.14</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'programming_read', ../hlsSources/srcs/axiStreamGate.cpp:29">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;programming&apos;, -, -, -, -, -</column>
<column name="'tmp', ../hlsSources/srcs/axiStreamGate.cpp:29">icmp, 1.14, 2.14, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
