# ==============================================================
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
# ==============================================================
package require math::bignum
set SupportDataType 0

proc glob-r {{dir .}} {
    # {{{
    set res {}
    foreach i [lsort [glob -nocomplain -dir $dir *]] {
        if {[file type $i]=="directory"} {
            eval lappend  res [glob-r $i]
        } else {
            lappend res $i
        }
    }
    set res
    # }}}
}


proc sort_file_names {files {top_name {}}} {
    if { [llength $files] < 2 } {
        return $files
    }
    set files [lsort -dictionary $files]
    if { $top_name eq "" } {
        return $files
    }
    set top_file ""
    set res {}
    foreach f $files {
        if { [file tail $f] eq $top_name } {
            if { $top_file ne "" } {
                error "Found multiple $top_name files"
            }
            set top_file $f
        } else {
            lappend res $f
        }
    }
    if { $top_file ne "" } {
        lappend res $top_file
    }
    return $res
}
    

## IP Info
set Vendor      "xilinx.com"
set Library     "hls"
set IPName      "LeNetMatmul"
set Version     "1.0"
set DisplayName "Lenetmatmul"
set Revision    "2008070410"
set Description "An IP generated by Vivado HLS"
set Device      "zynq"
set AutoFamily  ""
set Taxonomy    "/VIVADO_HLS_IP"
set target_part "xc7z020-clg400-1"
set target_lang "verilog"
set has_xpm_memory "0"
set sdx_kernel_name "LeNetMatmul"
set sdx_kernel_type ""
set sdx_kernel_files {}
set enable_xo_gen 0
set sdaccel_dir [file join [pwd] .. kernel]
set solution_dir "C:/Users/aranz/FPGA/Matmul_2/Matmul_2/solution1"
set debug_dir [file join $solution_dir .debug]
set xo_hls_files_dir ""
set hdl_module_list {LeNetMatmul_AXILiteS_s_axi
LeNetMatmul
}
set kernel_xo ""

## Variables
set Top "LeNetMatmul"
set TopNoPrefix "LeNetMatmul"
set VhdlFiles [sort_file_names [glob -nocomplain hdl/vhdl/*] ${Top}.vhd]
set VerilogFiles [sort_file_names [glob -nocomplain hdl/verilog/*] ${Top}.v]
set SWDriverFiles [sort_file_names [glob-r drivers]]
set SubcoreFiles [sort_file_names [glob -nocomplain subcore/*]]
set DocumentFiles [sort_file_names [glob -nocomplain doc/*]]
set BDFiles [sort_file_names [glob -nocomplain bd/*]]
set ConstraintFiles [sort_file_names [glob -nocomplain constraints/*]]
set MiscFiles [sort_file_names [glob -nocomplain misc/*]]
set Interfaces {
    s_axi_AXILiteS {
        type "axi4lite"
        mode "slave"
        port_prefix "s_axi_AXILiteS"
        param_prefix "C_S_AXI_AXILITES"
        addr_bits "17"
        port_width "AWADDR 17 WDATA 32 WSTRB 4 ARADDR 17 RDATA 32"
        registers {{0x1a000 filter_0 W 0x0 "Data signal of filter_0" {{0 32 filter_0 W 0 "Bit 31 to 0 Data signal of filter_0"}}} {0x1a008 filter_1 W 0x0 "Data signal of filter_1" {{0 32 filter_1 W 0 "Bit 31 to 0 Data signal of filter_1"}}} {0x1a010 filter_2 W 0x0 "Data signal of filter_2" {{0 32 filter_2 W 0 "Bit 31 to 0 Data signal of filter_2"}}} {0x1a018 filter_3 W 0x0 "Data signal of filter_3" {{0 32 filter_3 W 0 "Bit 31 to 0 Data signal of filter_3"}}} {0x1a020 filter_4 W 0x0 "Data signal of filter_4" {{0 32 filter_4 W 0 "Bit 31 to 0 Data signal of filter_4"}}} {0x1a028 filter_5 W 0x0 "Data signal of filter_5" {{0 32 filter_5 W 0 "Bit 31 to 0 Data signal of filter_5"}}} {0x1a030 filter_6 W 0x0 "Data signal of filter_6" {{0 32 filter_6 W 0 "Bit 31 to 0 Data signal of filter_6"}}} {0x1a038 filter_7 W 0x0 "Data signal of filter_7" {{0 32 filter_7 W 0 "Bit 31 to 0 Data signal of filter_7"}}} {0x1a040 filter_8 W 0x0 "Data signal of filter_8" {{0 32 filter_8 W 0 "Bit 31 to 0 Data signal of filter_8"}}} {0x1a048 filter_9 W 0x0 "Data signal of filter_9" {{0 32 filter_9 W 0 "Bit 31 to 0 Data signal of filter_9"}}} {0x1a050 filter_10 W 0x0 "Data signal of filter_10" {{0 32 filter_10 W 0 "Bit 31 to 0 Data signal of filter_10"}}} {0x1a058 filter_11 W 0x0 "Data signal of filter_11" {{0 32 filter_11 W 0 "Bit 31 to 0 Data signal of filter_11"}}} {0x1a060 filter_12 W 0x0 "Data signal of filter_12" {{0 32 filter_12 W 0 "Bit 31 to 0 Data signal of filter_12"}}} {0x1a068 filter_13 W 0x0 "Data signal of filter_13" {{0 32 filter_13 W 0 "Bit 31 to 0 Data signal of filter_13"}}} {0x1a070 filter_14 W 0x0 "Data signal of filter_14" {{0 32 filter_14 W 0 "Bit 31 to 0 Data signal of filter_14"}}} {0x1a078 filter_15 W 0x0 "Data signal of filter_15" {{0 32 filter_15 W 0 "Bit 31 to 0 Data signal of filter_15"}}} {0x1a080 filter_16 W 0x0 "Data signal of filter_16" {{0 32 filter_16 W 0 "Bit 31 to 0 Data signal of filter_16"}}} {0x1a088 filter_17 W 0x0 "Data signal of filter_17" {{0 32 filter_17 W 0 "Bit 31 to 0 Data signal of filter_17"}}} {0x1a090 filter_18 W 0x0 "Data signal of filter_18" {{0 32 filter_18 W 0 "Bit 31 to 0 Data signal of filter_18"}}} {0x1a098 filter_19 W 0x0 "Data signal of filter_19" {{0 32 filter_19 W 0 "Bit 31 to 0 Data signal of filter_19"}}} {0x1a0a0 filter_20 W 0x0 "Data signal of filter_20" {{0 32 filter_20 W 0 "Bit 31 to 0 Data signal of filter_20"}}} {0x1a0a8 filter_21 W 0x0 "Data signal of filter_21" {{0 32 filter_21 W 0 "Bit 31 to 0 Data signal of filter_21"}}} {0x1a0b0 filter_22 W 0x0 "Data signal of filter_22" {{0 32 filter_22 W 0 "Bit 31 to 0 Data signal of filter_22"}}} {0x1a0b8 filter_23 W 0x0 "Data signal of filter_23" {{0 32 filter_23 W 0 "Bit 31 to 0 Data signal of filter_23"}}} {0x1a0c0 filter_24 W 0x0 "Data signal of filter_24" {{0 32 filter_24 W 0 "Bit 31 to 0 Data signal of filter_24"}}} {0x1a0c8 result_0 R 0x0 "Data signal of result_0" {{0 32 result_0 R 0 "Bit 31 to 0 Data signal of result_0"}}} {0x1a0cc result_0_ctrl R 0x0 "Control signal of result_0" {{0 1 result_0_ap_vld R 0 "Control signal result_0_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0d0 result_1 R 0x0 "Data signal of result_1" {{0 32 result_1 R 0 "Bit 31 to 0 Data signal of result_1"}}} {0x1a0d4 result_1_ctrl R 0x0 "Control signal of result_1" {{0 1 result_1_ap_vld R 0 "Control signal result_1_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0d8 result_2 R 0x0 "Data signal of result_2" {{0 32 result_2 R 0 "Bit 31 to 0 Data signal of result_2"}}} {0x1a0dc result_2_ctrl R 0x0 "Control signal of result_2" {{0 1 result_2_ap_vld R 0 "Control signal result_2_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0e0 result_3 R 0x0 "Data signal of result_3" {{0 32 result_3 R 0 "Bit 31 to 0 Data signal of result_3"}}} {0x1a0e4 result_3_ctrl R 0x0 "Control signal of result_3" {{0 1 result_3_ap_vld R 0 "Control signal result_3_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0e8 result_4 R 0x0 "Data signal of result_4" {{0 32 result_4 R 0 "Bit 31 to 0 Data signal of result_4"}}} {0x1a0ec result_4_ctrl R 0x0 "Control signal of result_4" {{0 1 result_4_ap_vld R 0 "Control signal result_4_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0f0 result_5 R 0x0 "Data signal of result_5" {{0 32 result_5 R 0 "Bit 31 to 0 Data signal of result_5"}}} {0x1a0f4 result_5_ctrl R 0x0 "Control signal of result_5" {{0 1 result_5_ap_vld R 0 "Control signal result_5_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a0f8 result_6 R 0x0 "Data signal of result_6" {{0 32 result_6 R 0 "Bit 31 to 0 Data signal of result_6"}}} {0x1a0fc result_6_ctrl R 0x0 "Control signal of result_6" {{0 1 result_6_ap_vld R 0 "Control signal result_6_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a100 result_7 R 0x0 "Data signal of result_7" {{0 32 result_7 R 0 "Bit 31 to 0 Data signal of result_7"}}} {0x1a104 result_7_ctrl R 0x0 "Control signal of result_7" {{0 1 result_7_ap_vld R 0 "Control signal result_7_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a108 result_8 R 0x0 "Data signal of result_8" {{0 32 result_8 R 0 "Bit 31 to 0 Data signal of result_8"}}} {0x1a10c result_8_ctrl R 0x0 "Control signal of result_8" {{0 1 result_8_ap_vld R 0 "Control signal result_8_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a110 result_9 R 0x0 "Data signal of result_9" {{0 32 result_9 R 0 "Bit 31 to 0 Data signal of result_9"}}} {0x1a114 result_9_ctrl R 0x0 "Control signal of result_9" {{0 1 result_9_ap_vld R 0 "Control signal result_9_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a118 result_10 R 0x0 "Data signal of result_10" {{0 32 result_10 R 0 "Bit 31 to 0 Data signal of result_10"}}} {0x1a11c result_10_ctrl R 0x0 "Control signal of result_10" {{0 1 result_10_ap_vld R 0 "Control signal result_10_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a120 result_11 R 0x0 "Data signal of result_11" {{0 32 result_11 R 0 "Bit 31 to 0 Data signal of result_11"}}} {0x1a124 result_11_ctrl R 0x0 "Control signal of result_11" {{0 1 result_11_ap_vld R 0 "Control signal result_11_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a128 result_12 R 0x0 "Data signal of result_12" {{0 32 result_12 R 0 "Bit 31 to 0 Data signal of result_12"}}} {0x1a12c result_12_ctrl R 0x0 "Control signal of result_12" {{0 1 result_12_ap_vld R 0 "Control signal result_12_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a130 result_13 R 0x0 "Data signal of result_13" {{0 32 result_13 R 0 "Bit 31 to 0 Data signal of result_13"}}} {0x1a134 result_13_ctrl R 0x0 "Control signal of result_13" {{0 1 result_13_ap_vld R 0 "Control signal result_13_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a138 result_14 R 0x0 "Data signal of result_14" {{0 32 result_14 R 0 "Bit 31 to 0 Data signal of result_14"}}} {0x1a13c result_14_ctrl R 0x0 "Control signal of result_14" {{0 1 result_14_ap_vld R 0 "Control signal result_14_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a140 result_15 R 0x0 "Data signal of result_15" {{0 32 result_15 R 0 "Bit 31 to 0 Data signal of result_15"}}} {0x1a144 result_15_ctrl R 0x0 "Control signal of result_15" {{0 1 result_15_ap_vld R 0 "Control signal result_15_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a148 result_16 R 0x0 "Data signal of result_16" {{0 32 result_16 R 0 "Bit 31 to 0 Data signal of result_16"}}} {0x1a14c result_16_ctrl R 0x0 "Control signal of result_16" {{0 1 result_16_ap_vld R 0 "Control signal result_16_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a150 result_17 R 0x0 "Data signal of result_17" {{0 32 result_17 R 0 "Bit 31 to 0 Data signal of result_17"}}} {0x1a154 result_17_ctrl R 0x0 "Control signal of result_17" {{0 1 result_17_ap_vld R 0 "Control signal result_17_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a158 result_18 R 0x0 "Data signal of result_18" {{0 32 result_18 R 0 "Bit 31 to 0 Data signal of result_18"}}} {0x1a15c result_18_ctrl R 0x0 "Control signal of result_18" {{0 1 result_18_ap_vld R 0 "Control signal result_18_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a160 result_19 R 0x0 "Data signal of result_19" {{0 32 result_19 R 0 "Bit 31 to 0 Data signal of result_19"}}} {0x1a164 result_19_ctrl R 0x0 "Control signal of result_19" {{0 1 result_19_ap_vld R 0 "Control signal result_19_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a168 result_20 R 0x0 "Data signal of result_20" {{0 32 result_20 R 0 "Bit 31 to 0 Data signal of result_20"}}} {0x1a16c result_20_ctrl R 0x0 "Control signal of result_20" {{0 1 result_20_ap_vld R 0 "Control signal result_20_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a170 result_21 R 0x0 "Data signal of result_21" {{0 32 result_21 R 0 "Bit 31 to 0 Data signal of result_21"}}} {0x1a174 result_21_ctrl R 0x0 "Control signal of result_21" {{0 1 result_21_ap_vld R 0 "Control signal result_21_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a178 result_22 R 0x0 "Data signal of result_22" {{0 32 result_22 R 0 "Bit 31 to 0 Data signal of result_22"}}} {0x1a17c result_22_ctrl R 0x0 "Control signal of result_22" {{0 1 result_22_ap_vld R 0 "Control signal result_22_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a180 result_23 R 0x0 "Data signal of result_23" {{0 32 result_23 R 0 "Bit 31 to 0 Data signal of result_23"}}} {0x1a184 result_23_ctrl R 0x0 "Control signal of result_23" {{0 1 result_23_ap_vld R 0 "Control signal result_23_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a188 result_24 R 0x0 "Data signal of result_24" {{0 32 result_24 R 0 "Bit 31 to 0 Data signal of result_24"}}} {0x1a18c result_24_ctrl R 0x0 "Control signal of result_24" {{0 1 result_24_ap_vld R 0 "Control signal result_24_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a190 result_25 R 0x0 "Data signal of result_25" {{0 32 result_25 R 0 "Bit 31 to 0 Data signal of result_25"}}} {0x1a194 result_25_ctrl R 0x0 "Control signal of result_25" {{0 1 result_25_ap_vld R 0 "Control signal result_25_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a198 result_26 R 0x0 "Data signal of result_26" {{0 32 result_26 R 0 "Bit 31 to 0 Data signal of result_26"}}} {0x1a19c result_26_ctrl R 0x0 "Control signal of result_26" {{0 1 result_26_ap_vld R 0 "Control signal result_26_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1a0 result_27 R 0x0 "Data signal of result_27" {{0 32 result_27 R 0 "Bit 31 to 0 Data signal of result_27"}}} {0x1a1a4 result_27_ctrl R 0x0 "Control signal of result_27" {{0 1 result_27_ap_vld R 0 "Control signal result_27_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1a8 result_28 R 0x0 "Data signal of result_28" {{0 32 result_28 R 0 "Bit 31 to 0 Data signal of result_28"}}} {0x1a1ac result_28_ctrl R 0x0 "Control signal of result_28" {{0 1 result_28_ap_vld R 0 "Control signal result_28_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1b0 result_29 R 0x0 "Data signal of result_29" {{0 32 result_29 R 0 "Bit 31 to 0 Data signal of result_29"}}} {0x1a1b4 result_29_ctrl R 0x0 "Control signal of result_29" {{0 1 result_29_ap_vld R 0 "Control signal result_29_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1b8 result_30 R 0x0 "Data signal of result_30" {{0 32 result_30 R 0 "Bit 31 to 0 Data signal of result_30"}}} {0x1a1bc result_30_ctrl R 0x0 "Control signal of result_30" {{0 1 result_30_ap_vld R 0 "Control signal result_30_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1c0 result_31 R 0x0 "Data signal of result_31" {{0 32 result_31 R 0 "Bit 31 to 0 Data signal of result_31"}}} {0x1a1c4 result_31_ctrl R 0x0 "Control signal of result_31" {{0 1 result_31_ap_vld R 0 "Control signal result_31_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1c8 result_32 R 0x0 "Data signal of result_32" {{0 32 result_32 R 0 "Bit 31 to 0 Data signal of result_32"}}} {0x1a1cc result_32_ctrl R 0x0 "Control signal of result_32" {{0 1 result_32_ap_vld R 0 "Control signal result_32_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1d0 result_33 R 0x0 "Data signal of result_33" {{0 32 result_33 R 0 "Bit 31 to 0 Data signal of result_33"}}} {0x1a1d4 result_33_ctrl R 0x0 "Control signal of result_33" {{0 1 result_33_ap_vld R 0 "Control signal result_33_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1d8 result_34 R 0x0 "Data signal of result_34" {{0 32 result_34 R 0 "Bit 31 to 0 Data signal of result_34"}}} {0x1a1dc result_34_ctrl R 0x0 "Control signal of result_34" {{0 1 result_34_ap_vld R 0 "Control signal result_34_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1e0 result_35 R 0x0 "Data signal of result_35" {{0 32 result_35 R 0 "Bit 31 to 0 Data signal of result_35"}}} {0x1a1e4 result_35_ctrl R 0x0 "Control signal of result_35" {{0 1 result_35_ap_vld R 0 "Control signal result_35_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1e8 result_36 R 0x0 "Data signal of result_36" {{0 32 result_36 R 0 "Bit 31 to 0 Data signal of result_36"}}} {0x1a1ec result_36_ctrl R 0x0 "Control signal of result_36" {{0 1 result_36_ap_vld R 0 "Control signal result_36_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1f0 result_37 R 0x0 "Data signal of result_37" {{0 32 result_37 R 0 "Bit 31 to 0 Data signal of result_37"}}} {0x1a1f4 result_37_ctrl R 0x0 "Control signal of result_37" {{0 1 result_37_ap_vld R 0 "Control signal result_37_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a1f8 result_38 R 0x0 "Data signal of result_38" {{0 32 result_38 R 0 "Bit 31 to 0 Data signal of result_38"}}} {0x1a1fc result_38_ctrl R 0x0 "Control signal of result_38" {{0 1 result_38_ap_vld R 0 "Control signal result_38_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a200 result_39 R 0x0 "Data signal of result_39" {{0 32 result_39 R 0 "Bit 31 to 0 Data signal of result_39"}}} {0x1a204 result_39_ctrl R 0x0 "Control signal of result_39" {{0 1 result_39_ap_vld R 0 "Control signal result_39_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a208 result_40 R 0x0 "Data signal of result_40" {{0 32 result_40 R 0 "Bit 31 to 0 Data signal of result_40"}}} {0x1a20c result_40_ctrl R 0x0 "Control signal of result_40" {{0 1 result_40_ap_vld R 0 "Control signal result_40_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a210 result_41 R 0x0 "Data signal of result_41" {{0 32 result_41 R 0 "Bit 31 to 0 Data signal of result_41"}}} {0x1a214 result_41_ctrl R 0x0 "Control signal of result_41" {{0 1 result_41_ap_vld R 0 "Control signal result_41_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a218 result_42 R 0x0 "Data signal of result_42" {{0 32 result_42 R 0 "Bit 31 to 0 Data signal of result_42"}}} {0x1a21c result_42_ctrl R 0x0 "Control signal of result_42" {{0 1 result_42_ap_vld R 0 "Control signal result_42_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a220 result_43 R 0x0 "Data signal of result_43" {{0 32 result_43 R 0 "Bit 31 to 0 Data signal of result_43"}}} {0x1a224 result_43_ctrl R 0x0 "Control signal of result_43" {{0 1 result_43_ap_vld R 0 "Control signal result_43_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a228 result_44 R 0x0 "Data signal of result_44" {{0 32 result_44 R 0 "Bit 31 to 0 Data signal of result_44"}}} {0x1a22c result_44_ctrl R 0x0 "Control signal of result_44" {{0 1 result_44_ap_vld R 0 "Control signal result_44_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a230 result_45 R 0x0 "Data signal of result_45" {{0 32 result_45 R 0 "Bit 31 to 0 Data signal of result_45"}}} {0x1a234 result_45_ctrl R 0x0 "Control signal of result_45" {{0 1 result_45_ap_vld R 0 "Control signal result_45_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a238 result_46 R 0x0 "Data signal of result_46" {{0 32 result_46 R 0 "Bit 31 to 0 Data signal of result_46"}}} {0x1a23c result_46_ctrl R 0x0 "Control signal of result_46" {{0 1 result_46_ap_vld R 0 "Control signal result_46_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a240 result_47 R 0x0 "Data signal of result_47" {{0 32 result_47 R 0 "Bit 31 to 0 Data signal of result_47"}}} {0x1a244 result_47_ctrl R 0x0 "Control signal of result_47" {{0 1 result_47_ap_vld R 0 "Control signal result_47_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a248 result_48 R 0x0 "Data signal of result_48" {{0 32 result_48 R 0 "Bit 31 to 0 Data signal of result_48"}}} {0x1a24c result_48_ctrl R 0x0 "Control signal of result_48" {{0 1 result_48_ap_vld R 0 "Control signal result_48_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a250 result_49 R 0x0 "Data signal of result_49" {{0 32 result_49 R 0 "Bit 31 to 0 Data signal of result_49"}}} {0x1a254 result_49_ctrl R 0x0 "Control signal of result_49" {{0 1 result_49_ap_vld R 0 "Control signal result_49_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a258 result_50 R 0x0 "Data signal of result_50" {{0 32 result_50 R 0 "Bit 31 to 0 Data signal of result_50"}}} {0x1a25c result_50_ctrl R 0x0 "Control signal of result_50" {{0 1 result_50_ap_vld R 0 "Control signal result_50_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a260 result_51 R 0x0 "Data signal of result_51" {{0 32 result_51 R 0 "Bit 31 to 0 Data signal of result_51"}}} {0x1a264 result_51_ctrl R 0x0 "Control signal of result_51" {{0 1 result_51_ap_vld R 0 "Control signal result_51_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a268 result_52 R 0x0 "Data signal of result_52" {{0 32 result_52 R 0 "Bit 31 to 0 Data signal of result_52"}}} {0x1a26c result_52_ctrl R 0x0 "Control signal of result_52" {{0 1 result_52_ap_vld R 0 "Control signal result_52_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a270 result_53 R 0x0 "Data signal of result_53" {{0 32 result_53 R 0 "Bit 31 to 0 Data signal of result_53"}}} {0x1a274 result_53_ctrl R 0x0 "Control signal of result_53" {{0 1 result_53_ap_vld R 0 "Control signal result_53_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a278 result_54 R 0x0 "Data signal of result_54" {{0 32 result_54 R 0 "Bit 31 to 0 Data signal of result_54"}}} {0x1a27c result_54_ctrl R 0x0 "Control signal of result_54" {{0 1 result_54_ap_vld R 0 "Control signal result_54_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a280 result_55 R 0x0 "Data signal of result_55" {{0 32 result_55 R 0 "Bit 31 to 0 Data signal of result_55"}}} {0x1a284 result_55_ctrl R 0x0 "Control signal of result_55" {{0 1 result_55_ap_vld R 0 "Control signal result_55_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a288 result_56 R 0x0 "Data signal of result_56" {{0 32 result_56 R 0 "Bit 31 to 0 Data signal of result_56"}}} {0x1a28c result_56_ctrl R 0x0 "Control signal of result_56" {{0 1 result_56_ap_vld R 0 "Control signal result_56_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a290 result_57 R 0x0 "Data signal of result_57" {{0 32 result_57 R 0 "Bit 31 to 0 Data signal of result_57"}}} {0x1a294 result_57_ctrl R 0x0 "Control signal of result_57" {{0 1 result_57_ap_vld R 0 "Control signal result_57_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a298 result_58 R 0x0 "Data signal of result_58" {{0 32 result_58 R 0 "Bit 31 to 0 Data signal of result_58"}}} {0x1a29c result_58_ctrl R 0x0 "Control signal of result_58" {{0 1 result_58_ap_vld R 0 "Control signal result_58_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2a0 result_59 R 0x0 "Data signal of result_59" {{0 32 result_59 R 0 "Bit 31 to 0 Data signal of result_59"}}} {0x1a2a4 result_59_ctrl R 0x0 "Control signal of result_59" {{0 1 result_59_ap_vld R 0 "Control signal result_59_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2a8 result_60 R 0x0 "Data signal of result_60" {{0 32 result_60 R 0 "Bit 31 to 0 Data signal of result_60"}}} {0x1a2ac result_60_ctrl R 0x0 "Control signal of result_60" {{0 1 result_60_ap_vld R 0 "Control signal result_60_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2b0 result_61 R 0x0 "Data signal of result_61" {{0 32 result_61 R 0 "Bit 31 to 0 Data signal of result_61"}}} {0x1a2b4 result_61_ctrl R 0x0 "Control signal of result_61" {{0 1 result_61_ap_vld R 0 "Control signal result_61_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2b8 result_62 R 0x0 "Data signal of result_62" {{0 32 result_62 R 0 "Bit 31 to 0 Data signal of result_62"}}} {0x1a2bc result_62_ctrl R 0x0 "Control signal of result_62" {{0 1 result_62_ap_vld R 0 "Control signal result_62_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2c0 result_63 R 0x0 "Data signal of result_63" {{0 32 result_63 R 0 "Bit 31 to 0 Data signal of result_63"}}} {0x1a2c4 result_63_ctrl R 0x0 "Control signal of result_63" {{0 1 result_63_ap_vld R 0 "Control signal result_63_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2c8 result_64 R 0x0 "Data signal of result_64" {{0 32 result_64 R 0 "Bit 31 to 0 Data signal of result_64"}}} {0x1a2cc result_64_ctrl R 0x0 "Control signal of result_64" {{0 1 result_64_ap_vld R 0 "Control signal result_64_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2d0 result_65 R 0x0 "Data signal of result_65" {{0 32 result_65 R 0 "Bit 31 to 0 Data signal of result_65"}}} {0x1a2d4 result_65_ctrl R 0x0 "Control signal of result_65" {{0 1 result_65_ap_vld R 0 "Control signal result_65_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2d8 result_66 R 0x0 "Data signal of result_66" {{0 32 result_66 R 0 "Bit 31 to 0 Data signal of result_66"}}} {0x1a2dc result_66_ctrl R 0x0 "Control signal of result_66" {{0 1 result_66_ap_vld R 0 "Control signal result_66_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2e0 result_67 R 0x0 "Data signal of result_67" {{0 32 result_67 R 0 "Bit 31 to 0 Data signal of result_67"}}} {0x1a2e4 result_67_ctrl R 0x0 "Control signal of result_67" {{0 1 result_67_ap_vld R 0 "Control signal result_67_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2e8 result_68 R 0x0 "Data signal of result_68" {{0 32 result_68 R 0 "Bit 31 to 0 Data signal of result_68"}}} {0x1a2ec result_68_ctrl R 0x0 "Control signal of result_68" {{0 1 result_68_ap_vld R 0 "Control signal result_68_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2f0 result_69 R 0x0 "Data signal of result_69" {{0 32 result_69 R 0 "Bit 31 to 0 Data signal of result_69"}}} {0x1a2f4 result_69_ctrl R 0x0 "Control signal of result_69" {{0 1 result_69_ap_vld R 0 "Control signal result_69_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a2f8 result_70 R 0x0 "Data signal of result_70" {{0 32 result_70 R 0 "Bit 31 to 0 Data signal of result_70"}}} {0x1a2fc result_70_ctrl R 0x0 "Control signal of result_70" {{0 1 result_70_ap_vld R 0 "Control signal result_70_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a300 result_71 R 0x0 "Data signal of result_71" {{0 32 result_71 R 0 "Bit 31 to 0 Data signal of result_71"}}} {0x1a304 result_71_ctrl R 0x0 "Control signal of result_71" {{0 1 result_71_ap_vld R 0 "Control signal result_71_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a308 result_72 R 0x0 "Data signal of result_72" {{0 32 result_72 R 0 "Bit 31 to 0 Data signal of result_72"}}} {0x1a30c result_72_ctrl R 0x0 "Control signal of result_72" {{0 1 result_72_ap_vld R 0 "Control signal result_72_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a310 result_73 R 0x0 "Data signal of result_73" {{0 32 result_73 R 0 "Bit 31 to 0 Data signal of result_73"}}} {0x1a314 result_73_ctrl R 0x0 "Control signal of result_73" {{0 1 result_73_ap_vld R 0 "Control signal result_73_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a318 result_74 R 0x0 "Data signal of result_74" {{0 32 result_74 R 0 "Bit 31 to 0 Data signal of result_74"}}} {0x1a31c result_74_ctrl R 0x0 "Control signal of result_74" {{0 1 result_74_ap_vld R 0 "Control signal result_74_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a320 result_75 R 0x0 "Data signal of result_75" {{0 32 result_75 R 0 "Bit 31 to 0 Data signal of result_75"}}} {0x1a324 result_75_ctrl R 0x0 "Control signal of result_75" {{0 1 result_75_ap_vld R 0 "Control signal result_75_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a328 result_76 R 0x0 "Data signal of result_76" {{0 32 result_76 R 0 "Bit 31 to 0 Data signal of result_76"}}} {0x1a32c result_76_ctrl R 0x0 "Control signal of result_76" {{0 1 result_76_ap_vld R 0 "Control signal result_76_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a330 result_77 R 0x0 "Data signal of result_77" {{0 32 result_77 R 0 "Bit 31 to 0 Data signal of result_77"}}} {0x1a334 result_77_ctrl R 0x0 "Control signal of result_77" {{0 1 result_77_ap_vld R 0 "Control signal result_77_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a338 result_78 R 0x0 "Data signal of result_78" {{0 32 result_78 R 0 "Bit 31 to 0 Data signal of result_78"}}} {0x1a33c result_78_ctrl R 0x0 "Control signal of result_78" {{0 1 result_78_ap_vld R 0 "Control signal result_78_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a340 result_79 R 0x0 "Data signal of result_79" {{0 32 result_79 R 0 "Bit 31 to 0 Data signal of result_79"}}} {0x1a344 result_79_ctrl R 0x0 "Control signal of result_79" {{0 1 result_79_ap_vld R 0 "Control signal result_79_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a348 result_80 R 0x0 "Data signal of result_80" {{0 32 result_80 R 0 "Bit 31 to 0 Data signal of result_80"}}} {0x1a34c result_80_ctrl R 0x0 "Control signal of result_80" {{0 1 result_80_ap_vld R 0 "Control signal result_80_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a350 result_81 R 0x0 "Data signal of result_81" {{0 32 result_81 R 0 "Bit 31 to 0 Data signal of result_81"}}} {0x1a354 result_81_ctrl R 0x0 "Control signal of result_81" {{0 1 result_81_ap_vld R 0 "Control signal result_81_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a358 result_82 R 0x0 "Data signal of result_82" {{0 32 result_82 R 0 "Bit 31 to 0 Data signal of result_82"}}} {0x1a35c result_82_ctrl R 0x0 "Control signal of result_82" {{0 1 result_82_ap_vld R 0 "Control signal result_82_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a360 result_83 R 0x0 "Data signal of result_83" {{0 32 result_83 R 0 "Bit 31 to 0 Data signal of result_83"}}} {0x1a364 result_83_ctrl R 0x0 "Control signal of result_83" {{0 1 result_83_ap_vld R 0 "Control signal result_83_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a368 result_84 R 0x0 "Data signal of result_84" {{0 32 result_84 R 0 "Bit 31 to 0 Data signal of result_84"}}} {0x1a36c result_84_ctrl R 0x0 "Control signal of result_84" {{0 1 result_84_ap_vld R 0 "Control signal result_84_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a370 result_85 R 0x0 "Data signal of result_85" {{0 32 result_85 R 0 "Bit 31 to 0 Data signal of result_85"}}} {0x1a374 result_85_ctrl R 0x0 "Control signal of result_85" {{0 1 result_85_ap_vld R 0 "Control signal result_85_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a378 result_86 R 0x0 "Data signal of result_86" {{0 32 result_86 R 0 "Bit 31 to 0 Data signal of result_86"}}} {0x1a37c result_86_ctrl R 0x0 "Control signal of result_86" {{0 1 result_86_ap_vld R 0 "Control signal result_86_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a380 result_87 R 0x0 "Data signal of result_87" {{0 32 result_87 R 0 "Bit 31 to 0 Data signal of result_87"}}} {0x1a384 result_87_ctrl R 0x0 "Control signal of result_87" {{0 1 result_87_ap_vld R 0 "Control signal result_87_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a388 result_88 R 0x0 "Data signal of result_88" {{0 32 result_88 R 0 "Bit 31 to 0 Data signal of result_88"}}} {0x1a38c result_88_ctrl R 0x0 "Control signal of result_88" {{0 1 result_88_ap_vld R 0 "Control signal result_88_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a390 result_89 R 0x0 "Data signal of result_89" {{0 32 result_89 R 0 "Bit 31 to 0 Data signal of result_89"}}} {0x1a394 result_89_ctrl R 0x0 "Control signal of result_89" {{0 1 result_89_ap_vld R 0 "Control signal result_89_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a398 result_90 R 0x0 "Data signal of result_90" {{0 32 result_90 R 0 "Bit 31 to 0 Data signal of result_90"}}} {0x1a39c result_90_ctrl R 0x0 "Control signal of result_90" {{0 1 result_90_ap_vld R 0 "Control signal result_90_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3a0 result_91 R 0x0 "Data signal of result_91" {{0 32 result_91 R 0 "Bit 31 to 0 Data signal of result_91"}}} {0x1a3a4 result_91_ctrl R 0x0 "Control signal of result_91" {{0 1 result_91_ap_vld R 0 "Control signal result_91_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3a8 result_92 R 0x0 "Data signal of result_92" {{0 32 result_92 R 0 "Bit 31 to 0 Data signal of result_92"}}} {0x1a3ac result_92_ctrl R 0x0 "Control signal of result_92" {{0 1 result_92_ap_vld R 0 "Control signal result_92_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3b0 result_93 R 0x0 "Data signal of result_93" {{0 32 result_93 R 0 "Bit 31 to 0 Data signal of result_93"}}} {0x1a3b4 result_93_ctrl R 0x0 "Control signal of result_93" {{0 1 result_93_ap_vld R 0 "Control signal result_93_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3b8 result_94 R 0x0 "Data signal of result_94" {{0 32 result_94 R 0 "Bit 31 to 0 Data signal of result_94"}}} {0x1a3bc result_94_ctrl R 0x0 "Control signal of result_94" {{0 1 result_94_ap_vld R 0 "Control signal result_94_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3c0 result_95 R 0x0 "Data signal of result_95" {{0 32 result_95 R 0 "Bit 31 to 0 Data signal of result_95"}}} {0x1a3c4 result_95_ctrl R 0x0 "Control signal of result_95" {{0 1 result_95_ap_vld R 0 "Control signal result_95_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3c8 result_96 R 0x0 "Data signal of result_96" {{0 32 result_96 R 0 "Bit 31 to 0 Data signal of result_96"}}} {0x1a3cc result_96_ctrl R 0x0 "Control signal of result_96" {{0 1 result_96_ap_vld R 0 "Control signal result_96_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3d0 result_97 R 0x0 "Data signal of result_97" {{0 32 result_97 R 0 "Bit 31 to 0 Data signal of result_97"}}} {0x1a3d4 result_97_ctrl R 0x0 "Control signal of result_97" {{0 1 result_97_ap_vld R 0 "Control signal result_97_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3d8 result_98 R 0x0 "Data signal of result_98" {{0 32 result_98 R 0 "Bit 31 to 0 Data signal of result_98"}}} {0x1a3dc result_98_ctrl R 0x0 "Control signal of result_98" {{0 1 result_98_ap_vld R 0 "Control signal result_98_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3e0 result_99 R 0x0 "Data signal of result_99" {{0 32 result_99 R 0 "Bit 31 to 0 Data signal of result_99"}}} {0x1a3e4 result_99_ctrl R 0x0 "Control signal of result_99" {{0 1 result_99_ap_vld R 0 "Control signal result_99_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3e8 result_100 R 0x0 "Data signal of result_100" {{0 32 result_100 R 0 "Bit 31 to 0 Data signal of result_100"}}} {0x1a3ec result_100_ctrl R 0x0 "Control signal of result_100" {{0 1 result_100_ap_vld R 0 "Control signal result_100_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3f0 result_101 R 0x0 "Data signal of result_101" {{0 32 result_101 R 0 "Bit 31 to 0 Data signal of result_101"}}} {0x1a3f4 result_101_ctrl R 0x0 "Control signal of result_101" {{0 1 result_101_ap_vld R 0 "Control signal result_101_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a3f8 result_102 R 0x0 "Data signal of result_102" {{0 32 result_102 R 0 "Bit 31 to 0 Data signal of result_102"}}} {0x1a3fc result_102_ctrl R 0x0 "Control signal of result_102" {{0 1 result_102_ap_vld R 0 "Control signal result_102_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a400 result_103 R 0x0 "Data signal of result_103" {{0 32 result_103 R 0 "Bit 31 to 0 Data signal of result_103"}}} {0x1a404 result_103_ctrl R 0x0 "Control signal of result_103" {{0 1 result_103_ap_vld R 0 "Control signal result_103_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a408 result_104 R 0x0 "Data signal of result_104" {{0 32 result_104 R 0 "Bit 31 to 0 Data signal of result_104"}}} {0x1a40c result_104_ctrl R 0x0 "Control signal of result_104" {{0 1 result_104_ap_vld R 0 "Control signal result_104_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a410 result_105 R 0x0 "Data signal of result_105" {{0 32 result_105 R 0 "Bit 31 to 0 Data signal of result_105"}}} {0x1a414 result_105_ctrl R 0x0 "Control signal of result_105" {{0 1 result_105_ap_vld R 0 "Control signal result_105_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a418 result_106 R 0x0 "Data signal of result_106" {{0 32 result_106 R 0 "Bit 31 to 0 Data signal of result_106"}}} {0x1a41c result_106_ctrl R 0x0 "Control signal of result_106" {{0 1 result_106_ap_vld R 0 "Control signal result_106_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a420 result_107 R 0x0 "Data signal of result_107" {{0 32 result_107 R 0 "Bit 31 to 0 Data signal of result_107"}}} {0x1a424 result_107_ctrl R 0x0 "Control signal of result_107" {{0 1 result_107_ap_vld R 0 "Control signal result_107_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a428 result_108 R 0x0 "Data signal of result_108" {{0 32 result_108 R 0 "Bit 31 to 0 Data signal of result_108"}}} {0x1a42c result_108_ctrl R 0x0 "Control signal of result_108" {{0 1 result_108_ap_vld R 0 "Control signal result_108_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a430 result_109 R 0x0 "Data signal of result_109" {{0 32 result_109 R 0 "Bit 31 to 0 Data signal of result_109"}}} {0x1a434 result_109_ctrl R 0x0 "Control signal of result_109" {{0 1 result_109_ap_vld R 0 "Control signal result_109_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a438 result_110 R 0x0 "Data signal of result_110" {{0 32 result_110 R 0 "Bit 31 to 0 Data signal of result_110"}}} {0x1a43c result_110_ctrl R 0x0 "Control signal of result_110" {{0 1 result_110_ap_vld R 0 "Control signal result_110_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a440 result_111 R 0x0 "Data signal of result_111" {{0 32 result_111 R 0 "Bit 31 to 0 Data signal of result_111"}}} {0x1a444 result_111_ctrl R 0x0 "Control signal of result_111" {{0 1 result_111_ap_vld R 0 "Control signal result_111_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a448 result_112 R 0x0 "Data signal of result_112" {{0 32 result_112 R 0 "Bit 31 to 0 Data signal of result_112"}}} {0x1a44c result_112_ctrl R 0x0 "Control signal of result_112" {{0 1 result_112_ap_vld R 0 "Control signal result_112_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a450 result_113 R 0x0 "Data signal of result_113" {{0 32 result_113 R 0 "Bit 31 to 0 Data signal of result_113"}}} {0x1a454 result_113_ctrl R 0x0 "Control signal of result_113" {{0 1 result_113_ap_vld R 0 "Control signal result_113_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a458 result_114 R 0x0 "Data signal of result_114" {{0 32 result_114 R 0 "Bit 31 to 0 Data signal of result_114"}}} {0x1a45c result_114_ctrl R 0x0 "Control signal of result_114" {{0 1 result_114_ap_vld R 0 "Control signal result_114_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a460 result_115 R 0x0 "Data signal of result_115" {{0 32 result_115 R 0 "Bit 31 to 0 Data signal of result_115"}}} {0x1a464 result_115_ctrl R 0x0 "Control signal of result_115" {{0 1 result_115_ap_vld R 0 "Control signal result_115_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a468 result_116 R 0x0 "Data signal of result_116" {{0 32 result_116 R 0 "Bit 31 to 0 Data signal of result_116"}}} {0x1a46c result_116_ctrl R 0x0 "Control signal of result_116" {{0 1 result_116_ap_vld R 0 "Control signal result_116_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a470 result_117 R 0x0 "Data signal of result_117" {{0 32 result_117 R 0 "Bit 31 to 0 Data signal of result_117"}}} {0x1a474 result_117_ctrl R 0x0 "Control signal of result_117" {{0 1 result_117_ap_vld R 0 "Control signal result_117_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a478 result_118 R 0x0 "Data signal of result_118" {{0 32 result_118 R 0 "Bit 31 to 0 Data signal of result_118"}}} {0x1a47c result_118_ctrl R 0x0 "Control signal of result_118" {{0 1 result_118_ap_vld R 0 "Control signal result_118_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a480 result_119 R 0x0 "Data signal of result_119" {{0 32 result_119 R 0 "Bit 31 to 0 Data signal of result_119"}}} {0x1a484 result_119_ctrl R 0x0 "Control signal of result_119" {{0 1 result_119_ap_vld R 0 "Control signal result_119_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a488 result_120 R 0x0 "Data signal of result_120" {{0 32 result_120 R 0 "Bit 31 to 0 Data signal of result_120"}}} {0x1a48c result_120_ctrl R 0x0 "Control signal of result_120" {{0 1 result_120_ap_vld R 0 "Control signal result_120_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a490 result_121 R 0x0 "Data signal of result_121" {{0 32 result_121 R 0 "Bit 31 to 0 Data signal of result_121"}}} {0x1a494 result_121_ctrl R 0x0 "Control signal of result_121" {{0 1 result_121_ap_vld R 0 "Control signal result_121_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a498 result_122 R 0x0 "Data signal of result_122" {{0 32 result_122 R 0 "Bit 31 to 0 Data signal of result_122"}}} {0x1a49c result_122_ctrl R 0x0 "Control signal of result_122" {{0 1 result_122_ap_vld R 0 "Control signal result_122_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4a0 result_123 R 0x0 "Data signal of result_123" {{0 32 result_123 R 0 "Bit 31 to 0 Data signal of result_123"}}} {0x1a4a4 result_123_ctrl R 0x0 "Control signal of result_123" {{0 1 result_123_ap_vld R 0 "Control signal result_123_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4a8 result_124 R 0x0 "Data signal of result_124" {{0 32 result_124 R 0 "Bit 31 to 0 Data signal of result_124"}}} {0x1a4ac result_124_ctrl R 0x0 "Control signal of result_124" {{0 1 result_124_ap_vld R 0 "Control signal result_124_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4b0 result_125 R 0x0 "Data signal of result_125" {{0 32 result_125 R 0 "Bit 31 to 0 Data signal of result_125"}}} {0x1a4b4 result_125_ctrl R 0x0 "Control signal of result_125" {{0 1 result_125_ap_vld R 0 "Control signal result_125_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4b8 result_126 R 0x0 "Data signal of result_126" {{0 32 result_126 R 0 "Bit 31 to 0 Data signal of result_126"}}} {0x1a4bc result_126_ctrl R 0x0 "Control signal of result_126" {{0 1 result_126_ap_vld R 0 "Control signal result_126_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4c0 result_127 R 0x0 "Data signal of result_127" {{0 32 result_127 R 0 "Bit 31 to 0 Data signal of result_127"}}} {0x1a4c4 result_127_ctrl R 0x0 "Control signal of result_127" {{0 1 result_127_ap_vld R 0 "Control signal result_127_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4c8 result_128 R 0x0 "Data signal of result_128" {{0 32 result_128 R 0 "Bit 31 to 0 Data signal of result_128"}}} {0x1a4cc result_128_ctrl R 0x0 "Control signal of result_128" {{0 1 result_128_ap_vld R 0 "Control signal result_128_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4d0 result_129 R 0x0 "Data signal of result_129" {{0 32 result_129 R 0 "Bit 31 to 0 Data signal of result_129"}}} {0x1a4d4 result_129_ctrl R 0x0 "Control signal of result_129" {{0 1 result_129_ap_vld R 0 "Control signal result_129_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4d8 result_130 R 0x0 "Data signal of result_130" {{0 32 result_130 R 0 "Bit 31 to 0 Data signal of result_130"}}} {0x1a4dc result_130_ctrl R 0x0 "Control signal of result_130" {{0 1 result_130_ap_vld R 0 "Control signal result_130_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4e0 result_131 R 0x0 "Data signal of result_131" {{0 32 result_131 R 0 "Bit 31 to 0 Data signal of result_131"}}} {0x1a4e4 result_131_ctrl R 0x0 "Control signal of result_131" {{0 1 result_131_ap_vld R 0 "Control signal result_131_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4e8 result_132 R 0x0 "Data signal of result_132" {{0 32 result_132 R 0 "Bit 31 to 0 Data signal of result_132"}}} {0x1a4ec result_132_ctrl R 0x0 "Control signal of result_132" {{0 1 result_132_ap_vld R 0 "Control signal result_132_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4f0 result_133 R 0x0 "Data signal of result_133" {{0 32 result_133 R 0 "Bit 31 to 0 Data signal of result_133"}}} {0x1a4f4 result_133_ctrl R 0x0 "Control signal of result_133" {{0 1 result_133_ap_vld R 0 "Control signal result_133_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a4f8 result_134 R 0x0 "Data signal of result_134" {{0 32 result_134 R 0 "Bit 31 to 0 Data signal of result_134"}}} {0x1a4fc result_134_ctrl R 0x0 "Control signal of result_134" {{0 1 result_134_ap_vld R 0 "Control signal result_134_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a500 result_135 R 0x0 "Data signal of result_135" {{0 32 result_135 R 0 "Bit 31 to 0 Data signal of result_135"}}} {0x1a504 result_135_ctrl R 0x0 "Control signal of result_135" {{0 1 result_135_ap_vld R 0 "Control signal result_135_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a508 result_136 R 0x0 "Data signal of result_136" {{0 32 result_136 R 0 "Bit 31 to 0 Data signal of result_136"}}} {0x1a50c result_136_ctrl R 0x0 "Control signal of result_136" {{0 1 result_136_ap_vld R 0 "Control signal result_136_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a510 result_137 R 0x0 "Data signal of result_137" {{0 32 result_137 R 0 "Bit 31 to 0 Data signal of result_137"}}} {0x1a514 result_137_ctrl R 0x0 "Control signal of result_137" {{0 1 result_137_ap_vld R 0 "Control signal result_137_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a518 result_138 R 0x0 "Data signal of result_138" {{0 32 result_138 R 0 "Bit 31 to 0 Data signal of result_138"}}} {0x1a51c result_138_ctrl R 0x0 "Control signal of result_138" {{0 1 result_138_ap_vld R 0 "Control signal result_138_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a520 result_139 R 0x0 "Data signal of result_139" {{0 32 result_139 R 0 "Bit 31 to 0 Data signal of result_139"}}} {0x1a524 result_139_ctrl R 0x0 "Control signal of result_139" {{0 1 result_139_ap_vld R 0 "Control signal result_139_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a528 result_140 R 0x0 "Data signal of result_140" {{0 32 result_140 R 0 "Bit 31 to 0 Data signal of result_140"}}} {0x1a52c result_140_ctrl R 0x0 "Control signal of result_140" {{0 1 result_140_ap_vld R 0 "Control signal result_140_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a530 result_141 R 0x0 "Data signal of result_141" {{0 32 result_141 R 0 "Bit 31 to 0 Data signal of result_141"}}} {0x1a534 result_141_ctrl R 0x0 "Control signal of result_141" {{0 1 result_141_ap_vld R 0 "Control signal result_141_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a538 result_142 R 0x0 "Data signal of result_142" {{0 32 result_142 R 0 "Bit 31 to 0 Data signal of result_142"}}} {0x1a53c result_142_ctrl R 0x0 "Control signal of result_142" {{0 1 result_142_ap_vld R 0 "Control signal result_142_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a540 result_143 R 0x0 "Data signal of result_143" {{0 32 result_143 R 0 "Bit 31 to 0 Data signal of result_143"}}} {0x1a544 result_143_ctrl R 0x0 "Control signal of result_143" {{0 1 result_143_ap_vld R 0 "Control signal result_143_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a548 result_144 R 0x0 "Data signal of result_144" {{0 32 result_144 R 0 "Bit 31 to 0 Data signal of result_144"}}} {0x1a54c result_144_ctrl R 0x0 "Control signal of result_144" {{0 1 result_144_ap_vld R 0 "Control signal result_144_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a550 result_145 R 0x0 "Data signal of result_145" {{0 32 result_145 R 0 "Bit 31 to 0 Data signal of result_145"}}} {0x1a554 result_145_ctrl R 0x0 "Control signal of result_145" {{0 1 result_145_ap_vld R 0 "Control signal result_145_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a558 result_146 R 0x0 "Data signal of result_146" {{0 32 result_146 R 0 "Bit 31 to 0 Data signal of result_146"}}} {0x1a55c result_146_ctrl R 0x0 "Control signal of result_146" {{0 1 result_146_ap_vld R 0 "Control signal result_146_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a560 result_147 R 0x0 "Data signal of result_147" {{0 32 result_147 R 0 "Bit 31 to 0 Data signal of result_147"}}} {0x1a564 result_147_ctrl R 0x0 "Control signal of result_147" {{0 1 result_147_ap_vld R 0 "Control signal result_147_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a568 result_148 R 0x0 "Data signal of result_148" {{0 32 result_148 R 0 "Bit 31 to 0 Data signal of result_148"}}} {0x1a56c result_148_ctrl R 0x0 "Control signal of result_148" {{0 1 result_148_ap_vld R 0 "Control signal result_148_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a570 result_149 R 0x0 "Data signal of result_149" {{0 32 result_149 R 0 "Bit 31 to 0 Data signal of result_149"}}} {0x1a574 result_149_ctrl R 0x0 "Control signal of result_149" {{0 1 result_149_ap_vld R 0 "Control signal result_149_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a578 result_150 R 0x0 "Data signal of result_150" {{0 32 result_150 R 0 "Bit 31 to 0 Data signal of result_150"}}} {0x1a57c result_150_ctrl R 0x0 "Control signal of result_150" {{0 1 result_150_ap_vld R 0 "Control signal result_150_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a580 result_151 R 0x0 "Data signal of result_151" {{0 32 result_151 R 0 "Bit 31 to 0 Data signal of result_151"}}} {0x1a584 result_151_ctrl R 0x0 "Control signal of result_151" {{0 1 result_151_ap_vld R 0 "Control signal result_151_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a588 result_152 R 0x0 "Data signal of result_152" {{0 32 result_152 R 0 "Bit 31 to 0 Data signal of result_152"}}} {0x1a58c result_152_ctrl R 0x0 "Control signal of result_152" {{0 1 result_152_ap_vld R 0 "Control signal result_152_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a590 result_153 R 0x0 "Data signal of result_153" {{0 32 result_153 R 0 "Bit 31 to 0 Data signal of result_153"}}} {0x1a594 result_153_ctrl R 0x0 "Control signal of result_153" {{0 1 result_153_ap_vld R 0 "Control signal result_153_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a598 result_154 R 0x0 "Data signal of result_154" {{0 32 result_154 R 0 "Bit 31 to 0 Data signal of result_154"}}} {0x1a59c result_154_ctrl R 0x0 "Control signal of result_154" {{0 1 result_154_ap_vld R 0 "Control signal result_154_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5a0 result_155 R 0x0 "Data signal of result_155" {{0 32 result_155 R 0 "Bit 31 to 0 Data signal of result_155"}}} {0x1a5a4 result_155_ctrl R 0x0 "Control signal of result_155" {{0 1 result_155_ap_vld R 0 "Control signal result_155_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5a8 result_156 R 0x0 "Data signal of result_156" {{0 32 result_156 R 0 "Bit 31 to 0 Data signal of result_156"}}} {0x1a5ac result_156_ctrl R 0x0 "Control signal of result_156" {{0 1 result_156_ap_vld R 0 "Control signal result_156_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5b0 result_157 R 0x0 "Data signal of result_157" {{0 32 result_157 R 0 "Bit 31 to 0 Data signal of result_157"}}} {0x1a5b4 result_157_ctrl R 0x0 "Control signal of result_157" {{0 1 result_157_ap_vld R 0 "Control signal result_157_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5b8 result_158 R 0x0 "Data signal of result_158" {{0 32 result_158 R 0 "Bit 31 to 0 Data signal of result_158"}}} {0x1a5bc result_158_ctrl R 0x0 "Control signal of result_158" {{0 1 result_158_ap_vld R 0 "Control signal result_158_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5c0 result_159 R 0x0 "Data signal of result_159" {{0 32 result_159 R 0 "Bit 31 to 0 Data signal of result_159"}}} {0x1a5c4 result_159_ctrl R 0x0 "Control signal of result_159" {{0 1 result_159_ap_vld R 0 "Control signal result_159_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5c8 result_160 R 0x0 "Data signal of result_160" {{0 32 result_160 R 0 "Bit 31 to 0 Data signal of result_160"}}} {0x1a5cc result_160_ctrl R 0x0 "Control signal of result_160" {{0 1 result_160_ap_vld R 0 "Control signal result_160_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5d0 result_161 R 0x0 "Data signal of result_161" {{0 32 result_161 R 0 "Bit 31 to 0 Data signal of result_161"}}} {0x1a5d4 result_161_ctrl R 0x0 "Control signal of result_161" {{0 1 result_161_ap_vld R 0 "Control signal result_161_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5d8 result_162 R 0x0 "Data signal of result_162" {{0 32 result_162 R 0 "Bit 31 to 0 Data signal of result_162"}}} {0x1a5dc result_162_ctrl R 0x0 "Control signal of result_162" {{0 1 result_162_ap_vld R 0 "Control signal result_162_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5e0 result_163 R 0x0 "Data signal of result_163" {{0 32 result_163 R 0 "Bit 31 to 0 Data signal of result_163"}}} {0x1a5e4 result_163_ctrl R 0x0 "Control signal of result_163" {{0 1 result_163_ap_vld R 0 "Control signal result_163_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5e8 result_164 R 0x0 "Data signal of result_164" {{0 32 result_164 R 0 "Bit 31 to 0 Data signal of result_164"}}} {0x1a5ec result_164_ctrl R 0x0 "Control signal of result_164" {{0 1 result_164_ap_vld R 0 "Control signal result_164_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5f0 result_165 R 0x0 "Data signal of result_165" {{0 32 result_165 R 0 "Bit 31 to 0 Data signal of result_165"}}} {0x1a5f4 result_165_ctrl R 0x0 "Control signal of result_165" {{0 1 result_165_ap_vld R 0 "Control signal result_165_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a5f8 result_166 R 0x0 "Data signal of result_166" {{0 32 result_166 R 0 "Bit 31 to 0 Data signal of result_166"}}} {0x1a5fc result_166_ctrl R 0x0 "Control signal of result_166" {{0 1 result_166_ap_vld R 0 "Control signal result_166_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a600 result_167 R 0x0 "Data signal of result_167" {{0 32 result_167 R 0 "Bit 31 to 0 Data signal of result_167"}}} {0x1a604 result_167_ctrl R 0x0 "Control signal of result_167" {{0 1 result_167_ap_vld R 0 "Control signal result_167_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a608 result_168 R 0x0 "Data signal of result_168" {{0 32 result_168 R 0 "Bit 31 to 0 Data signal of result_168"}}} {0x1a60c result_168_ctrl R 0x0 "Control signal of result_168" {{0 1 result_168_ap_vld R 0 "Control signal result_168_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a610 result_169 R 0x0 "Data signal of result_169" {{0 32 result_169 R 0 "Bit 31 to 0 Data signal of result_169"}}} {0x1a614 result_169_ctrl R 0x0 "Control signal of result_169" {{0 1 result_169_ap_vld R 0 "Control signal result_169_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a618 result_170 R 0x0 "Data signal of result_170" {{0 32 result_170 R 0 "Bit 31 to 0 Data signal of result_170"}}} {0x1a61c result_170_ctrl R 0x0 "Control signal of result_170" {{0 1 result_170_ap_vld R 0 "Control signal result_170_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a620 result_171 R 0x0 "Data signal of result_171" {{0 32 result_171 R 0 "Bit 31 to 0 Data signal of result_171"}}} {0x1a624 result_171_ctrl R 0x0 "Control signal of result_171" {{0 1 result_171_ap_vld R 0 "Control signal result_171_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a628 result_172 R 0x0 "Data signal of result_172" {{0 32 result_172 R 0 "Bit 31 to 0 Data signal of result_172"}}} {0x1a62c result_172_ctrl R 0x0 "Control signal of result_172" {{0 1 result_172_ap_vld R 0 "Control signal result_172_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a630 result_173 R 0x0 "Data signal of result_173" {{0 32 result_173 R 0 "Bit 31 to 0 Data signal of result_173"}}} {0x1a634 result_173_ctrl R 0x0 "Control signal of result_173" {{0 1 result_173_ap_vld R 0 "Control signal result_173_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a638 result_174 R 0x0 "Data signal of result_174" {{0 32 result_174 R 0 "Bit 31 to 0 Data signal of result_174"}}} {0x1a63c result_174_ctrl R 0x0 "Control signal of result_174" {{0 1 result_174_ap_vld R 0 "Control signal result_174_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a640 result_175 R 0x0 "Data signal of result_175" {{0 32 result_175 R 0 "Bit 31 to 0 Data signal of result_175"}}} {0x1a644 result_175_ctrl R 0x0 "Control signal of result_175" {{0 1 result_175_ap_vld R 0 "Control signal result_175_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a648 result_176 R 0x0 "Data signal of result_176" {{0 32 result_176 R 0 "Bit 31 to 0 Data signal of result_176"}}} {0x1a64c result_176_ctrl R 0x0 "Control signal of result_176" {{0 1 result_176_ap_vld R 0 "Control signal result_176_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a650 result_177 R 0x0 "Data signal of result_177" {{0 32 result_177 R 0 "Bit 31 to 0 Data signal of result_177"}}} {0x1a654 result_177_ctrl R 0x0 "Control signal of result_177" {{0 1 result_177_ap_vld R 0 "Control signal result_177_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a658 result_178 R 0x0 "Data signal of result_178" {{0 32 result_178 R 0 "Bit 31 to 0 Data signal of result_178"}}} {0x1a65c result_178_ctrl R 0x0 "Control signal of result_178" {{0 1 result_178_ap_vld R 0 "Control signal result_178_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a660 result_179 R 0x0 "Data signal of result_179" {{0 32 result_179 R 0 "Bit 31 to 0 Data signal of result_179"}}} {0x1a664 result_179_ctrl R 0x0 "Control signal of result_179" {{0 1 result_179_ap_vld R 0 "Control signal result_179_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a668 result_180 R 0x0 "Data signal of result_180" {{0 32 result_180 R 0 "Bit 31 to 0 Data signal of result_180"}}} {0x1a66c result_180_ctrl R 0x0 "Control signal of result_180" {{0 1 result_180_ap_vld R 0 "Control signal result_180_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a670 result_181 R 0x0 "Data signal of result_181" {{0 32 result_181 R 0 "Bit 31 to 0 Data signal of result_181"}}} {0x1a674 result_181_ctrl R 0x0 "Control signal of result_181" {{0 1 result_181_ap_vld R 0 "Control signal result_181_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a678 result_182 R 0x0 "Data signal of result_182" {{0 32 result_182 R 0 "Bit 31 to 0 Data signal of result_182"}}} {0x1a67c result_182_ctrl R 0x0 "Control signal of result_182" {{0 1 result_182_ap_vld R 0 "Control signal result_182_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a680 result_183 R 0x0 "Data signal of result_183" {{0 32 result_183 R 0 "Bit 31 to 0 Data signal of result_183"}}} {0x1a684 result_183_ctrl R 0x0 "Control signal of result_183" {{0 1 result_183_ap_vld R 0 "Control signal result_183_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a688 result_184 R 0x0 "Data signal of result_184" {{0 32 result_184 R 0 "Bit 31 to 0 Data signal of result_184"}}} {0x1a68c result_184_ctrl R 0x0 "Control signal of result_184" {{0 1 result_184_ap_vld R 0 "Control signal result_184_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a690 result_185 R 0x0 "Data signal of result_185" {{0 32 result_185 R 0 "Bit 31 to 0 Data signal of result_185"}}} {0x1a694 result_185_ctrl R 0x0 "Control signal of result_185" {{0 1 result_185_ap_vld R 0 "Control signal result_185_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a698 result_186 R 0x0 "Data signal of result_186" {{0 32 result_186 R 0 "Bit 31 to 0 Data signal of result_186"}}} {0x1a69c result_186_ctrl R 0x0 "Control signal of result_186" {{0 1 result_186_ap_vld R 0 "Control signal result_186_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6a0 result_187 R 0x0 "Data signal of result_187" {{0 32 result_187 R 0 "Bit 31 to 0 Data signal of result_187"}}} {0x1a6a4 result_187_ctrl R 0x0 "Control signal of result_187" {{0 1 result_187_ap_vld R 0 "Control signal result_187_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6a8 result_188 R 0x0 "Data signal of result_188" {{0 32 result_188 R 0 "Bit 31 to 0 Data signal of result_188"}}} {0x1a6ac result_188_ctrl R 0x0 "Control signal of result_188" {{0 1 result_188_ap_vld R 0 "Control signal result_188_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6b0 result_189 R 0x0 "Data signal of result_189" {{0 32 result_189 R 0 "Bit 31 to 0 Data signal of result_189"}}} {0x1a6b4 result_189_ctrl R 0x0 "Control signal of result_189" {{0 1 result_189_ap_vld R 0 "Control signal result_189_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6b8 result_190 R 0x0 "Data signal of result_190" {{0 32 result_190 R 0 "Bit 31 to 0 Data signal of result_190"}}} {0x1a6bc result_190_ctrl R 0x0 "Control signal of result_190" {{0 1 result_190_ap_vld R 0 "Control signal result_190_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6c0 result_191 R 0x0 "Data signal of result_191" {{0 32 result_191 R 0 "Bit 31 to 0 Data signal of result_191"}}} {0x1a6c4 result_191_ctrl R 0x0 "Control signal of result_191" {{0 1 result_191_ap_vld R 0 "Control signal result_191_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6c8 result_192 R 0x0 "Data signal of result_192" {{0 32 result_192 R 0 "Bit 31 to 0 Data signal of result_192"}}} {0x1a6cc result_192_ctrl R 0x0 "Control signal of result_192" {{0 1 result_192_ap_vld R 0 "Control signal result_192_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6d0 result_193 R 0x0 "Data signal of result_193" {{0 32 result_193 R 0 "Bit 31 to 0 Data signal of result_193"}}} {0x1a6d4 result_193_ctrl R 0x0 "Control signal of result_193" {{0 1 result_193_ap_vld R 0 "Control signal result_193_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6d8 result_194 R 0x0 "Data signal of result_194" {{0 32 result_194 R 0 "Bit 31 to 0 Data signal of result_194"}}} {0x1a6dc result_194_ctrl R 0x0 "Control signal of result_194" {{0 1 result_194_ap_vld R 0 "Control signal result_194_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6e0 result_195 R 0x0 "Data signal of result_195" {{0 32 result_195 R 0 "Bit 31 to 0 Data signal of result_195"}}} {0x1a6e4 result_195_ctrl R 0x0 "Control signal of result_195" {{0 1 result_195_ap_vld R 0 "Control signal result_195_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6e8 result_196 R 0x0 "Data signal of result_196" {{0 32 result_196 R 0 "Bit 31 to 0 Data signal of result_196"}}} {0x1a6ec result_196_ctrl R 0x0 "Control signal of result_196" {{0 1 result_196_ap_vld R 0 "Control signal result_196_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6f0 result_197 R 0x0 "Data signal of result_197" {{0 32 result_197 R 0 "Bit 31 to 0 Data signal of result_197"}}} {0x1a6f4 result_197_ctrl R 0x0 "Control signal of result_197" {{0 1 result_197_ap_vld R 0 "Control signal result_197_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a6f8 result_198 R 0x0 "Data signal of result_198" {{0 32 result_198 R 0 "Bit 31 to 0 Data signal of result_198"}}} {0x1a6fc result_198_ctrl R 0x0 "Control signal of result_198" {{0 1 result_198_ap_vld R 0 "Control signal result_198_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a700 result_199 R 0x0 "Data signal of result_199" {{0 32 result_199 R 0 "Bit 31 to 0 Data signal of result_199"}}} {0x1a704 result_199_ctrl R 0x0 "Control signal of result_199" {{0 1 result_199_ap_vld R 0 "Control signal result_199_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a708 result_200 R 0x0 "Data signal of result_200" {{0 32 result_200 R 0 "Bit 31 to 0 Data signal of result_200"}}} {0x1a70c result_200_ctrl R 0x0 "Control signal of result_200" {{0 1 result_200_ap_vld R 0 "Control signal result_200_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a710 result_201 R 0x0 "Data signal of result_201" {{0 32 result_201 R 0 "Bit 31 to 0 Data signal of result_201"}}} {0x1a714 result_201_ctrl R 0x0 "Control signal of result_201" {{0 1 result_201_ap_vld R 0 "Control signal result_201_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a718 result_202 R 0x0 "Data signal of result_202" {{0 32 result_202 R 0 "Bit 31 to 0 Data signal of result_202"}}} {0x1a71c result_202_ctrl R 0x0 "Control signal of result_202" {{0 1 result_202_ap_vld R 0 "Control signal result_202_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a720 result_203 R 0x0 "Data signal of result_203" {{0 32 result_203 R 0 "Bit 31 to 0 Data signal of result_203"}}} {0x1a724 result_203_ctrl R 0x0 "Control signal of result_203" {{0 1 result_203_ap_vld R 0 "Control signal result_203_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a728 result_204 R 0x0 "Data signal of result_204" {{0 32 result_204 R 0 "Bit 31 to 0 Data signal of result_204"}}} {0x1a72c result_204_ctrl R 0x0 "Control signal of result_204" {{0 1 result_204_ap_vld R 0 "Control signal result_204_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a730 result_205 R 0x0 "Data signal of result_205" {{0 32 result_205 R 0 "Bit 31 to 0 Data signal of result_205"}}} {0x1a734 result_205_ctrl R 0x0 "Control signal of result_205" {{0 1 result_205_ap_vld R 0 "Control signal result_205_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a738 result_206 R 0x0 "Data signal of result_206" {{0 32 result_206 R 0 "Bit 31 to 0 Data signal of result_206"}}} {0x1a73c result_206_ctrl R 0x0 "Control signal of result_206" {{0 1 result_206_ap_vld R 0 "Control signal result_206_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a740 result_207 R 0x0 "Data signal of result_207" {{0 32 result_207 R 0 "Bit 31 to 0 Data signal of result_207"}}} {0x1a744 result_207_ctrl R 0x0 "Control signal of result_207" {{0 1 result_207_ap_vld R 0 "Control signal result_207_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a748 result_208 R 0x0 "Data signal of result_208" {{0 32 result_208 R 0 "Bit 31 to 0 Data signal of result_208"}}} {0x1a74c result_208_ctrl R 0x0 "Control signal of result_208" {{0 1 result_208_ap_vld R 0 "Control signal result_208_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a750 result_209 R 0x0 "Data signal of result_209" {{0 32 result_209 R 0 "Bit 31 to 0 Data signal of result_209"}}} {0x1a754 result_209_ctrl R 0x0 "Control signal of result_209" {{0 1 result_209_ap_vld R 0 "Control signal result_209_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a758 result_210 R 0x0 "Data signal of result_210" {{0 32 result_210 R 0 "Bit 31 to 0 Data signal of result_210"}}} {0x1a75c result_210_ctrl R 0x0 "Control signal of result_210" {{0 1 result_210_ap_vld R 0 "Control signal result_210_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a760 result_211 R 0x0 "Data signal of result_211" {{0 32 result_211 R 0 "Bit 31 to 0 Data signal of result_211"}}} {0x1a764 result_211_ctrl R 0x0 "Control signal of result_211" {{0 1 result_211_ap_vld R 0 "Control signal result_211_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a768 result_212 R 0x0 "Data signal of result_212" {{0 32 result_212 R 0 "Bit 31 to 0 Data signal of result_212"}}} {0x1a76c result_212_ctrl R 0x0 "Control signal of result_212" {{0 1 result_212_ap_vld R 0 "Control signal result_212_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a770 result_213 R 0x0 "Data signal of result_213" {{0 32 result_213 R 0 "Bit 31 to 0 Data signal of result_213"}}} {0x1a774 result_213_ctrl R 0x0 "Control signal of result_213" {{0 1 result_213_ap_vld R 0 "Control signal result_213_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a778 result_214 R 0x0 "Data signal of result_214" {{0 32 result_214 R 0 "Bit 31 to 0 Data signal of result_214"}}} {0x1a77c result_214_ctrl R 0x0 "Control signal of result_214" {{0 1 result_214_ap_vld R 0 "Control signal result_214_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a780 result_215 R 0x0 "Data signal of result_215" {{0 32 result_215 R 0 "Bit 31 to 0 Data signal of result_215"}}} {0x1a784 result_215_ctrl R 0x0 "Control signal of result_215" {{0 1 result_215_ap_vld R 0 "Control signal result_215_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a788 result_216 R 0x0 "Data signal of result_216" {{0 32 result_216 R 0 "Bit 31 to 0 Data signal of result_216"}}} {0x1a78c result_216_ctrl R 0x0 "Control signal of result_216" {{0 1 result_216_ap_vld R 0 "Control signal result_216_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a790 result_217 R 0x0 "Data signal of result_217" {{0 32 result_217 R 0 "Bit 31 to 0 Data signal of result_217"}}} {0x1a794 result_217_ctrl R 0x0 "Control signal of result_217" {{0 1 result_217_ap_vld R 0 "Control signal result_217_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a798 result_218 R 0x0 "Data signal of result_218" {{0 32 result_218 R 0 "Bit 31 to 0 Data signal of result_218"}}} {0x1a79c result_218_ctrl R 0x0 "Control signal of result_218" {{0 1 result_218_ap_vld R 0 "Control signal result_218_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7a0 result_219 R 0x0 "Data signal of result_219" {{0 32 result_219 R 0 "Bit 31 to 0 Data signal of result_219"}}} {0x1a7a4 result_219_ctrl R 0x0 "Control signal of result_219" {{0 1 result_219_ap_vld R 0 "Control signal result_219_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7a8 result_220 R 0x0 "Data signal of result_220" {{0 32 result_220 R 0 "Bit 31 to 0 Data signal of result_220"}}} {0x1a7ac result_220_ctrl R 0x0 "Control signal of result_220" {{0 1 result_220_ap_vld R 0 "Control signal result_220_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7b0 result_221 R 0x0 "Data signal of result_221" {{0 32 result_221 R 0 "Bit 31 to 0 Data signal of result_221"}}} {0x1a7b4 result_221_ctrl R 0x0 "Control signal of result_221" {{0 1 result_221_ap_vld R 0 "Control signal result_221_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7b8 result_222 R 0x0 "Data signal of result_222" {{0 32 result_222 R 0 "Bit 31 to 0 Data signal of result_222"}}} {0x1a7bc result_222_ctrl R 0x0 "Control signal of result_222" {{0 1 result_222_ap_vld R 0 "Control signal result_222_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7c0 result_223 R 0x0 "Data signal of result_223" {{0 32 result_223 R 0 "Bit 31 to 0 Data signal of result_223"}}} {0x1a7c4 result_223_ctrl R 0x0 "Control signal of result_223" {{0 1 result_223_ap_vld R 0 "Control signal result_223_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7c8 result_224 R 0x0 "Data signal of result_224" {{0 32 result_224 R 0 "Bit 31 to 0 Data signal of result_224"}}} {0x1a7cc result_224_ctrl R 0x0 "Control signal of result_224" {{0 1 result_224_ap_vld R 0 "Control signal result_224_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7d0 result_225 R 0x0 "Data signal of result_225" {{0 32 result_225 R 0 "Bit 31 to 0 Data signal of result_225"}}} {0x1a7d4 result_225_ctrl R 0x0 "Control signal of result_225" {{0 1 result_225_ap_vld R 0 "Control signal result_225_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7d8 result_226 R 0x0 "Data signal of result_226" {{0 32 result_226 R 0 "Bit 31 to 0 Data signal of result_226"}}} {0x1a7dc result_226_ctrl R 0x0 "Control signal of result_226" {{0 1 result_226_ap_vld R 0 "Control signal result_226_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7e0 result_227 R 0x0 "Data signal of result_227" {{0 32 result_227 R 0 "Bit 31 to 0 Data signal of result_227"}}} {0x1a7e4 result_227_ctrl R 0x0 "Control signal of result_227" {{0 1 result_227_ap_vld R 0 "Control signal result_227_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7e8 result_228 R 0x0 "Data signal of result_228" {{0 32 result_228 R 0 "Bit 31 to 0 Data signal of result_228"}}} {0x1a7ec result_228_ctrl R 0x0 "Control signal of result_228" {{0 1 result_228_ap_vld R 0 "Control signal result_228_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7f0 result_229 R 0x0 "Data signal of result_229" {{0 32 result_229 R 0 "Bit 31 to 0 Data signal of result_229"}}} {0x1a7f4 result_229_ctrl R 0x0 "Control signal of result_229" {{0 1 result_229_ap_vld R 0 "Control signal result_229_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a7f8 result_230 R 0x0 "Data signal of result_230" {{0 32 result_230 R 0 "Bit 31 to 0 Data signal of result_230"}}} {0x1a7fc result_230_ctrl R 0x0 "Control signal of result_230" {{0 1 result_230_ap_vld R 0 "Control signal result_230_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a800 result_231 R 0x0 "Data signal of result_231" {{0 32 result_231 R 0 "Bit 31 to 0 Data signal of result_231"}}} {0x1a804 result_231_ctrl R 0x0 "Control signal of result_231" {{0 1 result_231_ap_vld R 0 "Control signal result_231_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a808 result_232 R 0x0 "Data signal of result_232" {{0 32 result_232 R 0 "Bit 31 to 0 Data signal of result_232"}}} {0x1a80c result_232_ctrl R 0x0 "Control signal of result_232" {{0 1 result_232_ap_vld R 0 "Control signal result_232_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a810 result_233 R 0x0 "Data signal of result_233" {{0 32 result_233 R 0 "Bit 31 to 0 Data signal of result_233"}}} {0x1a814 result_233_ctrl R 0x0 "Control signal of result_233" {{0 1 result_233_ap_vld R 0 "Control signal result_233_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a818 result_234 R 0x0 "Data signal of result_234" {{0 32 result_234 R 0 "Bit 31 to 0 Data signal of result_234"}}} {0x1a81c result_234_ctrl R 0x0 "Control signal of result_234" {{0 1 result_234_ap_vld R 0 "Control signal result_234_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a820 result_235 R 0x0 "Data signal of result_235" {{0 32 result_235 R 0 "Bit 31 to 0 Data signal of result_235"}}} {0x1a824 result_235_ctrl R 0x0 "Control signal of result_235" {{0 1 result_235_ap_vld R 0 "Control signal result_235_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a828 result_236 R 0x0 "Data signal of result_236" {{0 32 result_236 R 0 "Bit 31 to 0 Data signal of result_236"}}} {0x1a82c result_236_ctrl R 0x0 "Control signal of result_236" {{0 1 result_236_ap_vld R 0 "Control signal result_236_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a830 result_237 R 0x0 "Data signal of result_237" {{0 32 result_237 R 0 "Bit 31 to 0 Data signal of result_237"}}} {0x1a834 result_237_ctrl R 0x0 "Control signal of result_237" {{0 1 result_237_ap_vld R 0 "Control signal result_237_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a838 result_238 R 0x0 "Data signal of result_238" {{0 32 result_238 R 0 "Bit 31 to 0 Data signal of result_238"}}} {0x1a83c result_238_ctrl R 0x0 "Control signal of result_238" {{0 1 result_238_ap_vld R 0 "Control signal result_238_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a840 result_239 R 0x0 "Data signal of result_239" {{0 32 result_239 R 0 "Bit 31 to 0 Data signal of result_239"}}} {0x1a844 result_239_ctrl R 0x0 "Control signal of result_239" {{0 1 result_239_ap_vld R 0 "Control signal result_239_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a848 result_240 R 0x0 "Data signal of result_240" {{0 32 result_240 R 0 "Bit 31 to 0 Data signal of result_240"}}} {0x1a84c result_240_ctrl R 0x0 "Control signal of result_240" {{0 1 result_240_ap_vld R 0 "Control signal result_240_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a850 result_241 R 0x0 "Data signal of result_241" {{0 32 result_241 R 0 "Bit 31 to 0 Data signal of result_241"}}} {0x1a854 result_241_ctrl R 0x0 "Control signal of result_241" {{0 1 result_241_ap_vld R 0 "Control signal result_241_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a858 result_242 R 0x0 "Data signal of result_242" {{0 32 result_242 R 0 "Bit 31 to 0 Data signal of result_242"}}} {0x1a85c result_242_ctrl R 0x0 "Control signal of result_242" {{0 1 result_242_ap_vld R 0 "Control signal result_242_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a860 result_243 R 0x0 "Data signal of result_243" {{0 32 result_243 R 0 "Bit 31 to 0 Data signal of result_243"}}} {0x1a864 result_243_ctrl R 0x0 "Control signal of result_243" {{0 1 result_243_ap_vld R 0 "Control signal result_243_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a868 result_244 R 0x0 "Data signal of result_244" {{0 32 result_244 R 0 "Bit 31 to 0 Data signal of result_244"}}} {0x1a86c result_244_ctrl R 0x0 "Control signal of result_244" {{0 1 result_244_ap_vld R 0 "Control signal result_244_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a870 result_245 R 0x0 "Data signal of result_245" {{0 32 result_245 R 0 "Bit 31 to 0 Data signal of result_245"}}} {0x1a874 result_245_ctrl R 0x0 "Control signal of result_245" {{0 1 result_245_ap_vld R 0 "Control signal result_245_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a878 result_246 R 0x0 "Data signal of result_246" {{0 32 result_246 R 0 "Bit 31 to 0 Data signal of result_246"}}} {0x1a87c result_246_ctrl R 0x0 "Control signal of result_246" {{0 1 result_246_ap_vld R 0 "Control signal result_246_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a880 result_247 R 0x0 "Data signal of result_247" {{0 32 result_247 R 0 "Bit 31 to 0 Data signal of result_247"}}} {0x1a884 result_247_ctrl R 0x0 "Control signal of result_247" {{0 1 result_247_ap_vld R 0 "Control signal result_247_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a888 result_248 R 0x0 "Data signal of result_248" {{0 32 result_248 R 0 "Bit 31 to 0 Data signal of result_248"}}} {0x1a88c result_248_ctrl R 0x0 "Control signal of result_248" {{0 1 result_248_ap_vld R 0 "Control signal result_248_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a890 result_249 R 0x0 "Data signal of result_249" {{0 32 result_249 R 0 "Bit 31 to 0 Data signal of result_249"}}} {0x1a894 result_249_ctrl R 0x0 "Control signal of result_249" {{0 1 result_249_ap_vld R 0 "Control signal result_249_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a898 result_250 R 0x0 "Data signal of result_250" {{0 32 result_250 R 0 "Bit 31 to 0 Data signal of result_250"}}} {0x1a89c result_250_ctrl R 0x0 "Control signal of result_250" {{0 1 result_250_ap_vld R 0 "Control signal result_250_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8a0 result_251 R 0x0 "Data signal of result_251" {{0 32 result_251 R 0 "Bit 31 to 0 Data signal of result_251"}}} {0x1a8a4 result_251_ctrl R 0x0 "Control signal of result_251" {{0 1 result_251_ap_vld R 0 "Control signal result_251_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8a8 result_252 R 0x0 "Data signal of result_252" {{0 32 result_252 R 0 "Bit 31 to 0 Data signal of result_252"}}} {0x1a8ac result_252_ctrl R 0x0 "Control signal of result_252" {{0 1 result_252_ap_vld R 0 "Control signal result_252_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8b0 result_253 R 0x0 "Data signal of result_253" {{0 32 result_253 R 0 "Bit 31 to 0 Data signal of result_253"}}} {0x1a8b4 result_253_ctrl R 0x0 "Control signal of result_253" {{0 1 result_253_ap_vld R 0 "Control signal result_253_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8b8 result_254 R 0x0 "Data signal of result_254" {{0 32 result_254 R 0 "Bit 31 to 0 Data signal of result_254"}}} {0x1a8bc result_254_ctrl R 0x0 "Control signal of result_254" {{0 1 result_254_ap_vld R 0 "Control signal result_254_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8c0 result_255 R 0x0 "Data signal of result_255" {{0 32 result_255 R 0 "Bit 31 to 0 Data signal of result_255"}}} {0x1a8c4 result_255_ctrl R 0x0 "Control signal of result_255" {{0 1 result_255_ap_vld R 0 "Control signal result_255_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8c8 result_256 R 0x0 "Data signal of result_256" {{0 32 result_256 R 0 "Bit 31 to 0 Data signal of result_256"}}} {0x1a8cc result_256_ctrl R 0x0 "Control signal of result_256" {{0 1 result_256_ap_vld R 0 "Control signal result_256_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8d0 result_257 R 0x0 "Data signal of result_257" {{0 32 result_257 R 0 "Bit 31 to 0 Data signal of result_257"}}} {0x1a8d4 result_257_ctrl R 0x0 "Control signal of result_257" {{0 1 result_257_ap_vld R 0 "Control signal result_257_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8d8 result_258 R 0x0 "Data signal of result_258" {{0 32 result_258 R 0 "Bit 31 to 0 Data signal of result_258"}}} {0x1a8dc result_258_ctrl R 0x0 "Control signal of result_258" {{0 1 result_258_ap_vld R 0 "Control signal result_258_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8e0 result_259 R 0x0 "Data signal of result_259" {{0 32 result_259 R 0 "Bit 31 to 0 Data signal of result_259"}}} {0x1a8e4 result_259_ctrl R 0x0 "Control signal of result_259" {{0 1 result_259_ap_vld R 0 "Control signal result_259_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8e8 result_260 R 0x0 "Data signal of result_260" {{0 32 result_260 R 0 "Bit 31 to 0 Data signal of result_260"}}} {0x1a8ec result_260_ctrl R 0x0 "Control signal of result_260" {{0 1 result_260_ap_vld R 0 "Control signal result_260_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8f0 result_261 R 0x0 "Data signal of result_261" {{0 32 result_261 R 0 "Bit 31 to 0 Data signal of result_261"}}} {0x1a8f4 result_261_ctrl R 0x0 "Control signal of result_261" {{0 1 result_261_ap_vld R 0 "Control signal result_261_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a8f8 result_262 R 0x0 "Data signal of result_262" {{0 32 result_262 R 0 "Bit 31 to 0 Data signal of result_262"}}} {0x1a8fc result_262_ctrl R 0x0 "Control signal of result_262" {{0 1 result_262_ap_vld R 0 "Control signal result_262_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a900 result_263 R 0x0 "Data signal of result_263" {{0 32 result_263 R 0 "Bit 31 to 0 Data signal of result_263"}}} {0x1a904 result_263_ctrl R 0x0 "Control signal of result_263" {{0 1 result_263_ap_vld R 0 "Control signal result_263_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a908 result_264 R 0x0 "Data signal of result_264" {{0 32 result_264 R 0 "Bit 31 to 0 Data signal of result_264"}}} {0x1a90c result_264_ctrl R 0x0 "Control signal of result_264" {{0 1 result_264_ap_vld R 0 "Control signal result_264_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a910 result_265 R 0x0 "Data signal of result_265" {{0 32 result_265 R 0 "Bit 31 to 0 Data signal of result_265"}}} {0x1a914 result_265_ctrl R 0x0 "Control signal of result_265" {{0 1 result_265_ap_vld R 0 "Control signal result_265_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a918 result_266 R 0x0 "Data signal of result_266" {{0 32 result_266 R 0 "Bit 31 to 0 Data signal of result_266"}}} {0x1a91c result_266_ctrl R 0x0 "Control signal of result_266" {{0 1 result_266_ap_vld R 0 "Control signal result_266_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a920 result_267 R 0x0 "Data signal of result_267" {{0 32 result_267 R 0 "Bit 31 to 0 Data signal of result_267"}}} {0x1a924 result_267_ctrl R 0x0 "Control signal of result_267" {{0 1 result_267_ap_vld R 0 "Control signal result_267_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a928 result_268 R 0x0 "Data signal of result_268" {{0 32 result_268 R 0 "Bit 31 to 0 Data signal of result_268"}}} {0x1a92c result_268_ctrl R 0x0 "Control signal of result_268" {{0 1 result_268_ap_vld R 0 "Control signal result_268_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a930 result_269 R 0x0 "Data signal of result_269" {{0 32 result_269 R 0 "Bit 31 to 0 Data signal of result_269"}}} {0x1a934 result_269_ctrl R 0x0 "Control signal of result_269" {{0 1 result_269_ap_vld R 0 "Control signal result_269_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a938 result_270 R 0x0 "Data signal of result_270" {{0 32 result_270 R 0 "Bit 31 to 0 Data signal of result_270"}}} {0x1a93c result_270_ctrl R 0x0 "Control signal of result_270" {{0 1 result_270_ap_vld R 0 "Control signal result_270_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a940 result_271 R 0x0 "Data signal of result_271" {{0 32 result_271 R 0 "Bit 31 to 0 Data signal of result_271"}}} {0x1a944 result_271_ctrl R 0x0 "Control signal of result_271" {{0 1 result_271_ap_vld R 0 "Control signal result_271_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a948 result_272 R 0x0 "Data signal of result_272" {{0 32 result_272 R 0 "Bit 31 to 0 Data signal of result_272"}}} {0x1a94c result_272_ctrl R 0x0 "Control signal of result_272" {{0 1 result_272_ap_vld R 0 "Control signal result_272_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a950 result_273 R 0x0 "Data signal of result_273" {{0 32 result_273 R 0 "Bit 31 to 0 Data signal of result_273"}}} {0x1a954 result_273_ctrl R 0x0 "Control signal of result_273" {{0 1 result_273_ap_vld R 0 "Control signal result_273_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a958 result_274 R 0x0 "Data signal of result_274" {{0 32 result_274 R 0 "Bit 31 to 0 Data signal of result_274"}}} {0x1a95c result_274_ctrl R 0x0 "Control signal of result_274" {{0 1 result_274_ap_vld R 0 "Control signal result_274_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a960 result_275 R 0x0 "Data signal of result_275" {{0 32 result_275 R 0 "Bit 31 to 0 Data signal of result_275"}}} {0x1a964 result_275_ctrl R 0x0 "Control signal of result_275" {{0 1 result_275_ap_vld R 0 "Control signal result_275_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a968 result_276 R 0x0 "Data signal of result_276" {{0 32 result_276 R 0 "Bit 31 to 0 Data signal of result_276"}}} {0x1a96c result_276_ctrl R 0x0 "Control signal of result_276" {{0 1 result_276_ap_vld R 0 "Control signal result_276_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a970 result_277 R 0x0 "Data signal of result_277" {{0 32 result_277 R 0 "Bit 31 to 0 Data signal of result_277"}}} {0x1a974 result_277_ctrl R 0x0 "Control signal of result_277" {{0 1 result_277_ap_vld R 0 "Control signal result_277_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a978 result_278 R 0x0 "Data signal of result_278" {{0 32 result_278 R 0 "Bit 31 to 0 Data signal of result_278"}}} {0x1a97c result_278_ctrl R 0x0 "Control signal of result_278" {{0 1 result_278_ap_vld R 0 "Control signal result_278_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a980 result_279 R 0x0 "Data signal of result_279" {{0 32 result_279 R 0 "Bit 31 to 0 Data signal of result_279"}}} {0x1a984 result_279_ctrl R 0x0 "Control signal of result_279" {{0 1 result_279_ap_vld R 0 "Control signal result_279_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a988 result_280 R 0x0 "Data signal of result_280" {{0 32 result_280 R 0 "Bit 31 to 0 Data signal of result_280"}}} {0x1a98c result_280_ctrl R 0x0 "Control signal of result_280" {{0 1 result_280_ap_vld R 0 "Control signal result_280_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a990 result_281 R 0x0 "Data signal of result_281" {{0 32 result_281 R 0 "Bit 31 to 0 Data signal of result_281"}}} {0x1a994 result_281_ctrl R 0x0 "Control signal of result_281" {{0 1 result_281_ap_vld R 0 "Control signal result_281_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a998 result_282 R 0x0 "Data signal of result_282" {{0 32 result_282 R 0 "Bit 31 to 0 Data signal of result_282"}}} {0x1a99c result_282_ctrl R 0x0 "Control signal of result_282" {{0 1 result_282_ap_vld R 0 "Control signal result_282_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9a0 result_283 R 0x0 "Data signal of result_283" {{0 32 result_283 R 0 "Bit 31 to 0 Data signal of result_283"}}} {0x1a9a4 result_283_ctrl R 0x0 "Control signal of result_283" {{0 1 result_283_ap_vld R 0 "Control signal result_283_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9a8 result_284 R 0x0 "Data signal of result_284" {{0 32 result_284 R 0 "Bit 31 to 0 Data signal of result_284"}}} {0x1a9ac result_284_ctrl R 0x0 "Control signal of result_284" {{0 1 result_284_ap_vld R 0 "Control signal result_284_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9b0 result_285 R 0x0 "Data signal of result_285" {{0 32 result_285 R 0 "Bit 31 to 0 Data signal of result_285"}}} {0x1a9b4 result_285_ctrl R 0x0 "Control signal of result_285" {{0 1 result_285_ap_vld R 0 "Control signal result_285_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9b8 result_286 R 0x0 "Data signal of result_286" {{0 32 result_286 R 0 "Bit 31 to 0 Data signal of result_286"}}} {0x1a9bc result_286_ctrl R 0x0 "Control signal of result_286" {{0 1 result_286_ap_vld R 0 "Control signal result_286_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9c0 result_287 R 0x0 "Data signal of result_287" {{0 32 result_287 R 0 "Bit 31 to 0 Data signal of result_287"}}} {0x1a9c4 result_287_ctrl R 0x0 "Control signal of result_287" {{0 1 result_287_ap_vld R 0 "Control signal result_287_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9c8 result_288 R 0x0 "Data signal of result_288" {{0 32 result_288 R 0 "Bit 31 to 0 Data signal of result_288"}}} {0x1a9cc result_288_ctrl R 0x0 "Control signal of result_288" {{0 1 result_288_ap_vld R 0 "Control signal result_288_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9d0 result_289 R 0x0 "Data signal of result_289" {{0 32 result_289 R 0 "Bit 31 to 0 Data signal of result_289"}}} {0x1a9d4 result_289_ctrl R 0x0 "Control signal of result_289" {{0 1 result_289_ap_vld R 0 "Control signal result_289_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9d8 result_290 R 0x0 "Data signal of result_290" {{0 32 result_290 R 0 "Bit 31 to 0 Data signal of result_290"}}} {0x1a9dc result_290_ctrl R 0x0 "Control signal of result_290" {{0 1 result_290_ap_vld R 0 "Control signal result_290_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9e0 result_291 R 0x0 "Data signal of result_291" {{0 32 result_291 R 0 "Bit 31 to 0 Data signal of result_291"}}} {0x1a9e4 result_291_ctrl R 0x0 "Control signal of result_291" {{0 1 result_291_ap_vld R 0 "Control signal result_291_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9e8 result_292 R 0x0 "Data signal of result_292" {{0 32 result_292 R 0 "Bit 31 to 0 Data signal of result_292"}}} {0x1a9ec result_292_ctrl R 0x0 "Control signal of result_292" {{0 1 result_292_ap_vld R 0 "Control signal result_292_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9f0 result_293 R 0x0 "Data signal of result_293" {{0 32 result_293 R 0 "Bit 31 to 0 Data signal of result_293"}}} {0x1a9f4 result_293_ctrl R 0x0 "Control signal of result_293" {{0 1 result_293_ap_vld R 0 "Control signal result_293_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1a9f8 result_294 R 0x0 "Data signal of result_294" {{0 32 result_294 R 0 "Bit 31 to 0 Data signal of result_294"}}} {0x1a9fc result_294_ctrl R 0x0 "Control signal of result_294" {{0 1 result_294_ap_vld R 0 "Control signal result_294_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa00 result_295 R 0x0 "Data signal of result_295" {{0 32 result_295 R 0 "Bit 31 to 0 Data signal of result_295"}}} {0x1aa04 result_295_ctrl R 0x0 "Control signal of result_295" {{0 1 result_295_ap_vld R 0 "Control signal result_295_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa08 result_296 R 0x0 "Data signal of result_296" {{0 32 result_296 R 0 "Bit 31 to 0 Data signal of result_296"}}} {0x1aa0c result_296_ctrl R 0x0 "Control signal of result_296" {{0 1 result_296_ap_vld R 0 "Control signal result_296_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa10 result_297 R 0x0 "Data signal of result_297" {{0 32 result_297 R 0 "Bit 31 to 0 Data signal of result_297"}}} {0x1aa14 result_297_ctrl R 0x0 "Control signal of result_297" {{0 1 result_297_ap_vld R 0 "Control signal result_297_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa18 result_298 R 0x0 "Data signal of result_298" {{0 32 result_298 R 0 "Bit 31 to 0 Data signal of result_298"}}} {0x1aa1c result_298_ctrl R 0x0 "Control signal of result_298" {{0 1 result_298_ap_vld R 0 "Control signal result_298_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa20 result_299 R 0x0 "Data signal of result_299" {{0 32 result_299 R 0 "Bit 31 to 0 Data signal of result_299"}}} {0x1aa24 result_299_ctrl R 0x0 "Control signal of result_299" {{0 1 result_299_ap_vld R 0 "Control signal result_299_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa28 result_300 R 0x0 "Data signal of result_300" {{0 32 result_300 R 0 "Bit 31 to 0 Data signal of result_300"}}} {0x1aa2c result_300_ctrl R 0x0 "Control signal of result_300" {{0 1 result_300_ap_vld R 0 "Control signal result_300_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa30 result_301 R 0x0 "Data signal of result_301" {{0 32 result_301 R 0 "Bit 31 to 0 Data signal of result_301"}}} {0x1aa34 result_301_ctrl R 0x0 "Control signal of result_301" {{0 1 result_301_ap_vld R 0 "Control signal result_301_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa38 result_302 R 0x0 "Data signal of result_302" {{0 32 result_302 R 0 "Bit 31 to 0 Data signal of result_302"}}} {0x1aa3c result_302_ctrl R 0x0 "Control signal of result_302" {{0 1 result_302_ap_vld R 0 "Control signal result_302_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa40 result_303 R 0x0 "Data signal of result_303" {{0 32 result_303 R 0 "Bit 31 to 0 Data signal of result_303"}}} {0x1aa44 result_303_ctrl R 0x0 "Control signal of result_303" {{0 1 result_303_ap_vld R 0 "Control signal result_303_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa48 result_304 R 0x0 "Data signal of result_304" {{0 32 result_304 R 0 "Bit 31 to 0 Data signal of result_304"}}} {0x1aa4c result_304_ctrl R 0x0 "Control signal of result_304" {{0 1 result_304_ap_vld R 0 "Control signal result_304_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa50 result_305 R 0x0 "Data signal of result_305" {{0 32 result_305 R 0 "Bit 31 to 0 Data signal of result_305"}}} {0x1aa54 result_305_ctrl R 0x0 "Control signal of result_305" {{0 1 result_305_ap_vld R 0 "Control signal result_305_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa58 result_306 R 0x0 "Data signal of result_306" {{0 32 result_306 R 0 "Bit 31 to 0 Data signal of result_306"}}} {0x1aa5c result_306_ctrl R 0x0 "Control signal of result_306" {{0 1 result_306_ap_vld R 0 "Control signal result_306_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa60 result_307 R 0x0 "Data signal of result_307" {{0 32 result_307 R 0 "Bit 31 to 0 Data signal of result_307"}}} {0x1aa64 result_307_ctrl R 0x0 "Control signal of result_307" {{0 1 result_307_ap_vld R 0 "Control signal result_307_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa68 result_308 R 0x0 "Data signal of result_308" {{0 32 result_308 R 0 "Bit 31 to 0 Data signal of result_308"}}} {0x1aa6c result_308_ctrl R 0x0 "Control signal of result_308" {{0 1 result_308_ap_vld R 0 "Control signal result_308_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa70 result_309 R 0x0 "Data signal of result_309" {{0 32 result_309 R 0 "Bit 31 to 0 Data signal of result_309"}}} {0x1aa74 result_309_ctrl R 0x0 "Control signal of result_309" {{0 1 result_309_ap_vld R 0 "Control signal result_309_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa78 result_310 R 0x0 "Data signal of result_310" {{0 32 result_310 R 0 "Bit 31 to 0 Data signal of result_310"}}} {0x1aa7c result_310_ctrl R 0x0 "Control signal of result_310" {{0 1 result_310_ap_vld R 0 "Control signal result_310_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa80 result_311 R 0x0 "Data signal of result_311" {{0 32 result_311 R 0 "Bit 31 to 0 Data signal of result_311"}}} {0x1aa84 result_311_ctrl R 0x0 "Control signal of result_311" {{0 1 result_311_ap_vld R 0 "Control signal result_311_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa88 result_312 R 0x0 "Data signal of result_312" {{0 32 result_312 R 0 "Bit 31 to 0 Data signal of result_312"}}} {0x1aa8c result_312_ctrl R 0x0 "Control signal of result_312" {{0 1 result_312_ap_vld R 0 "Control signal result_312_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa90 result_313 R 0x0 "Data signal of result_313" {{0 32 result_313 R 0 "Bit 31 to 0 Data signal of result_313"}}} {0x1aa94 result_313_ctrl R 0x0 "Control signal of result_313" {{0 1 result_313_ap_vld R 0 "Control signal result_313_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aa98 result_314 R 0x0 "Data signal of result_314" {{0 32 result_314 R 0 "Bit 31 to 0 Data signal of result_314"}}} {0x1aa9c result_314_ctrl R 0x0 "Control signal of result_314" {{0 1 result_314_ap_vld R 0 "Control signal result_314_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aaa0 result_315 R 0x0 "Data signal of result_315" {{0 32 result_315 R 0 "Bit 31 to 0 Data signal of result_315"}}} {0x1aaa4 result_315_ctrl R 0x0 "Control signal of result_315" {{0 1 result_315_ap_vld R 0 "Control signal result_315_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aaa8 result_316 R 0x0 "Data signal of result_316" {{0 32 result_316 R 0 "Bit 31 to 0 Data signal of result_316"}}} {0x1aaac result_316_ctrl R 0x0 "Control signal of result_316" {{0 1 result_316_ap_vld R 0 "Control signal result_316_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aab0 result_317 R 0x0 "Data signal of result_317" {{0 32 result_317 R 0 "Bit 31 to 0 Data signal of result_317"}}} {0x1aab4 result_317_ctrl R 0x0 "Control signal of result_317" {{0 1 result_317_ap_vld R 0 "Control signal result_317_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aab8 result_318 R 0x0 "Data signal of result_318" {{0 32 result_318 R 0 "Bit 31 to 0 Data signal of result_318"}}} {0x1aabc result_318_ctrl R 0x0 "Control signal of result_318" {{0 1 result_318_ap_vld R 0 "Control signal result_318_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aac0 result_319 R 0x0 "Data signal of result_319" {{0 32 result_319 R 0 "Bit 31 to 0 Data signal of result_319"}}} {0x1aac4 result_319_ctrl R 0x0 "Control signal of result_319" {{0 1 result_319_ap_vld R 0 "Control signal result_319_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aac8 result_320 R 0x0 "Data signal of result_320" {{0 32 result_320 R 0 "Bit 31 to 0 Data signal of result_320"}}} {0x1aacc result_320_ctrl R 0x0 "Control signal of result_320" {{0 1 result_320_ap_vld R 0 "Control signal result_320_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aad0 result_321 R 0x0 "Data signal of result_321" {{0 32 result_321 R 0 "Bit 31 to 0 Data signal of result_321"}}} {0x1aad4 result_321_ctrl R 0x0 "Control signal of result_321" {{0 1 result_321_ap_vld R 0 "Control signal result_321_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aad8 result_322 R 0x0 "Data signal of result_322" {{0 32 result_322 R 0 "Bit 31 to 0 Data signal of result_322"}}} {0x1aadc result_322_ctrl R 0x0 "Control signal of result_322" {{0 1 result_322_ap_vld R 0 "Control signal result_322_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aae0 result_323 R 0x0 "Data signal of result_323" {{0 32 result_323 R 0 "Bit 31 to 0 Data signal of result_323"}}} {0x1aae4 result_323_ctrl R 0x0 "Control signal of result_323" {{0 1 result_323_ap_vld R 0 "Control signal result_323_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aae8 result_324 R 0x0 "Data signal of result_324" {{0 32 result_324 R 0 "Bit 31 to 0 Data signal of result_324"}}} {0x1aaec result_324_ctrl R 0x0 "Control signal of result_324" {{0 1 result_324_ap_vld R 0 "Control signal result_324_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aaf0 result_325 R 0x0 "Data signal of result_325" {{0 32 result_325 R 0 "Bit 31 to 0 Data signal of result_325"}}} {0x1aaf4 result_325_ctrl R 0x0 "Control signal of result_325" {{0 1 result_325_ap_vld R 0 "Control signal result_325_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aaf8 result_326 R 0x0 "Data signal of result_326" {{0 32 result_326 R 0 "Bit 31 to 0 Data signal of result_326"}}} {0x1aafc result_326_ctrl R 0x0 "Control signal of result_326" {{0 1 result_326_ap_vld R 0 "Control signal result_326_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab00 result_327 R 0x0 "Data signal of result_327" {{0 32 result_327 R 0 "Bit 31 to 0 Data signal of result_327"}}} {0x1ab04 result_327_ctrl R 0x0 "Control signal of result_327" {{0 1 result_327_ap_vld R 0 "Control signal result_327_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab08 result_328 R 0x0 "Data signal of result_328" {{0 32 result_328 R 0 "Bit 31 to 0 Data signal of result_328"}}} {0x1ab0c result_328_ctrl R 0x0 "Control signal of result_328" {{0 1 result_328_ap_vld R 0 "Control signal result_328_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab10 result_329 R 0x0 "Data signal of result_329" {{0 32 result_329 R 0 "Bit 31 to 0 Data signal of result_329"}}} {0x1ab14 result_329_ctrl R 0x0 "Control signal of result_329" {{0 1 result_329_ap_vld R 0 "Control signal result_329_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab18 result_330 R 0x0 "Data signal of result_330" {{0 32 result_330 R 0 "Bit 31 to 0 Data signal of result_330"}}} {0x1ab1c result_330_ctrl R 0x0 "Control signal of result_330" {{0 1 result_330_ap_vld R 0 "Control signal result_330_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab20 result_331 R 0x0 "Data signal of result_331" {{0 32 result_331 R 0 "Bit 31 to 0 Data signal of result_331"}}} {0x1ab24 result_331_ctrl R 0x0 "Control signal of result_331" {{0 1 result_331_ap_vld R 0 "Control signal result_331_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab28 result_332 R 0x0 "Data signal of result_332" {{0 32 result_332 R 0 "Bit 31 to 0 Data signal of result_332"}}} {0x1ab2c result_332_ctrl R 0x0 "Control signal of result_332" {{0 1 result_332_ap_vld R 0 "Control signal result_332_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab30 result_333 R 0x0 "Data signal of result_333" {{0 32 result_333 R 0 "Bit 31 to 0 Data signal of result_333"}}} {0x1ab34 result_333_ctrl R 0x0 "Control signal of result_333" {{0 1 result_333_ap_vld R 0 "Control signal result_333_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab38 result_334 R 0x0 "Data signal of result_334" {{0 32 result_334 R 0 "Bit 31 to 0 Data signal of result_334"}}} {0x1ab3c result_334_ctrl R 0x0 "Control signal of result_334" {{0 1 result_334_ap_vld R 0 "Control signal result_334_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab40 result_335 R 0x0 "Data signal of result_335" {{0 32 result_335 R 0 "Bit 31 to 0 Data signal of result_335"}}} {0x1ab44 result_335_ctrl R 0x0 "Control signal of result_335" {{0 1 result_335_ap_vld R 0 "Control signal result_335_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab48 result_336 R 0x0 "Data signal of result_336" {{0 32 result_336 R 0 "Bit 31 to 0 Data signal of result_336"}}} {0x1ab4c result_336_ctrl R 0x0 "Control signal of result_336" {{0 1 result_336_ap_vld R 0 "Control signal result_336_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab50 result_337 R 0x0 "Data signal of result_337" {{0 32 result_337 R 0 "Bit 31 to 0 Data signal of result_337"}}} {0x1ab54 result_337_ctrl R 0x0 "Control signal of result_337" {{0 1 result_337_ap_vld R 0 "Control signal result_337_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab58 result_338 R 0x0 "Data signal of result_338" {{0 32 result_338 R 0 "Bit 31 to 0 Data signal of result_338"}}} {0x1ab5c result_338_ctrl R 0x0 "Control signal of result_338" {{0 1 result_338_ap_vld R 0 "Control signal result_338_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab60 result_339 R 0x0 "Data signal of result_339" {{0 32 result_339 R 0 "Bit 31 to 0 Data signal of result_339"}}} {0x1ab64 result_339_ctrl R 0x0 "Control signal of result_339" {{0 1 result_339_ap_vld R 0 "Control signal result_339_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab68 result_340 R 0x0 "Data signal of result_340" {{0 32 result_340 R 0 "Bit 31 to 0 Data signal of result_340"}}} {0x1ab6c result_340_ctrl R 0x0 "Control signal of result_340" {{0 1 result_340_ap_vld R 0 "Control signal result_340_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab70 result_341 R 0x0 "Data signal of result_341" {{0 32 result_341 R 0 "Bit 31 to 0 Data signal of result_341"}}} {0x1ab74 result_341_ctrl R 0x0 "Control signal of result_341" {{0 1 result_341_ap_vld R 0 "Control signal result_341_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab78 result_342 R 0x0 "Data signal of result_342" {{0 32 result_342 R 0 "Bit 31 to 0 Data signal of result_342"}}} {0x1ab7c result_342_ctrl R 0x0 "Control signal of result_342" {{0 1 result_342_ap_vld R 0 "Control signal result_342_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab80 result_343 R 0x0 "Data signal of result_343" {{0 32 result_343 R 0 "Bit 31 to 0 Data signal of result_343"}}} {0x1ab84 result_343_ctrl R 0x0 "Control signal of result_343" {{0 1 result_343_ap_vld R 0 "Control signal result_343_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab88 result_344 R 0x0 "Data signal of result_344" {{0 32 result_344 R 0 "Bit 31 to 0 Data signal of result_344"}}} {0x1ab8c result_344_ctrl R 0x0 "Control signal of result_344" {{0 1 result_344_ap_vld R 0 "Control signal result_344_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab90 result_345 R 0x0 "Data signal of result_345" {{0 32 result_345 R 0 "Bit 31 to 0 Data signal of result_345"}}} {0x1ab94 result_345_ctrl R 0x0 "Control signal of result_345" {{0 1 result_345_ap_vld R 0 "Control signal result_345_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ab98 result_346 R 0x0 "Data signal of result_346" {{0 32 result_346 R 0 "Bit 31 to 0 Data signal of result_346"}}} {0x1ab9c result_346_ctrl R 0x0 "Control signal of result_346" {{0 1 result_346_ap_vld R 0 "Control signal result_346_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aba0 result_347 R 0x0 "Data signal of result_347" {{0 32 result_347 R 0 "Bit 31 to 0 Data signal of result_347"}}} {0x1aba4 result_347_ctrl R 0x0 "Control signal of result_347" {{0 1 result_347_ap_vld R 0 "Control signal result_347_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aba8 result_348 R 0x0 "Data signal of result_348" {{0 32 result_348 R 0 "Bit 31 to 0 Data signal of result_348"}}} {0x1abac result_348_ctrl R 0x0 "Control signal of result_348" {{0 1 result_348_ap_vld R 0 "Control signal result_348_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abb0 result_349 R 0x0 "Data signal of result_349" {{0 32 result_349 R 0 "Bit 31 to 0 Data signal of result_349"}}} {0x1abb4 result_349_ctrl R 0x0 "Control signal of result_349" {{0 1 result_349_ap_vld R 0 "Control signal result_349_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abb8 result_350 R 0x0 "Data signal of result_350" {{0 32 result_350 R 0 "Bit 31 to 0 Data signal of result_350"}}} {0x1abbc result_350_ctrl R 0x0 "Control signal of result_350" {{0 1 result_350_ap_vld R 0 "Control signal result_350_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abc0 result_351 R 0x0 "Data signal of result_351" {{0 32 result_351 R 0 "Bit 31 to 0 Data signal of result_351"}}} {0x1abc4 result_351_ctrl R 0x0 "Control signal of result_351" {{0 1 result_351_ap_vld R 0 "Control signal result_351_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abc8 result_352 R 0x0 "Data signal of result_352" {{0 32 result_352 R 0 "Bit 31 to 0 Data signal of result_352"}}} {0x1abcc result_352_ctrl R 0x0 "Control signal of result_352" {{0 1 result_352_ap_vld R 0 "Control signal result_352_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abd0 result_353 R 0x0 "Data signal of result_353" {{0 32 result_353 R 0 "Bit 31 to 0 Data signal of result_353"}}} {0x1abd4 result_353_ctrl R 0x0 "Control signal of result_353" {{0 1 result_353_ap_vld R 0 "Control signal result_353_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abd8 result_354 R 0x0 "Data signal of result_354" {{0 32 result_354 R 0 "Bit 31 to 0 Data signal of result_354"}}} {0x1abdc result_354_ctrl R 0x0 "Control signal of result_354" {{0 1 result_354_ap_vld R 0 "Control signal result_354_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abe0 result_355 R 0x0 "Data signal of result_355" {{0 32 result_355 R 0 "Bit 31 to 0 Data signal of result_355"}}} {0x1abe4 result_355_ctrl R 0x0 "Control signal of result_355" {{0 1 result_355_ap_vld R 0 "Control signal result_355_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abe8 result_356 R 0x0 "Data signal of result_356" {{0 32 result_356 R 0 "Bit 31 to 0 Data signal of result_356"}}} {0x1abec result_356_ctrl R 0x0 "Control signal of result_356" {{0 1 result_356_ap_vld R 0 "Control signal result_356_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abf0 result_357 R 0x0 "Data signal of result_357" {{0 32 result_357 R 0 "Bit 31 to 0 Data signal of result_357"}}} {0x1abf4 result_357_ctrl R 0x0 "Control signal of result_357" {{0 1 result_357_ap_vld R 0 "Control signal result_357_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1abf8 result_358 R 0x0 "Data signal of result_358" {{0 32 result_358 R 0 "Bit 31 to 0 Data signal of result_358"}}} {0x1abfc result_358_ctrl R 0x0 "Control signal of result_358" {{0 1 result_358_ap_vld R 0 "Control signal result_358_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac00 result_359 R 0x0 "Data signal of result_359" {{0 32 result_359 R 0 "Bit 31 to 0 Data signal of result_359"}}} {0x1ac04 result_359_ctrl R 0x0 "Control signal of result_359" {{0 1 result_359_ap_vld R 0 "Control signal result_359_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac08 result_360 R 0x0 "Data signal of result_360" {{0 32 result_360 R 0 "Bit 31 to 0 Data signal of result_360"}}} {0x1ac0c result_360_ctrl R 0x0 "Control signal of result_360" {{0 1 result_360_ap_vld R 0 "Control signal result_360_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac10 result_361 R 0x0 "Data signal of result_361" {{0 32 result_361 R 0 "Bit 31 to 0 Data signal of result_361"}}} {0x1ac14 result_361_ctrl R 0x0 "Control signal of result_361" {{0 1 result_361_ap_vld R 0 "Control signal result_361_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac18 result_362 R 0x0 "Data signal of result_362" {{0 32 result_362 R 0 "Bit 31 to 0 Data signal of result_362"}}} {0x1ac1c result_362_ctrl R 0x0 "Control signal of result_362" {{0 1 result_362_ap_vld R 0 "Control signal result_362_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac20 result_363 R 0x0 "Data signal of result_363" {{0 32 result_363 R 0 "Bit 31 to 0 Data signal of result_363"}}} {0x1ac24 result_363_ctrl R 0x0 "Control signal of result_363" {{0 1 result_363_ap_vld R 0 "Control signal result_363_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac28 result_364 R 0x0 "Data signal of result_364" {{0 32 result_364 R 0 "Bit 31 to 0 Data signal of result_364"}}} {0x1ac2c result_364_ctrl R 0x0 "Control signal of result_364" {{0 1 result_364_ap_vld R 0 "Control signal result_364_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac30 result_365 R 0x0 "Data signal of result_365" {{0 32 result_365 R 0 "Bit 31 to 0 Data signal of result_365"}}} {0x1ac34 result_365_ctrl R 0x0 "Control signal of result_365" {{0 1 result_365_ap_vld R 0 "Control signal result_365_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac38 result_366 R 0x0 "Data signal of result_366" {{0 32 result_366 R 0 "Bit 31 to 0 Data signal of result_366"}}} {0x1ac3c result_366_ctrl R 0x0 "Control signal of result_366" {{0 1 result_366_ap_vld R 0 "Control signal result_366_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac40 result_367 R 0x0 "Data signal of result_367" {{0 32 result_367 R 0 "Bit 31 to 0 Data signal of result_367"}}} {0x1ac44 result_367_ctrl R 0x0 "Control signal of result_367" {{0 1 result_367_ap_vld R 0 "Control signal result_367_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac48 result_368 R 0x0 "Data signal of result_368" {{0 32 result_368 R 0 "Bit 31 to 0 Data signal of result_368"}}} {0x1ac4c result_368_ctrl R 0x0 "Control signal of result_368" {{0 1 result_368_ap_vld R 0 "Control signal result_368_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac50 result_369 R 0x0 "Data signal of result_369" {{0 32 result_369 R 0 "Bit 31 to 0 Data signal of result_369"}}} {0x1ac54 result_369_ctrl R 0x0 "Control signal of result_369" {{0 1 result_369_ap_vld R 0 "Control signal result_369_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac58 result_370 R 0x0 "Data signal of result_370" {{0 32 result_370 R 0 "Bit 31 to 0 Data signal of result_370"}}} {0x1ac5c result_370_ctrl R 0x0 "Control signal of result_370" {{0 1 result_370_ap_vld R 0 "Control signal result_370_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac60 result_371 R 0x0 "Data signal of result_371" {{0 32 result_371 R 0 "Bit 31 to 0 Data signal of result_371"}}} {0x1ac64 result_371_ctrl R 0x0 "Control signal of result_371" {{0 1 result_371_ap_vld R 0 "Control signal result_371_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac68 result_372 R 0x0 "Data signal of result_372" {{0 32 result_372 R 0 "Bit 31 to 0 Data signal of result_372"}}} {0x1ac6c result_372_ctrl R 0x0 "Control signal of result_372" {{0 1 result_372_ap_vld R 0 "Control signal result_372_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac70 result_373 R 0x0 "Data signal of result_373" {{0 32 result_373 R 0 "Bit 31 to 0 Data signal of result_373"}}} {0x1ac74 result_373_ctrl R 0x0 "Control signal of result_373" {{0 1 result_373_ap_vld R 0 "Control signal result_373_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac78 result_374 R 0x0 "Data signal of result_374" {{0 32 result_374 R 0 "Bit 31 to 0 Data signal of result_374"}}} {0x1ac7c result_374_ctrl R 0x0 "Control signal of result_374" {{0 1 result_374_ap_vld R 0 "Control signal result_374_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac80 result_375 R 0x0 "Data signal of result_375" {{0 32 result_375 R 0 "Bit 31 to 0 Data signal of result_375"}}} {0x1ac84 result_375_ctrl R 0x0 "Control signal of result_375" {{0 1 result_375_ap_vld R 0 "Control signal result_375_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac88 result_376 R 0x0 "Data signal of result_376" {{0 32 result_376 R 0 "Bit 31 to 0 Data signal of result_376"}}} {0x1ac8c result_376_ctrl R 0x0 "Control signal of result_376" {{0 1 result_376_ap_vld R 0 "Control signal result_376_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac90 result_377 R 0x0 "Data signal of result_377" {{0 32 result_377 R 0 "Bit 31 to 0 Data signal of result_377"}}} {0x1ac94 result_377_ctrl R 0x0 "Control signal of result_377" {{0 1 result_377_ap_vld R 0 "Control signal result_377_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ac98 result_378 R 0x0 "Data signal of result_378" {{0 32 result_378 R 0 "Bit 31 to 0 Data signal of result_378"}}} {0x1ac9c result_378_ctrl R 0x0 "Control signal of result_378" {{0 1 result_378_ap_vld R 0 "Control signal result_378_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aca0 result_379 R 0x0 "Data signal of result_379" {{0 32 result_379 R 0 "Bit 31 to 0 Data signal of result_379"}}} {0x1aca4 result_379_ctrl R 0x0 "Control signal of result_379" {{0 1 result_379_ap_vld R 0 "Control signal result_379_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aca8 result_380 R 0x0 "Data signal of result_380" {{0 32 result_380 R 0 "Bit 31 to 0 Data signal of result_380"}}} {0x1acac result_380_ctrl R 0x0 "Control signal of result_380" {{0 1 result_380_ap_vld R 0 "Control signal result_380_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acb0 result_381 R 0x0 "Data signal of result_381" {{0 32 result_381 R 0 "Bit 31 to 0 Data signal of result_381"}}} {0x1acb4 result_381_ctrl R 0x0 "Control signal of result_381" {{0 1 result_381_ap_vld R 0 "Control signal result_381_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acb8 result_382 R 0x0 "Data signal of result_382" {{0 32 result_382 R 0 "Bit 31 to 0 Data signal of result_382"}}} {0x1acbc result_382_ctrl R 0x0 "Control signal of result_382" {{0 1 result_382_ap_vld R 0 "Control signal result_382_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acc0 result_383 R 0x0 "Data signal of result_383" {{0 32 result_383 R 0 "Bit 31 to 0 Data signal of result_383"}}} {0x1acc4 result_383_ctrl R 0x0 "Control signal of result_383" {{0 1 result_383_ap_vld R 0 "Control signal result_383_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acc8 result_384 R 0x0 "Data signal of result_384" {{0 32 result_384 R 0 "Bit 31 to 0 Data signal of result_384"}}} {0x1accc result_384_ctrl R 0x0 "Control signal of result_384" {{0 1 result_384_ap_vld R 0 "Control signal result_384_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acd0 result_385 R 0x0 "Data signal of result_385" {{0 32 result_385 R 0 "Bit 31 to 0 Data signal of result_385"}}} {0x1acd4 result_385_ctrl R 0x0 "Control signal of result_385" {{0 1 result_385_ap_vld R 0 "Control signal result_385_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acd8 result_386 R 0x0 "Data signal of result_386" {{0 32 result_386 R 0 "Bit 31 to 0 Data signal of result_386"}}} {0x1acdc result_386_ctrl R 0x0 "Control signal of result_386" {{0 1 result_386_ap_vld R 0 "Control signal result_386_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ace0 result_387 R 0x0 "Data signal of result_387" {{0 32 result_387 R 0 "Bit 31 to 0 Data signal of result_387"}}} {0x1ace4 result_387_ctrl R 0x0 "Control signal of result_387" {{0 1 result_387_ap_vld R 0 "Control signal result_387_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ace8 result_388 R 0x0 "Data signal of result_388" {{0 32 result_388 R 0 "Bit 31 to 0 Data signal of result_388"}}} {0x1acec result_388_ctrl R 0x0 "Control signal of result_388" {{0 1 result_388_ap_vld R 0 "Control signal result_388_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acf0 result_389 R 0x0 "Data signal of result_389" {{0 32 result_389 R 0 "Bit 31 to 0 Data signal of result_389"}}} {0x1acf4 result_389_ctrl R 0x0 "Control signal of result_389" {{0 1 result_389_ap_vld R 0 "Control signal result_389_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1acf8 result_390 R 0x0 "Data signal of result_390" {{0 32 result_390 R 0 "Bit 31 to 0 Data signal of result_390"}}} {0x1acfc result_390_ctrl R 0x0 "Control signal of result_390" {{0 1 result_390_ap_vld R 0 "Control signal result_390_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad00 result_391 R 0x0 "Data signal of result_391" {{0 32 result_391 R 0 "Bit 31 to 0 Data signal of result_391"}}} {0x1ad04 result_391_ctrl R 0x0 "Control signal of result_391" {{0 1 result_391_ap_vld R 0 "Control signal result_391_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad08 result_392 R 0x0 "Data signal of result_392" {{0 32 result_392 R 0 "Bit 31 to 0 Data signal of result_392"}}} {0x1ad0c result_392_ctrl R 0x0 "Control signal of result_392" {{0 1 result_392_ap_vld R 0 "Control signal result_392_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad10 result_393 R 0x0 "Data signal of result_393" {{0 32 result_393 R 0 "Bit 31 to 0 Data signal of result_393"}}} {0x1ad14 result_393_ctrl R 0x0 "Control signal of result_393" {{0 1 result_393_ap_vld R 0 "Control signal result_393_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad18 result_394 R 0x0 "Data signal of result_394" {{0 32 result_394 R 0 "Bit 31 to 0 Data signal of result_394"}}} {0x1ad1c result_394_ctrl R 0x0 "Control signal of result_394" {{0 1 result_394_ap_vld R 0 "Control signal result_394_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad20 result_395 R 0x0 "Data signal of result_395" {{0 32 result_395 R 0 "Bit 31 to 0 Data signal of result_395"}}} {0x1ad24 result_395_ctrl R 0x0 "Control signal of result_395" {{0 1 result_395_ap_vld R 0 "Control signal result_395_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad28 result_396 R 0x0 "Data signal of result_396" {{0 32 result_396 R 0 "Bit 31 to 0 Data signal of result_396"}}} {0x1ad2c result_396_ctrl R 0x0 "Control signal of result_396" {{0 1 result_396_ap_vld R 0 "Control signal result_396_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad30 result_397 R 0x0 "Data signal of result_397" {{0 32 result_397 R 0 "Bit 31 to 0 Data signal of result_397"}}} {0x1ad34 result_397_ctrl R 0x0 "Control signal of result_397" {{0 1 result_397_ap_vld R 0 "Control signal result_397_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad38 result_398 R 0x0 "Data signal of result_398" {{0 32 result_398 R 0 "Bit 31 to 0 Data signal of result_398"}}} {0x1ad3c result_398_ctrl R 0x0 "Control signal of result_398" {{0 1 result_398_ap_vld R 0 "Control signal result_398_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad40 result_399 R 0x0 "Data signal of result_399" {{0 32 result_399 R 0 "Bit 31 to 0 Data signal of result_399"}}} {0x1ad44 result_399_ctrl R 0x0 "Control signal of result_399" {{0 1 result_399_ap_vld R 0 "Control signal result_399_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad48 result_400 R 0x0 "Data signal of result_400" {{0 32 result_400 R 0 "Bit 31 to 0 Data signal of result_400"}}} {0x1ad4c result_400_ctrl R 0x0 "Control signal of result_400" {{0 1 result_400_ap_vld R 0 "Control signal result_400_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad50 result_401 R 0x0 "Data signal of result_401" {{0 32 result_401 R 0 "Bit 31 to 0 Data signal of result_401"}}} {0x1ad54 result_401_ctrl R 0x0 "Control signal of result_401" {{0 1 result_401_ap_vld R 0 "Control signal result_401_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad58 result_402 R 0x0 "Data signal of result_402" {{0 32 result_402 R 0 "Bit 31 to 0 Data signal of result_402"}}} {0x1ad5c result_402_ctrl R 0x0 "Control signal of result_402" {{0 1 result_402_ap_vld R 0 "Control signal result_402_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad60 result_403 R 0x0 "Data signal of result_403" {{0 32 result_403 R 0 "Bit 31 to 0 Data signal of result_403"}}} {0x1ad64 result_403_ctrl R 0x0 "Control signal of result_403" {{0 1 result_403_ap_vld R 0 "Control signal result_403_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad68 result_404 R 0x0 "Data signal of result_404" {{0 32 result_404 R 0 "Bit 31 to 0 Data signal of result_404"}}} {0x1ad6c result_404_ctrl R 0x0 "Control signal of result_404" {{0 1 result_404_ap_vld R 0 "Control signal result_404_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad70 result_405 R 0x0 "Data signal of result_405" {{0 32 result_405 R 0 "Bit 31 to 0 Data signal of result_405"}}} {0x1ad74 result_405_ctrl R 0x0 "Control signal of result_405" {{0 1 result_405_ap_vld R 0 "Control signal result_405_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad78 result_406 R 0x0 "Data signal of result_406" {{0 32 result_406 R 0 "Bit 31 to 0 Data signal of result_406"}}} {0x1ad7c result_406_ctrl R 0x0 "Control signal of result_406" {{0 1 result_406_ap_vld R 0 "Control signal result_406_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad80 result_407 R 0x0 "Data signal of result_407" {{0 32 result_407 R 0 "Bit 31 to 0 Data signal of result_407"}}} {0x1ad84 result_407_ctrl R 0x0 "Control signal of result_407" {{0 1 result_407_ap_vld R 0 "Control signal result_407_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad88 result_408 R 0x0 "Data signal of result_408" {{0 32 result_408 R 0 "Bit 31 to 0 Data signal of result_408"}}} {0x1ad8c result_408_ctrl R 0x0 "Control signal of result_408" {{0 1 result_408_ap_vld R 0 "Control signal result_408_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad90 result_409 R 0x0 "Data signal of result_409" {{0 32 result_409 R 0 "Bit 31 to 0 Data signal of result_409"}}} {0x1ad94 result_409_ctrl R 0x0 "Control signal of result_409" {{0 1 result_409_ap_vld R 0 "Control signal result_409_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ad98 result_410 R 0x0 "Data signal of result_410" {{0 32 result_410 R 0 "Bit 31 to 0 Data signal of result_410"}}} {0x1ad9c result_410_ctrl R 0x0 "Control signal of result_410" {{0 1 result_410_ap_vld R 0 "Control signal result_410_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ada0 result_411 R 0x0 "Data signal of result_411" {{0 32 result_411 R 0 "Bit 31 to 0 Data signal of result_411"}}} {0x1ada4 result_411_ctrl R 0x0 "Control signal of result_411" {{0 1 result_411_ap_vld R 0 "Control signal result_411_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ada8 result_412 R 0x0 "Data signal of result_412" {{0 32 result_412 R 0 "Bit 31 to 0 Data signal of result_412"}}} {0x1adac result_412_ctrl R 0x0 "Control signal of result_412" {{0 1 result_412_ap_vld R 0 "Control signal result_412_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adb0 result_413 R 0x0 "Data signal of result_413" {{0 32 result_413 R 0 "Bit 31 to 0 Data signal of result_413"}}} {0x1adb4 result_413_ctrl R 0x0 "Control signal of result_413" {{0 1 result_413_ap_vld R 0 "Control signal result_413_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adb8 result_414 R 0x0 "Data signal of result_414" {{0 32 result_414 R 0 "Bit 31 to 0 Data signal of result_414"}}} {0x1adbc result_414_ctrl R 0x0 "Control signal of result_414" {{0 1 result_414_ap_vld R 0 "Control signal result_414_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adc0 result_415 R 0x0 "Data signal of result_415" {{0 32 result_415 R 0 "Bit 31 to 0 Data signal of result_415"}}} {0x1adc4 result_415_ctrl R 0x0 "Control signal of result_415" {{0 1 result_415_ap_vld R 0 "Control signal result_415_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adc8 result_416 R 0x0 "Data signal of result_416" {{0 32 result_416 R 0 "Bit 31 to 0 Data signal of result_416"}}} {0x1adcc result_416_ctrl R 0x0 "Control signal of result_416" {{0 1 result_416_ap_vld R 0 "Control signal result_416_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1add0 result_417 R 0x0 "Data signal of result_417" {{0 32 result_417 R 0 "Bit 31 to 0 Data signal of result_417"}}} {0x1add4 result_417_ctrl R 0x0 "Control signal of result_417" {{0 1 result_417_ap_vld R 0 "Control signal result_417_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1add8 result_418 R 0x0 "Data signal of result_418" {{0 32 result_418 R 0 "Bit 31 to 0 Data signal of result_418"}}} {0x1addc result_418_ctrl R 0x0 "Control signal of result_418" {{0 1 result_418_ap_vld R 0 "Control signal result_418_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ade0 result_419 R 0x0 "Data signal of result_419" {{0 32 result_419 R 0 "Bit 31 to 0 Data signal of result_419"}}} {0x1ade4 result_419_ctrl R 0x0 "Control signal of result_419" {{0 1 result_419_ap_vld R 0 "Control signal result_419_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ade8 result_420 R 0x0 "Data signal of result_420" {{0 32 result_420 R 0 "Bit 31 to 0 Data signal of result_420"}}} {0x1adec result_420_ctrl R 0x0 "Control signal of result_420" {{0 1 result_420_ap_vld R 0 "Control signal result_420_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adf0 result_421 R 0x0 "Data signal of result_421" {{0 32 result_421 R 0 "Bit 31 to 0 Data signal of result_421"}}} {0x1adf4 result_421_ctrl R 0x0 "Control signal of result_421" {{0 1 result_421_ap_vld R 0 "Control signal result_421_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1adf8 result_422 R 0x0 "Data signal of result_422" {{0 32 result_422 R 0 "Bit 31 to 0 Data signal of result_422"}}} {0x1adfc result_422_ctrl R 0x0 "Control signal of result_422" {{0 1 result_422_ap_vld R 0 "Control signal result_422_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae00 result_423 R 0x0 "Data signal of result_423" {{0 32 result_423 R 0 "Bit 31 to 0 Data signal of result_423"}}} {0x1ae04 result_423_ctrl R 0x0 "Control signal of result_423" {{0 1 result_423_ap_vld R 0 "Control signal result_423_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae08 result_424 R 0x0 "Data signal of result_424" {{0 32 result_424 R 0 "Bit 31 to 0 Data signal of result_424"}}} {0x1ae0c result_424_ctrl R 0x0 "Control signal of result_424" {{0 1 result_424_ap_vld R 0 "Control signal result_424_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae10 result_425 R 0x0 "Data signal of result_425" {{0 32 result_425 R 0 "Bit 31 to 0 Data signal of result_425"}}} {0x1ae14 result_425_ctrl R 0x0 "Control signal of result_425" {{0 1 result_425_ap_vld R 0 "Control signal result_425_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae18 result_426 R 0x0 "Data signal of result_426" {{0 32 result_426 R 0 "Bit 31 to 0 Data signal of result_426"}}} {0x1ae1c result_426_ctrl R 0x0 "Control signal of result_426" {{0 1 result_426_ap_vld R 0 "Control signal result_426_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae20 result_427 R 0x0 "Data signal of result_427" {{0 32 result_427 R 0 "Bit 31 to 0 Data signal of result_427"}}} {0x1ae24 result_427_ctrl R 0x0 "Control signal of result_427" {{0 1 result_427_ap_vld R 0 "Control signal result_427_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae28 result_428 R 0x0 "Data signal of result_428" {{0 32 result_428 R 0 "Bit 31 to 0 Data signal of result_428"}}} {0x1ae2c result_428_ctrl R 0x0 "Control signal of result_428" {{0 1 result_428_ap_vld R 0 "Control signal result_428_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae30 result_429 R 0x0 "Data signal of result_429" {{0 32 result_429 R 0 "Bit 31 to 0 Data signal of result_429"}}} {0x1ae34 result_429_ctrl R 0x0 "Control signal of result_429" {{0 1 result_429_ap_vld R 0 "Control signal result_429_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae38 result_430 R 0x0 "Data signal of result_430" {{0 32 result_430 R 0 "Bit 31 to 0 Data signal of result_430"}}} {0x1ae3c result_430_ctrl R 0x0 "Control signal of result_430" {{0 1 result_430_ap_vld R 0 "Control signal result_430_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae40 result_431 R 0x0 "Data signal of result_431" {{0 32 result_431 R 0 "Bit 31 to 0 Data signal of result_431"}}} {0x1ae44 result_431_ctrl R 0x0 "Control signal of result_431" {{0 1 result_431_ap_vld R 0 "Control signal result_431_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae48 result_432 R 0x0 "Data signal of result_432" {{0 32 result_432 R 0 "Bit 31 to 0 Data signal of result_432"}}} {0x1ae4c result_432_ctrl R 0x0 "Control signal of result_432" {{0 1 result_432_ap_vld R 0 "Control signal result_432_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae50 result_433 R 0x0 "Data signal of result_433" {{0 32 result_433 R 0 "Bit 31 to 0 Data signal of result_433"}}} {0x1ae54 result_433_ctrl R 0x0 "Control signal of result_433" {{0 1 result_433_ap_vld R 0 "Control signal result_433_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae58 result_434 R 0x0 "Data signal of result_434" {{0 32 result_434 R 0 "Bit 31 to 0 Data signal of result_434"}}} {0x1ae5c result_434_ctrl R 0x0 "Control signal of result_434" {{0 1 result_434_ap_vld R 0 "Control signal result_434_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae60 result_435 R 0x0 "Data signal of result_435" {{0 32 result_435 R 0 "Bit 31 to 0 Data signal of result_435"}}} {0x1ae64 result_435_ctrl R 0x0 "Control signal of result_435" {{0 1 result_435_ap_vld R 0 "Control signal result_435_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae68 result_436 R 0x0 "Data signal of result_436" {{0 32 result_436 R 0 "Bit 31 to 0 Data signal of result_436"}}} {0x1ae6c result_436_ctrl R 0x0 "Control signal of result_436" {{0 1 result_436_ap_vld R 0 "Control signal result_436_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae70 result_437 R 0x0 "Data signal of result_437" {{0 32 result_437 R 0 "Bit 31 to 0 Data signal of result_437"}}} {0x1ae74 result_437_ctrl R 0x0 "Control signal of result_437" {{0 1 result_437_ap_vld R 0 "Control signal result_437_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae78 result_438 R 0x0 "Data signal of result_438" {{0 32 result_438 R 0 "Bit 31 to 0 Data signal of result_438"}}} {0x1ae7c result_438_ctrl R 0x0 "Control signal of result_438" {{0 1 result_438_ap_vld R 0 "Control signal result_438_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae80 result_439 R 0x0 "Data signal of result_439" {{0 32 result_439 R 0 "Bit 31 to 0 Data signal of result_439"}}} {0x1ae84 result_439_ctrl R 0x0 "Control signal of result_439" {{0 1 result_439_ap_vld R 0 "Control signal result_439_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae88 result_440 R 0x0 "Data signal of result_440" {{0 32 result_440 R 0 "Bit 31 to 0 Data signal of result_440"}}} {0x1ae8c result_440_ctrl R 0x0 "Control signal of result_440" {{0 1 result_440_ap_vld R 0 "Control signal result_440_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae90 result_441 R 0x0 "Data signal of result_441" {{0 32 result_441 R 0 "Bit 31 to 0 Data signal of result_441"}}} {0x1ae94 result_441_ctrl R 0x0 "Control signal of result_441" {{0 1 result_441_ap_vld R 0 "Control signal result_441_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1ae98 result_442 R 0x0 "Data signal of result_442" {{0 32 result_442 R 0 "Bit 31 to 0 Data signal of result_442"}}} {0x1ae9c result_442_ctrl R 0x0 "Control signal of result_442" {{0 1 result_442_ap_vld R 0 "Control signal result_442_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aea0 result_443 R 0x0 "Data signal of result_443" {{0 32 result_443 R 0 "Bit 31 to 0 Data signal of result_443"}}} {0x1aea4 result_443_ctrl R 0x0 "Control signal of result_443" {{0 1 result_443_ap_vld R 0 "Control signal result_443_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aea8 result_444 R 0x0 "Data signal of result_444" {{0 32 result_444 R 0 "Bit 31 to 0 Data signal of result_444"}}} {0x1aeac result_444_ctrl R 0x0 "Control signal of result_444" {{0 1 result_444_ap_vld R 0 "Control signal result_444_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aeb0 result_445 R 0x0 "Data signal of result_445" {{0 32 result_445 R 0 "Bit 31 to 0 Data signal of result_445"}}} {0x1aeb4 result_445_ctrl R 0x0 "Control signal of result_445" {{0 1 result_445_ap_vld R 0 "Control signal result_445_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aeb8 result_446 R 0x0 "Data signal of result_446" {{0 32 result_446 R 0 "Bit 31 to 0 Data signal of result_446"}}} {0x1aebc result_446_ctrl R 0x0 "Control signal of result_446" {{0 1 result_446_ap_vld R 0 "Control signal result_446_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aec0 result_447 R 0x0 "Data signal of result_447" {{0 32 result_447 R 0 "Bit 31 to 0 Data signal of result_447"}}} {0x1aec4 result_447_ctrl R 0x0 "Control signal of result_447" {{0 1 result_447_ap_vld R 0 "Control signal result_447_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aec8 result_448 R 0x0 "Data signal of result_448" {{0 32 result_448 R 0 "Bit 31 to 0 Data signal of result_448"}}} {0x1aecc result_448_ctrl R 0x0 "Control signal of result_448" {{0 1 result_448_ap_vld R 0 "Control signal result_448_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aed0 result_449 R 0x0 "Data signal of result_449" {{0 32 result_449 R 0 "Bit 31 to 0 Data signal of result_449"}}} {0x1aed4 result_449_ctrl R 0x0 "Control signal of result_449" {{0 1 result_449_ap_vld R 0 "Control signal result_449_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aed8 result_450 R 0x0 "Data signal of result_450" {{0 32 result_450 R 0 "Bit 31 to 0 Data signal of result_450"}}} {0x1aedc result_450_ctrl R 0x0 "Control signal of result_450" {{0 1 result_450_ap_vld R 0 "Control signal result_450_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aee0 result_451 R 0x0 "Data signal of result_451" {{0 32 result_451 R 0 "Bit 31 to 0 Data signal of result_451"}}} {0x1aee4 result_451_ctrl R 0x0 "Control signal of result_451" {{0 1 result_451_ap_vld R 0 "Control signal result_451_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aee8 result_452 R 0x0 "Data signal of result_452" {{0 32 result_452 R 0 "Bit 31 to 0 Data signal of result_452"}}} {0x1aeec result_452_ctrl R 0x0 "Control signal of result_452" {{0 1 result_452_ap_vld R 0 "Control signal result_452_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aef0 result_453 R 0x0 "Data signal of result_453" {{0 32 result_453 R 0 "Bit 31 to 0 Data signal of result_453"}}} {0x1aef4 result_453_ctrl R 0x0 "Control signal of result_453" {{0 1 result_453_ap_vld R 0 "Control signal result_453_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aef8 result_454 R 0x0 "Data signal of result_454" {{0 32 result_454 R 0 "Bit 31 to 0 Data signal of result_454"}}} {0x1aefc result_454_ctrl R 0x0 "Control signal of result_454" {{0 1 result_454_ap_vld R 0 "Control signal result_454_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af00 result_455 R 0x0 "Data signal of result_455" {{0 32 result_455 R 0 "Bit 31 to 0 Data signal of result_455"}}} {0x1af04 result_455_ctrl R 0x0 "Control signal of result_455" {{0 1 result_455_ap_vld R 0 "Control signal result_455_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af08 result_456 R 0x0 "Data signal of result_456" {{0 32 result_456 R 0 "Bit 31 to 0 Data signal of result_456"}}} {0x1af0c result_456_ctrl R 0x0 "Control signal of result_456" {{0 1 result_456_ap_vld R 0 "Control signal result_456_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af10 result_457 R 0x0 "Data signal of result_457" {{0 32 result_457 R 0 "Bit 31 to 0 Data signal of result_457"}}} {0x1af14 result_457_ctrl R 0x0 "Control signal of result_457" {{0 1 result_457_ap_vld R 0 "Control signal result_457_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af18 result_458 R 0x0 "Data signal of result_458" {{0 32 result_458 R 0 "Bit 31 to 0 Data signal of result_458"}}} {0x1af1c result_458_ctrl R 0x0 "Control signal of result_458" {{0 1 result_458_ap_vld R 0 "Control signal result_458_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af20 result_459 R 0x0 "Data signal of result_459" {{0 32 result_459 R 0 "Bit 31 to 0 Data signal of result_459"}}} {0x1af24 result_459_ctrl R 0x0 "Control signal of result_459" {{0 1 result_459_ap_vld R 0 "Control signal result_459_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af28 result_460 R 0x0 "Data signal of result_460" {{0 32 result_460 R 0 "Bit 31 to 0 Data signal of result_460"}}} {0x1af2c result_460_ctrl R 0x0 "Control signal of result_460" {{0 1 result_460_ap_vld R 0 "Control signal result_460_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af30 result_461 R 0x0 "Data signal of result_461" {{0 32 result_461 R 0 "Bit 31 to 0 Data signal of result_461"}}} {0x1af34 result_461_ctrl R 0x0 "Control signal of result_461" {{0 1 result_461_ap_vld R 0 "Control signal result_461_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af38 result_462 R 0x0 "Data signal of result_462" {{0 32 result_462 R 0 "Bit 31 to 0 Data signal of result_462"}}} {0x1af3c result_462_ctrl R 0x0 "Control signal of result_462" {{0 1 result_462_ap_vld R 0 "Control signal result_462_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af40 result_463 R 0x0 "Data signal of result_463" {{0 32 result_463 R 0 "Bit 31 to 0 Data signal of result_463"}}} {0x1af44 result_463_ctrl R 0x0 "Control signal of result_463" {{0 1 result_463_ap_vld R 0 "Control signal result_463_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af48 result_464 R 0x0 "Data signal of result_464" {{0 32 result_464 R 0 "Bit 31 to 0 Data signal of result_464"}}} {0x1af4c result_464_ctrl R 0x0 "Control signal of result_464" {{0 1 result_464_ap_vld R 0 "Control signal result_464_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af50 result_465 R 0x0 "Data signal of result_465" {{0 32 result_465 R 0 "Bit 31 to 0 Data signal of result_465"}}} {0x1af54 result_465_ctrl R 0x0 "Control signal of result_465" {{0 1 result_465_ap_vld R 0 "Control signal result_465_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af58 result_466 R 0x0 "Data signal of result_466" {{0 32 result_466 R 0 "Bit 31 to 0 Data signal of result_466"}}} {0x1af5c result_466_ctrl R 0x0 "Control signal of result_466" {{0 1 result_466_ap_vld R 0 "Control signal result_466_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af60 result_467 R 0x0 "Data signal of result_467" {{0 32 result_467 R 0 "Bit 31 to 0 Data signal of result_467"}}} {0x1af64 result_467_ctrl R 0x0 "Control signal of result_467" {{0 1 result_467_ap_vld R 0 "Control signal result_467_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af68 result_468 R 0x0 "Data signal of result_468" {{0 32 result_468 R 0 "Bit 31 to 0 Data signal of result_468"}}} {0x1af6c result_468_ctrl R 0x0 "Control signal of result_468" {{0 1 result_468_ap_vld R 0 "Control signal result_468_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af70 result_469 R 0x0 "Data signal of result_469" {{0 32 result_469 R 0 "Bit 31 to 0 Data signal of result_469"}}} {0x1af74 result_469_ctrl R 0x0 "Control signal of result_469" {{0 1 result_469_ap_vld R 0 "Control signal result_469_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af78 result_470 R 0x0 "Data signal of result_470" {{0 32 result_470 R 0 "Bit 31 to 0 Data signal of result_470"}}} {0x1af7c result_470_ctrl R 0x0 "Control signal of result_470" {{0 1 result_470_ap_vld R 0 "Control signal result_470_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af80 result_471 R 0x0 "Data signal of result_471" {{0 32 result_471 R 0 "Bit 31 to 0 Data signal of result_471"}}} {0x1af84 result_471_ctrl R 0x0 "Control signal of result_471" {{0 1 result_471_ap_vld R 0 "Control signal result_471_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af88 result_472 R 0x0 "Data signal of result_472" {{0 32 result_472 R 0 "Bit 31 to 0 Data signal of result_472"}}} {0x1af8c result_472_ctrl R 0x0 "Control signal of result_472" {{0 1 result_472_ap_vld R 0 "Control signal result_472_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af90 result_473 R 0x0 "Data signal of result_473" {{0 32 result_473 R 0 "Bit 31 to 0 Data signal of result_473"}}} {0x1af94 result_473_ctrl R 0x0 "Control signal of result_473" {{0 1 result_473_ap_vld R 0 "Control signal result_473_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1af98 result_474 R 0x0 "Data signal of result_474" {{0 32 result_474 R 0 "Bit 31 to 0 Data signal of result_474"}}} {0x1af9c result_474_ctrl R 0x0 "Control signal of result_474" {{0 1 result_474_ap_vld R 0 "Control signal result_474_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afa0 result_475 R 0x0 "Data signal of result_475" {{0 32 result_475 R 0 "Bit 31 to 0 Data signal of result_475"}}} {0x1afa4 result_475_ctrl R 0x0 "Control signal of result_475" {{0 1 result_475_ap_vld R 0 "Control signal result_475_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afa8 result_476 R 0x0 "Data signal of result_476" {{0 32 result_476 R 0 "Bit 31 to 0 Data signal of result_476"}}} {0x1afac result_476_ctrl R 0x0 "Control signal of result_476" {{0 1 result_476_ap_vld R 0 "Control signal result_476_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afb0 result_477 R 0x0 "Data signal of result_477" {{0 32 result_477 R 0 "Bit 31 to 0 Data signal of result_477"}}} {0x1afb4 result_477_ctrl R 0x0 "Control signal of result_477" {{0 1 result_477_ap_vld R 0 "Control signal result_477_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afb8 result_478 R 0x0 "Data signal of result_478" {{0 32 result_478 R 0 "Bit 31 to 0 Data signal of result_478"}}} {0x1afbc result_478_ctrl R 0x0 "Control signal of result_478" {{0 1 result_478_ap_vld R 0 "Control signal result_478_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afc0 result_479 R 0x0 "Data signal of result_479" {{0 32 result_479 R 0 "Bit 31 to 0 Data signal of result_479"}}} {0x1afc4 result_479_ctrl R 0x0 "Control signal of result_479" {{0 1 result_479_ap_vld R 0 "Control signal result_479_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afc8 result_480 R 0x0 "Data signal of result_480" {{0 32 result_480 R 0 "Bit 31 to 0 Data signal of result_480"}}} {0x1afcc result_480_ctrl R 0x0 "Control signal of result_480" {{0 1 result_480_ap_vld R 0 "Control signal result_480_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afd0 result_481 R 0x0 "Data signal of result_481" {{0 32 result_481 R 0 "Bit 31 to 0 Data signal of result_481"}}} {0x1afd4 result_481_ctrl R 0x0 "Control signal of result_481" {{0 1 result_481_ap_vld R 0 "Control signal result_481_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afd8 result_482 R 0x0 "Data signal of result_482" {{0 32 result_482 R 0 "Bit 31 to 0 Data signal of result_482"}}} {0x1afdc result_482_ctrl R 0x0 "Control signal of result_482" {{0 1 result_482_ap_vld R 0 "Control signal result_482_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afe0 result_483 R 0x0 "Data signal of result_483" {{0 32 result_483 R 0 "Bit 31 to 0 Data signal of result_483"}}} {0x1afe4 result_483_ctrl R 0x0 "Control signal of result_483" {{0 1 result_483_ap_vld R 0 "Control signal result_483_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1afe8 result_484 R 0x0 "Data signal of result_484" {{0 32 result_484 R 0 "Bit 31 to 0 Data signal of result_484"}}} {0x1afec result_484_ctrl R 0x0 "Control signal of result_484" {{0 1 result_484_ap_vld R 0 "Control signal result_484_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aff0 result_485 R 0x0 "Data signal of result_485" {{0 32 result_485 R 0 "Bit 31 to 0 Data signal of result_485"}}} {0x1aff4 result_485_ctrl R 0x0 "Control signal of result_485" {{0 1 result_485_ap_vld R 0 "Control signal result_485_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1aff8 result_486 R 0x0 "Data signal of result_486" {{0 32 result_486 R 0 "Bit 31 to 0 Data signal of result_486"}}} {0x1affc result_486_ctrl R 0x0 "Control signal of result_486" {{0 1 result_486_ap_vld R 0 "Control signal result_486_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b000 result_487 R 0x0 "Data signal of result_487" {{0 32 result_487 R 0 "Bit 31 to 0 Data signal of result_487"}}} {0x1b004 result_487_ctrl R 0x0 "Control signal of result_487" {{0 1 result_487_ap_vld R 0 "Control signal result_487_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b008 result_488 R 0x0 "Data signal of result_488" {{0 32 result_488 R 0 "Bit 31 to 0 Data signal of result_488"}}} {0x1b00c result_488_ctrl R 0x0 "Control signal of result_488" {{0 1 result_488_ap_vld R 0 "Control signal result_488_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b010 result_489 R 0x0 "Data signal of result_489" {{0 32 result_489 R 0 "Bit 31 to 0 Data signal of result_489"}}} {0x1b014 result_489_ctrl R 0x0 "Control signal of result_489" {{0 1 result_489_ap_vld R 0 "Control signal result_489_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b018 result_490 R 0x0 "Data signal of result_490" {{0 32 result_490 R 0 "Bit 31 to 0 Data signal of result_490"}}} {0x1b01c result_490_ctrl R 0x0 "Control signal of result_490" {{0 1 result_490_ap_vld R 0 "Control signal result_490_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b020 result_491 R 0x0 "Data signal of result_491" {{0 32 result_491 R 0 "Bit 31 to 0 Data signal of result_491"}}} {0x1b024 result_491_ctrl R 0x0 "Control signal of result_491" {{0 1 result_491_ap_vld R 0 "Control signal result_491_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b028 result_492 R 0x0 "Data signal of result_492" {{0 32 result_492 R 0 "Bit 31 to 0 Data signal of result_492"}}} {0x1b02c result_492_ctrl R 0x0 "Control signal of result_492" {{0 1 result_492_ap_vld R 0 "Control signal result_492_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b030 result_493 R 0x0 "Data signal of result_493" {{0 32 result_493 R 0 "Bit 31 to 0 Data signal of result_493"}}} {0x1b034 result_493_ctrl R 0x0 "Control signal of result_493" {{0 1 result_493_ap_vld R 0 "Control signal result_493_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b038 result_494 R 0x0 "Data signal of result_494" {{0 32 result_494 R 0 "Bit 31 to 0 Data signal of result_494"}}} {0x1b03c result_494_ctrl R 0x0 "Control signal of result_494" {{0 1 result_494_ap_vld R 0 "Control signal result_494_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b040 result_495 R 0x0 "Data signal of result_495" {{0 32 result_495 R 0 "Bit 31 to 0 Data signal of result_495"}}} {0x1b044 result_495_ctrl R 0x0 "Control signal of result_495" {{0 1 result_495_ap_vld R 0 "Control signal result_495_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b048 result_496 R 0x0 "Data signal of result_496" {{0 32 result_496 R 0 "Bit 31 to 0 Data signal of result_496"}}} {0x1b04c result_496_ctrl R 0x0 "Control signal of result_496" {{0 1 result_496_ap_vld R 0 "Control signal result_496_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b050 result_497 R 0x0 "Data signal of result_497" {{0 32 result_497 R 0 "Bit 31 to 0 Data signal of result_497"}}} {0x1b054 result_497_ctrl R 0x0 "Control signal of result_497" {{0 1 result_497_ap_vld R 0 "Control signal result_497_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b058 result_498 R 0x0 "Data signal of result_498" {{0 32 result_498 R 0 "Bit 31 to 0 Data signal of result_498"}}} {0x1b05c result_498_ctrl R 0x0 "Control signal of result_498" {{0 1 result_498_ap_vld R 0 "Control signal result_498_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b060 result_499 R 0x0 "Data signal of result_499" {{0 32 result_499 R 0 "Bit 31 to 0 Data signal of result_499"}}} {0x1b064 result_499_ctrl R 0x0 "Control signal of result_499" {{0 1 result_499_ap_vld R 0 "Control signal result_499_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b068 result_500 R 0x0 "Data signal of result_500" {{0 32 result_500 R 0 "Bit 31 to 0 Data signal of result_500"}}} {0x1b06c result_500_ctrl R 0x0 "Control signal of result_500" {{0 1 result_500_ap_vld R 0 "Control signal result_500_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b070 result_501 R 0x0 "Data signal of result_501" {{0 32 result_501 R 0 "Bit 31 to 0 Data signal of result_501"}}} {0x1b074 result_501_ctrl R 0x0 "Control signal of result_501" {{0 1 result_501_ap_vld R 0 "Control signal result_501_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b078 result_502 R 0x0 "Data signal of result_502" {{0 32 result_502 R 0 "Bit 31 to 0 Data signal of result_502"}}} {0x1b07c result_502_ctrl R 0x0 "Control signal of result_502" {{0 1 result_502_ap_vld R 0 "Control signal result_502_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b080 result_503 R 0x0 "Data signal of result_503" {{0 32 result_503 R 0 "Bit 31 to 0 Data signal of result_503"}}} {0x1b084 result_503_ctrl R 0x0 "Control signal of result_503" {{0 1 result_503_ap_vld R 0 "Control signal result_503_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b088 result_504 R 0x0 "Data signal of result_504" {{0 32 result_504 R 0 "Bit 31 to 0 Data signal of result_504"}}} {0x1b08c result_504_ctrl R 0x0 "Control signal of result_504" {{0 1 result_504_ap_vld R 0 "Control signal result_504_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b090 result_505 R 0x0 "Data signal of result_505" {{0 32 result_505 R 0 "Bit 31 to 0 Data signal of result_505"}}} {0x1b094 result_505_ctrl R 0x0 "Control signal of result_505" {{0 1 result_505_ap_vld R 0 "Control signal result_505_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b098 result_506 R 0x0 "Data signal of result_506" {{0 32 result_506 R 0 "Bit 31 to 0 Data signal of result_506"}}} {0x1b09c result_506_ctrl R 0x0 "Control signal of result_506" {{0 1 result_506_ap_vld R 0 "Control signal result_506_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0a0 result_507 R 0x0 "Data signal of result_507" {{0 32 result_507 R 0 "Bit 31 to 0 Data signal of result_507"}}} {0x1b0a4 result_507_ctrl R 0x0 "Control signal of result_507" {{0 1 result_507_ap_vld R 0 "Control signal result_507_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0a8 result_508 R 0x0 "Data signal of result_508" {{0 32 result_508 R 0 "Bit 31 to 0 Data signal of result_508"}}} {0x1b0ac result_508_ctrl R 0x0 "Control signal of result_508" {{0 1 result_508_ap_vld R 0 "Control signal result_508_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0b0 result_509 R 0x0 "Data signal of result_509" {{0 32 result_509 R 0 "Bit 31 to 0 Data signal of result_509"}}} {0x1b0b4 result_509_ctrl R 0x0 "Control signal of result_509" {{0 1 result_509_ap_vld R 0 "Control signal result_509_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0b8 result_510 R 0x0 "Data signal of result_510" {{0 32 result_510 R 0 "Bit 31 to 0 Data signal of result_510"}}} {0x1b0bc result_510_ctrl R 0x0 "Control signal of result_510" {{0 1 result_510_ap_vld R 0 "Control signal result_510_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0c0 result_511 R 0x0 "Data signal of result_511" {{0 32 result_511 R 0 "Bit 31 to 0 Data signal of result_511"}}} {0x1b0c4 result_511_ctrl R 0x0 "Control signal of result_511" {{0 1 result_511_ap_vld R 0 "Control signal result_511_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0c8 result_512 R 0x0 "Data signal of result_512" {{0 32 result_512 R 0 "Bit 31 to 0 Data signal of result_512"}}} {0x1b0cc result_512_ctrl R 0x0 "Control signal of result_512" {{0 1 result_512_ap_vld R 0 "Control signal result_512_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0d0 result_513 R 0x0 "Data signal of result_513" {{0 32 result_513 R 0 "Bit 31 to 0 Data signal of result_513"}}} {0x1b0d4 result_513_ctrl R 0x0 "Control signal of result_513" {{0 1 result_513_ap_vld R 0 "Control signal result_513_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0d8 result_514 R 0x0 "Data signal of result_514" {{0 32 result_514 R 0 "Bit 31 to 0 Data signal of result_514"}}} {0x1b0dc result_514_ctrl R 0x0 "Control signal of result_514" {{0 1 result_514_ap_vld R 0 "Control signal result_514_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0e0 result_515 R 0x0 "Data signal of result_515" {{0 32 result_515 R 0 "Bit 31 to 0 Data signal of result_515"}}} {0x1b0e4 result_515_ctrl R 0x0 "Control signal of result_515" {{0 1 result_515_ap_vld R 0 "Control signal result_515_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0e8 result_516 R 0x0 "Data signal of result_516" {{0 32 result_516 R 0 "Bit 31 to 0 Data signal of result_516"}}} {0x1b0ec result_516_ctrl R 0x0 "Control signal of result_516" {{0 1 result_516_ap_vld R 0 "Control signal result_516_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0f0 result_517 R 0x0 "Data signal of result_517" {{0 32 result_517 R 0 "Bit 31 to 0 Data signal of result_517"}}} {0x1b0f4 result_517_ctrl R 0x0 "Control signal of result_517" {{0 1 result_517_ap_vld R 0 "Control signal result_517_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b0f8 result_518 R 0x0 "Data signal of result_518" {{0 32 result_518 R 0 "Bit 31 to 0 Data signal of result_518"}}} {0x1b0fc result_518_ctrl R 0x0 "Control signal of result_518" {{0 1 result_518_ap_vld R 0 "Control signal result_518_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b100 result_519 R 0x0 "Data signal of result_519" {{0 32 result_519 R 0 "Bit 31 to 0 Data signal of result_519"}}} {0x1b104 result_519_ctrl R 0x0 "Control signal of result_519" {{0 1 result_519_ap_vld R 0 "Control signal result_519_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b108 result_520 R 0x0 "Data signal of result_520" {{0 32 result_520 R 0 "Bit 31 to 0 Data signal of result_520"}}} {0x1b10c result_520_ctrl R 0x0 "Control signal of result_520" {{0 1 result_520_ap_vld R 0 "Control signal result_520_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b110 result_521 R 0x0 "Data signal of result_521" {{0 32 result_521 R 0 "Bit 31 to 0 Data signal of result_521"}}} {0x1b114 result_521_ctrl R 0x0 "Control signal of result_521" {{0 1 result_521_ap_vld R 0 "Control signal result_521_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b118 result_522 R 0x0 "Data signal of result_522" {{0 32 result_522 R 0 "Bit 31 to 0 Data signal of result_522"}}} {0x1b11c result_522_ctrl R 0x0 "Control signal of result_522" {{0 1 result_522_ap_vld R 0 "Control signal result_522_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b120 result_523 R 0x0 "Data signal of result_523" {{0 32 result_523 R 0 "Bit 31 to 0 Data signal of result_523"}}} {0x1b124 result_523_ctrl R 0x0 "Control signal of result_523" {{0 1 result_523_ap_vld R 0 "Control signal result_523_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b128 result_524 R 0x0 "Data signal of result_524" {{0 32 result_524 R 0 "Bit 31 to 0 Data signal of result_524"}}} {0x1b12c result_524_ctrl R 0x0 "Control signal of result_524" {{0 1 result_524_ap_vld R 0 "Control signal result_524_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b130 result_525 R 0x0 "Data signal of result_525" {{0 32 result_525 R 0 "Bit 31 to 0 Data signal of result_525"}}} {0x1b134 result_525_ctrl R 0x0 "Control signal of result_525" {{0 1 result_525_ap_vld R 0 "Control signal result_525_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b138 result_526 R 0x0 "Data signal of result_526" {{0 32 result_526 R 0 "Bit 31 to 0 Data signal of result_526"}}} {0x1b13c result_526_ctrl R 0x0 "Control signal of result_526" {{0 1 result_526_ap_vld R 0 "Control signal result_526_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b140 result_527 R 0x0 "Data signal of result_527" {{0 32 result_527 R 0 "Bit 31 to 0 Data signal of result_527"}}} {0x1b144 result_527_ctrl R 0x0 "Control signal of result_527" {{0 1 result_527_ap_vld R 0 "Control signal result_527_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b148 result_528 R 0x0 "Data signal of result_528" {{0 32 result_528 R 0 "Bit 31 to 0 Data signal of result_528"}}} {0x1b14c result_528_ctrl R 0x0 "Control signal of result_528" {{0 1 result_528_ap_vld R 0 "Control signal result_528_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b150 result_529 R 0x0 "Data signal of result_529" {{0 32 result_529 R 0 "Bit 31 to 0 Data signal of result_529"}}} {0x1b154 result_529_ctrl R 0x0 "Control signal of result_529" {{0 1 result_529_ap_vld R 0 "Control signal result_529_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b158 result_530 R 0x0 "Data signal of result_530" {{0 32 result_530 R 0 "Bit 31 to 0 Data signal of result_530"}}} {0x1b15c result_530_ctrl R 0x0 "Control signal of result_530" {{0 1 result_530_ap_vld R 0 "Control signal result_530_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b160 result_531 R 0x0 "Data signal of result_531" {{0 32 result_531 R 0 "Bit 31 to 0 Data signal of result_531"}}} {0x1b164 result_531_ctrl R 0x0 "Control signal of result_531" {{0 1 result_531_ap_vld R 0 "Control signal result_531_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b168 result_532 R 0x0 "Data signal of result_532" {{0 32 result_532 R 0 "Bit 31 to 0 Data signal of result_532"}}} {0x1b16c result_532_ctrl R 0x0 "Control signal of result_532" {{0 1 result_532_ap_vld R 0 "Control signal result_532_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b170 result_533 R 0x0 "Data signal of result_533" {{0 32 result_533 R 0 "Bit 31 to 0 Data signal of result_533"}}} {0x1b174 result_533_ctrl R 0x0 "Control signal of result_533" {{0 1 result_533_ap_vld R 0 "Control signal result_533_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b178 result_534 R 0x0 "Data signal of result_534" {{0 32 result_534 R 0 "Bit 31 to 0 Data signal of result_534"}}} {0x1b17c result_534_ctrl R 0x0 "Control signal of result_534" {{0 1 result_534_ap_vld R 0 "Control signal result_534_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b180 result_535 R 0x0 "Data signal of result_535" {{0 32 result_535 R 0 "Bit 31 to 0 Data signal of result_535"}}} {0x1b184 result_535_ctrl R 0x0 "Control signal of result_535" {{0 1 result_535_ap_vld R 0 "Control signal result_535_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b188 result_536 R 0x0 "Data signal of result_536" {{0 32 result_536 R 0 "Bit 31 to 0 Data signal of result_536"}}} {0x1b18c result_536_ctrl R 0x0 "Control signal of result_536" {{0 1 result_536_ap_vld R 0 "Control signal result_536_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b190 result_537 R 0x0 "Data signal of result_537" {{0 32 result_537 R 0 "Bit 31 to 0 Data signal of result_537"}}} {0x1b194 result_537_ctrl R 0x0 "Control signal of result_537" {{0 1 result_537_ap_vld R 0 "Control signal result_537_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b198 result_538 R 0x0 "Data signal of result_538" {{0 32 result_538 R 0 "Bit 31 to 0 Data signal of result_538"}}} {0x1b19c result_538_ctrl R 0x0 "Control signal of result_538" {{0 1 result_538_ap_vld R 0 "Control signal result_538_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1a0 result_539 R 0x0 "Data signal of result_539" {{0 32 result_539 R 0 "Bit 31 to 0 Data signal of result_539"}}} {0x1b1a4 result_539_ctrl R 0x0 "Control signal of result_539" {{0 1 result_539_ap_vld R 0 "Control signal result_539_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1a8 result_540 R 0x0 "Data signal of result_540" {{0 32 result_540 R 0 "Bit 31 to 0 Data signal of result_540"}}} {0x1b1ac result_540_ctrl R 0x0 "Control signal of result_540" {{0 1 result_540_ap_vld R 0 "Control signal result_540_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1b0 result_541 R 0x0 "Data signal of result_541" {{0 32 result_541 R 0 "Bit 31 to 0 Data signal of result_541"}}} {0x1b1b4 result_541_ctrl R 0x0 "Control signal of result_541" {{0 1 result_541_ap_vld R 0 "Control signal result_541_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1b8 result_542 R 0x0 "Data signal of result_542" {{0 32 result_542 R 0 "Bit 31 to 0 Data signal of result_542"}}} {0x1b1bc result_542_ctrl R 0x0 "Control signal of result_542" {{0 1 result_542_ap_vld R 0 "Control signal result_542_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1c0 result_543 R 0x0 "Data signal of result_543" {{0 32 result_543 R 0 "Bit 31 to 0 Data signal of result_543"}}} {0x1b1c4 result_543_ctrl R 0x0 "Control signal of result_543" {{0 1 result_543_ap_vld R 0 "Control signal result_543_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1c8 result_544 R 0x0 "Data signal of result_544" {{0 32 result_544 R 0 "Bit 31 to 0 Data signal of result_544"}}} {0x1b1cc result_544_ctrl R 0x0 "Control signal of result_544" {{0 1 result_544_ap_vld R 0 "Control signal result_544_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1d0 result_545 R 0x0 "Data signal of result_545" {{0 32 result_545 R 0 "Bit 31 to 0 Data signal of result_545"}}} {0x1b1d4 result_545_ctrl R 0x0 "Control signal of result_545" {{0 1 result_545_ap_vld R 0 "Control signal result_545_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1d8 result_546 R 0x0 "Data signal of result_546" {{0 32 result_546 R 0 "Bit 31 to 0 Data signal of result_546"}}} {0x1b1dc result_546_ctrl R 0x0 "Control signal of result_546" {{0 1 result_546_ap_vld R 0 "Control signal result_546_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1e0 result_547 R 0x0 "Data signal of result_547" {{0 32 result_547 R 0 "Bit 31 to 0 Data signal of result_547"}}} {0x1b1e4 result_547_ctrl R 0x0 "Control signal of result_547" {{0 1 result_547_ap_vld R 0 "Control signal result_547_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1e8 result_548 R 0x0 "Data signal of result_548" {{0 32 result_548 R 0 "Bit 31 to 0 Data signal of result_548"}}} {0x1b1ec result_548_ctrl R 0x0 "Control signal of result_548" {{0 1 result_548_ap_vld R 0 "Control signal result_548_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1f0 result_549 R 0x0 "Data signal of result_549" {{0 32 result_549 R 0 "Bit 31 to 0 Data signal of result_549"}}} {0x1b1f4 result_549_ctrl R 0x0 "Control signal of result_549" {{0 1 result_549_ap_vld R 0 "Control signal result_549_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b1f8 result_550 R 0x0 "Data signal of result_550" {{0 32 result_550 R 0 "Bit 31 to 0 Data signal of result_550"}}} {0x1b1fc result_550_ctrl R 0x0 "Control signal of result_550" {{0 1 result_550_ap_vld R 0 "Control signal result_550_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b200 result_551 R 0x0 "Data signal of result_551" {{0 32 result_551 R 0 "Bit 31 to 0 Data signal of result_551"}}} {0x1b204 result_551_ctrl R 0x0 "Control signal of result_551" {{0 1 result_551_ap_vld R 0 "Control signal result_551_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b208 result_552 R 0x0 "Data signal of result_552" {{0 32 result_552 R 0 "Bit 31 to 0 Data signal of result_552"}}} {0x1b20c result_552_ctrl R 0x0 "Control signal of result_552" {{0 1 result_552_ap_vld R 0 "Control signal result_552_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b210 result_553 R 0x0 "Data signal of result_553" {{0 32 result_553 R 0 "Bit 31 to 0 Data signal of result_553"}}} {0x1b214 result_553_ctrl R 0x0 "Control signal of result_553" {{0 1 result_553_ap_vld R 0 "Control signal result_553_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b218 result_554 R 0x0 "Data signal of result_554" {{0 32 result_554 R 0 "Bit 31 to 0 Data signal of result_554"}}} {0x1b21c result_554_ctrl R 0x0 "Control signal of result_554" {{0 1 result_554_ap_vld R 0 "Control signal result_554_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b220 result_555 R 0x0 "Data signal of result_555" {{0 32 result_555 R 0 "Bit 31 to 0 Data signal of result_555"}}} {0x1b224 result_555_ctrl R 0x0 "Control signal of result_555" {{0 1 result_555_ap_vld R 0 "Control signal result_555_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b228 result_556 R 0x0 "Data signal of result_556" {{0 32 result_556 R 0 "Bit 31 to 0 Data signal of result_556"}}} {0x1b22c result_556_ctrl R 0x0 "Control signal of result_556" {{0 1 result_556_ap_vld R 0 "Control signal result_556_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b230 result_557 R 0x0 "Data signal of result_557" {{0 32 result_557 R 0 "Bit 31 to 0 Data signal of result_557"}}} {0x1b234 result_557_ctrl R 0x0 "Control signal of result_557" {{0 1 result_557_ap_vld R 0 "Control signal result_557_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b238 result_558 R 0x0 "Data signal of result_558" {{0 32 result_558 R 0 "Bit 31 to 0 Data signal of result_558"}}} {0x1b23c result_558_ctrl R 0x0 "Control signal of result_558" {{0 1 result_558_ap_vld R 0 "Control signal result_558_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b240 result_559 R 0x0 "Data signal of result_559" {{0 32 result_559 R 0 "Bit 31 to 0 Data signal of result_559"}}} {0x1b244 result_559_ctrl R 0x0 "Control signal of result_559" {{0 1 result_559_ap_vld R 0 "Control signal result_559_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b248 result_560 R 0x0 "Data signal of result_560" {{0 32 result_560 R 0 "Bit 31 to 0 Data signal of result_560"}}} {0x1b24c result_560_ctrl R 0x0 "Control signal of result_560" {{0 1 result_560_ap_vld R 0 "Control signal result_560_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b250 result_561 R 0x0 "Data signal of result_561" {{0 32 result_561 R 0 "Bit 31 to 0 Data signal of result_561"}}} {0x1b254 result_561_ctrl R 0x0 "Control signal of result_561" {{0 1 result_561_ap_vld R 0 "Control signal result_561_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b258 result_562 R 0x0 "Data signal of result_562" {{0 32 result_562 R 0 "Bit 31 to 0 Data signal of result_562"}}} {0x1b25c result_562_ctrl R 0x0 "Control signal of result_562" {{0 1 result_562_ap_vld R 0 "Control signal result_562_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b260 result_563 R 0x0 "Data signal of result_563" {{0 32 result_563 R 0 "Bit 31 to 0 Data signal of result_563"}}} {0x1b264 result_563_ctrl R 0x0 "Control signal of result_563" {{0 1 result_563_ap_vld R 0 "Control signal result_563_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b268 result_564 R 0x0 "Data signal of result_564" {{0 32 result_564 R 0 "Bit 31 to 0 Data signal of result_564"}}} {0x1b26c result_564_ctrl R 0x0 "Control signal of result_564" {{0 1 result_564_ap_vld R 0 "Control signal result_564_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b270 result_565 R 0x0 "Data signal of result_565" {{0 32 result_565 R 0 "Bit 31 to 0 Data signal of result_565"}}} {0x1b274 result_565_ctrl R 0x0 "Control signal of result_565" {{0 1 result_565_ap_vld R 0 "Control signal result_565_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b278 result_566 R 0x0 "Data signal of result_566" {{0 32 result_566 R 0 "Bit 31 to 0 Data signal of result_566"}}} {0x1b27c result_566_ctrl R 0x0 "Control signal of result_566" {{0 1 result_566_ap_vld R 0 "Control signal result_566_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b280 result_567 R 0x0 "Data signal of result_567" {{0 32 result_567 R 0 "Bit 31 to 0 Data signal of result_567"}}} {0x1b284 result_567_ctrl R 0x0 "Control signal of result_567" {{0 1 result_567_ap_vld R 0 "Control signal result_567_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b288 result_568 R 0x0 "Data signal of result_568" {{0 32 result_568 R 0 "Bit 31 to 0 Data signal of result_568"}}} {0x1b28c result_568_ctrl R 0x0 "Control signal of result_568" {{0 1 result_568_ap_vld R 0 "Control signal result_568_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b290 result_569 R 0x0 "Data signal of result_569" {{0 32 result_569 R 0 "Bit 31 to 0 Data signal of result_569"}}} {0x1b294 result_569_ctrl R 0x0 "Control signal of result_569" {{0 1 result_569_ap_vld R 0 "Control signal result_569_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b298 result_570 R 0x0 "Data signal of result_570" {{0 32 result_570 R 0 "Bit 31 to 0 Data signal of result_570"}}} {0x1b29c result_570_ctrl R 0x0 "Control signal of result_570" {{0 1 result_570_ap_vld R 0 "Control signal result_570_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2a0 result_571 R 0x0 "Data signal of result_571" {{0 32 result_571 R 0 "Bit 31 to 0 Data signal of result_571"}}} {0x1b2a4 result_571_ctrl R 0x0 "Control signal of result_571" {{0 1 result_571_ap_vld R 0 "Control signal result_571_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2a8 result_572 R 0x0 "Data signal of result_572" {{0 32 result_572 R 0 "Bit 31 to 0 Data signal of result_572"}}} {0x1b2ac result_572_ctrl R 0x0 "Control signal of result_572" {{0 1 result_572_ap_vld R 0 "Control signal result_572_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2b0 result_573 R 0x0 "Data signal of result_573" {{0 32 result_573 R 0 "Bit 31 to 0 Data signal of result_573"}}} {0x1b2b4 result_573_ctrl R 0x0 "Control signal of result_573" {{0 1 result_573_ap_vld R 0 "Control signal result_573_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2b8 result_574 R 0x0 "Data signal of result_574" {{0 32 result_574 R 0 "Bit 31 to 0 Data signal of result_574"}}} {0x1b2bc result_574_ctrl R 0x0 "Control signal of result_574" {{0 1 result_574_ap_vld R 0 "Control signal result_574_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2c0 result_575 R 0x0 "Data signal of result_575" {{0 32 result_575 R 0 "Bit 31 to 0 Data signal of result_575"}}} {0x1b2c4 result_575_ctrl R 0x0 "Control signal of result_575" {{0 1 result_575_ap_vld R 0 "Control signal result_575_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2c8 result_576 R 0x0 "Data signal of result_576" {{0 32 result_576 R 0 "Bit 31 to 0 Data signal of result_576"}}} {0x1b2cc result_576_ctrl R 0x0 "Control signal of result_576" {{0 1 result_576_ap_vld R 0 "Control signal result_576_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2d0 result_577 R 0x0 "Data signal of result_577" {{0 32 result_577 R 0 "Bit 31 to 0 Data signal of result_577"}}} {0x1b2d4 result_577_ctrl R 0x0 "Control signal of result_577" {{0 1 result_577_ap_vld R 0 "Control signal result_577_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2d8 result_578 R 0x0 "Data signal of result_578" {{0 32 result_578 R 0 "Bit 31 to 0 Data signal of result_578"}}} {0x1b2dc result_578_ctrl R 0x0 "Control signal of result_578" {{0 1 result_578_ap_vld R 0 "Control signal result_578_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2e0 result_579 R 0x0 "Data signal of result_579" {{0 32 result_579 R 0 "Bit 31 to 0 Data signal of result_579"}}} {0x1b2e4 result_579_ctrl R 0x0 "Control signal of result_579" {{0 1 result_579_ap_vld R 0 "Control signal result_579_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2e8 result_580 R 0x0 "Data signal of result_580" {{0 32 result_580 R 0 "Bit 31 to 0 Data signal of result_580"}}} {0x1b2ec result_580_ctrl R 0x0 "Control signal of result_580" {{0 1 result_580_ap_vld R 0 "Control signal result_580_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2f0 result_581 R 0x0 "Data signal of result_581" {{0 32 result_581 R 0 "Bit 31 to 0 Data signal of result_581"}}} {0x1b2f4 result_581_ctrl R 0x0 "Control signal of result_581" {{0 1 result_581_ap_vld R 0 "Control signal result_581_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b2f8 result_582 R 0x0 "Data signal of result_582" {{0 32 result_582 R 0 "Bit 31 to 0 Data signal of result_582"}}} {0x1b2fc result_582_ctrl R 0x0 "Control signal of result_582" {{0 1 result_582_ap_vld R 0 "Control signal result_582_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b300 result_583 R 0x0 "Data signal of result_583" {{0 32 result_583 R 0 "Bit 31 to 0 Data signal of result_583"}}} {0x1b304 result_583_ctrl R 0x0 "Control signal of result_583" {{0 1 result_583_ap_vld R 0 "Control signal result_583_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b308 result_584 R 0x0 "Data signal of result_584" {{0 32 result_584 R 0 "Bit 31 to 0 Data signal of result_584"}}} {0x1b30c result_584_ctrl R 0x0 "Control signal of result_584" {{0 1 result_584_ap_vld R 0 "Control signal result_584_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b310 result_585 R 0x0 "Data signal of result_585" {{0 32 result_585 R 0 "Bit 31 to 0 Data signal of result_585"}}} {0x1b314 result_585_ctrl R 0x0 "Control signal of result_585" {{0 1 result_585_ap_vld R 0 "Control signal result_585_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b318 result_586 R 0x0 "Data signal of result_586" {{0 32 result_586 R 0 "Bit 31 to 0 Data signal of result_586"}}} {0x1b31c result_586_ctrl R 0x0 "Control signal of result_586" {{0 1 result_586_ap_vld R 0 "Control signal result_586_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b320 result_587 R 0x0 "Data signal of result_587" {{0 32 result_587 R 0 "Bit 31 to 0 Data signal of result_587"}}} {0x1b324 result_587_ctrl R 0x0 "Control signal of result_587" {{0 1 result_587_ap_vld R 0 "Control signal result_587_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b328 result_588 R 0x0 "Data signal of result_588" {{0 32 result_588 R 0 "Bit 31 to 0 Data signal of result_588"}}} {0x1b32c result_588_ctrl R 0x0 "Control signal of result_588" {{0 1 result_588_ap_vld R 0 "Control signal result_588_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b330 result_589 R 0x0 "Data signal of result_589" {{0 32 result_589 R 0 "Bit 31 to 0 Data signal of result_589"}}} {0x1b334 result_589_ctrl R 0x0 "Control signal of result_589" {{0 1 result_589_ap_vld R 0 "Control signal result_589_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b338 result_590 R 0x0 "Data signal of result_590" {{0 32 result_590 R 0 "Bit 31 to 0 Data signal of result_590"}}} {0x1b33c result_590_ctrl R 0x0 "Control signal of result_590" {{0 1 result_590_ap_vld R 0 "Control signal result_590_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b340 result_591 R 0x0 "Data signal of result_591" {{0 32 result_591 R 0 "Bit 31 to 0 Data signal of result_591"}}} {0x1b344 result_591_ctrl R 0x0 "Control signal of result_591" {{0 1 result_591_ap_vld R 0 "Control signal result_591_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b348 result_592 R 0x0 "Data signal of result_592" {{0 32 result_592 R 0 "Bit 31 to 0 Data signal of result_592"}}} {0x1b34c result_592_ctrl R 0x0 "Control signal of result_592" {{0 1 result_592_ap_vld R 0 "Control signal result_592_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b350 result_593 R 0x0 "Data signal of result_593" {{0 32 result_593 R 0 "Bit 31 to 0 Data signal of result_593"}}} {0x1b354 result_593_ctrl R 0x0 "Control signal of result_593" {{0 1 result_593_ap_vld R 0 "Control signal result_593_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b358 result_594 R 0x0 "Data signal of result_594" {{0 32 result_594 R 0 "Bit 31 to 0 Data signal of result_594"}}} {0x1b35c result_594_ctrl R 0x0 "Control signal of result_594" {{0 1 result_594_ap_vld R 0 "Control signal result_594_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b360 result_595 R 0x0 "Data signal of result_595" {{0 32 result_595 R 0 "Bit 31 to 0 Data signal of result_595"}}} {0x1b364 result_595_ctrl R 0x0 "Control signal of result_595" {{0 1 result_595_ap_vld R 0 "Control signal result_595_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b368 result_596 R 0x0 "Data signal of result_596" {{0 32 result_596 R 0 "Bit 31 to 0 Data signal of result_596"}}} {0x1b36c result_596_ctrl R 0x0 "Control signal of result_596" {{0 1 result_596_ap_vld R 0 "Control signal result_596_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b370 result_597 R 0x0 "Data signal of result_597" {{0 32 result_597 R 0 "Bit 31 to 0 Data signal of result_597"}}} {0x1b374 result_597_ctrl R 0x0 "Control signal of result_597" {{0 1 result_597_ap_vld R 0 "Control signal result_597_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b378 result_598 R 0x0 "Data signal of result_598" {{0 32 result_598 R 0 "Bit 31 to 0 Data signal of result_598"}}} {0x1b37c result_598_ctrl R 0x0 "Control signal of result_598" {{0 1 result_598_ap_vld R 0 "Control signal result_598_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b380 result_599 R 0x0 "Data signal of result_599" {{0 32 result_599 R 0 "Bit 31 to 0 Data signal of result_599"}}} {0x1b384 result_599_ctrl R 0x0 "Control signal of result_599" {{0 1 result_599_ap_vld R 0 "Control signal result_599_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b388 result_600 R 0x0 "Data signal of result_600" {{0 32 result_600 R 0 "Bit 31 to 0 Data signal of result_600"}}} {0x1b38c result_600_ctrl R 0x0 "Control signal of result_600" {{0 1 result_600_ap_vld R 0 "Control signal result_600_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b390 result_601 R 0x0 "Data signal of result_601" {{0 32 result_601 R 0 "Bit 31 to 0 Data signal of result_601"}}} {0x1b394 result_601_ctrl R 0x0 "Control signal of result_601" {{0 1 result_601_ap_vld R 0 "Control signal result_601_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b398 result_602 R 0x0 "Data signal of result_602" {{0 32 result_602 R 0 "Bit 31 to 0 Data signal of result_602"}}} {0x1b39c result_602_ctrl R 0x0 "Control signal of result_602" {{0 1 result_602_ap_vld R 0 "Control signal result_602_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3a0 result_603 R 0x0 "Data signal of result_603" {{0 32 result_603 R 0 "Bit 31 to 0 Data signal of result_603"}}} {0x1b3a4 result_603_ctrl R 0x0 "Control signal of result_603" {{0 1 result_603_ap_vld R 0 "Control signal result_603_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3a8 result_604 R 0x0 "Data signal of result_604" {{0 32 result_604 R 0 "Bit 31 to 0 Data signal of result_604"}}} {0x1b3ac result_604_ctrl R 0x0 "Control signal of result_604" {{0 1 result_604_ap_vld R 0 "Control signal result_604_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3b0 result_605 R 0x0 "Data signal of result_605" {{0 32 result_605 R 0 "Bit 31 to 0 Data signal of result_605"}}} {0x1b3b4 result_605_ctrl R 0x0 "Control signal of result_605" {{0 1 result_605_ap_vld R 0 "Control signal result_605_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3b8 result_606 R 0x0 "Data signal of result_606" {{0 32 result_606 R 0 "Bit 31 to 0 Data signal of result_606"}}} {0x1b3bc result_606_ctrl R 0x0 "Control signal of result_606" {{0 1 result_606_ap_vld R 0 "Control signal result_606_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3c0 result_607 R 0x0 "Data signal of result_607" {{0 32 result_607 R 0 "Bit 31 to 0 Data signal of result_607"}}} {0x1b3c4 result_607_ctrl R 0x0 "Control signal of result_607" {{0 1 result_607_ap_vld R 0 "Control signal result_607_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3c8 result_608 R 0x0 "Data signal of result_608" {{0 32 result_608 R 0 "Bit 31 to 0 Data signal of result_608"}}} {0x1b3cc result_608_ctrl R 0x0 "Control signal of result_608" {{0 1 result_608_ap_vld R 0 "Control signal result_608_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3d0 result_609 R 0x0 "Data signal of result_609" {{0 32 result_609 R 0 "Bit 31 to 0 Data signal of result_609"}}} {0x1b3d4 result_609_ctrl R 0x0 "Control signal of result_609" {{0 1 result_609_ap_vld R 0 "Control signal result_609_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3d8 result_610 R 0x0 "Data signal of result_610" {{0 32 result_610 R 0 "Bit 31 to 0 Data signal of result_610"}}} {0x1b3dc result_610_ctrl R 0x0 "Control signal of result_610" {{0 1 result_610_ap_vld R 0 "Control signal result_610_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3e0 result_611 R 0x0 "Data signal of result_611" {{0 32 result_611 R 0 "Bit 31 to 0 Data signal of result_611"}}} {0x1b3e4 result_611_ctrl R 0x0 "Control signal of result_611" {{0 1 result_611_ap_vld R 0 "Control signal result_611_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3e8 result_612 R 0x0 "Data signal of result_612" {{0 32 result_612 R 0 "Bit 31 to 0 Data signal of result_612"}}} {0x1b3ec result_612_ctrl R 0x0 "Control signal of result_612" {{0 1 result_612_ap_vld R 0 "Control signal result_612_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3f0 result_613 R 0x0 "Data signal of result_613" {{0 32 result_613 R 0 "Bit 31 to 0 Data signal of result_613"}}} {0x1b3f4 result_613_ctrl R 0x0 "Control signal of result_613" {{0 1 result_613_ap_vld R 0 "Control signal result_613_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b3f8 result_614 R 0x0 "Data signal of result_614" {{0 32 result_614 R 0 "Bit 31 to 0 Data signal of result_614"}}} {0x1b3fc result_614_ctrl R 0x0 "Control signal of result_614" {{0 1 result_614_ap_vld R 0 "Control signal result_614_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b400 result_615 R 0x0 "Data signal of result_615" {{0 32 result_615 R 0 "Bit 31 to 0 Data signal of result_615"}}} {0x1b404 result_615_ctrl R 0x0 "Control signal of result_615" {{0 1 result_615_ap_vld R 0 "Control signal result_615_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b408 result_616 R 0x0 "Data signal of result_616" {{0 32 result_616 R 0 "Bit 31 to 0 Data signal of result_616"}}} {0x1b40c result_616_ctrl R 0x0 "Control signal of result_616" {{0 1 result_616_ap_vld R 0 "Control signal result_616_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b410 result_617 R 0x0 "Data signal of result_617" {{0 32 result_617 R 0 "Bit 31 to 0 Data signal of result_617"}}} {0x1b414 result_617_ctrl R 0x0 "Control signal of result_617" {{0 1 result_617_ap_vld R 0 "Control signal result_617_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b418 result_618 R 0x0 "Data signal of result_618" {{0 32 result_618 R 0 "Bit 31 to 0 Data signal of result_618"}}} {0x1b41c result_618_ctrl R 0x0 "Control signal of result_618" {{0 1 result_618_ap_vld R 0 "Control signal result_618_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b420 result_619 R 0x0 "Data signal of result_619" {{0 32 result_619 R 0 "Bit 31 to 0 Data signal of result_619"}}} {0x1b424 result_619_ctrl R 0x0 "Control signal of result_619" {{0 1 result_619_ap_vld R 0 "Control signal result_619_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b428 result_620 R 0x0 "Data signal of result_620" {{0 32 result_620 R 0 "Bit 31 to 0 Data signal of result_620"}}} {0x1b42c result_620_ctrl R 0x0 "Control signal of result_620" {{0 1 result_620_ap_vld R 0 "Control signal result_620_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b430 result_621 R 0x0 "Data signal of result_621" {{0 32 result_621 R 0 "Bit 31 to 0 Data signal of result_621"}}} {0x1b434 result_621_ctrl R 0x0 "Control signal of result_621" {{0 1 result_621_ap_vld R 0 "Control signal result_621_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b438 result_622 R 0x0 "Data signal of result_622" {{0 32 result_622 R 0 "Bit 31 to 0 Data signal of result_622"}}} {0x1b43c result_622_ctrl R 0x0 "Control signal of result_622" {{0 1 result_622_ap_vld R 0 "Control signal result_622_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b440 result_623 R 0x0 "Data signal of result_623" {{0 32 result_623 R 0 "Bit 31 to 0 Data signal of result_623"}}} {0x1b444 result_623_ctrl R 0x0 "Control signal of result_623" {{0 1 result_623_ap_vld R 0 "Control signal result_623_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b448 result_624 R 0x0 "Data signal of result_624" {{0 32 result_624 R 0 "Bit 31 to 0 Data signal of result_624"}}} {0x1b44c result_624_ctrl R 0x0 "Control signal of result_624" {{0 1 result_624_ap_vld R 0 "Control signal result_624_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b450 result_625 R 0x0 "Data signal of result_625" {{0 32 result_625 R 0 "Bit 31 to 0 Data signal of result_625"}}} {0x1b454 result_625_ctrl R 0x0 "Control signal of result_625" {{0 1 result_625_ap_vld R 0 "Control signal result_625_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b458 result_626 R 0x0 "Data signal of result_626" {{0 32 result_626 R 0 "Bit 31 to 0 Data signal of result_626"}}} {0x1b45c result_626_ctrl R 0x0 "Control signal of result_626" {{0 1 result_626_ap_vld R 0 "Control signal result_626_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b460 result_627 R 0x0 "Data signal of result_627" {{0 32 result_627 R 0 "Bit 31 to 0 Data signal of result_627"}}} {0x1b464 result_627_ctrl R 0x0 "Control signal of result_627" {{0 1 result_627_ap_vld R 0 "Control signal result_627_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b468 result_628 R 0x0 "Data signal of result_628" {{0 32 result_628 R 0 "Bit 31 to 0 Data signal of result_628"}}} {0x1b46c result_628_ctrl R 0x0 "Control signal of result_628" {{0 1 result_628_ap_vld R 0 "Control signal result_628_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b470 result_629 R 0x0 "Data signal of result_629" {{0 32 result_629 R 0 "Bit 31 to 0 Data signal of result_629"}}} {0x1b474 result_629_ctrl R 0x0 "Control signal of result_629" {{0 1 result_629_ap_vld R 0 "Control signal result_629_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b478 result_630 R 0x0 "Data signal of result_630" {{0 32 result_630 R 0 "Bit 31 to 0 Data signal of result_630"}}} {0x1b47c result_630_ctrl R 0x0 "Control signal of result_630" {{0 1 result_630_ap_vld R 0 "Control signal result_630_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b480 result_631 R 0x0 "Data signal of result_631" {{0 32 result_631 R 0 "Bit 31 to 0 Data signal of result_631"}}} {0x1b484 result_631_ctrl R 0x0 "Control signal of result_631" {{0 1 result_631_ap_vld R 0 "Control signal result_631_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b488 result_632 R 0x0 "Data signal of result_632" {{0 32 result_632 R 0 "Bit 31 to 0 Data signal of result_632"}}} {0x1b48c result_632_ctrl R 0x0 "Control signal of result_632" {{0 1 result_632_ap_vld R 0 "Control signal result_632_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b490 result_633 R 0x0 "Data signal of result_633" {{0 32 result_633 R 0 "Bit 31 to 0 Data signal of result_633"}}} {0x1b494 result_633_ctrl R 0x0 "Control signal of result_633" {{0 1 result_633_ap_vld R 0 "Control signal result_633_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b498 result_634 R 0x0 "Data signal of result_634" {{0 32 result_634 R 0 "Bit 31 to 0 Data signal of result_634"}}} {0x1b49c result_634_ctrl R 0x0 "Control signal of result_634" {{0 1 result_634_ap_vld R 0 "Control signal result_634_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4a0 result_635 R 0x0 "Data signal of result_635" {{0 32 result_635 R 0 "Bit 31 to 0 Data signal of result_635"}}} {0x1b4a4 result_635_ctrl R 0x0 "Control signal of result_635" {{0 1 result_635_ap_vld R 0 "Control signal result_635_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4a8 result_636 R 0x0 "Data signal of result_636" {{0 32 result_636 R 0 "Bit 31 to 0 Data signal of result_636"}}} {0x1b4ac result_636_ctrl R 0x0 "Control signal of result_636" {{0 1 result_636_ap_vld R 0 "Control signal result_636_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4b0 result_637 R 0x0 "Data signal of result_637" {{0 32 result_637 R 0 "Bit 31 to 0 Data signal of result_637"}}} {0x1b4b4 result_637_ctrl R 0x0 "Control signal of result_637" {{0 1 result_637_ap_vld R 0 "Control signal result_637_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4b8 result_638 R 0x0 "Data signal of result_638" {{0 32 result_638 R 0 "Bit 31 to 0 Data signal of result_638"}}} {0x1b4bc result_638_ctrl R 0x0 "Control signal of result_638" {{0 1 result_638_ap_vld R 0 "Control signal result_638_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4c0 result_639 R 0x0 "Data signal of result_639" {{0 32 result_639 R 0 "Bit 31 to 0 Data signal of result_639"}}} {0x1b4c4 result_639_ctrl R 0x0 "Control signal of result_639" {{0 1 result_639_ap_vld R 0 "Control signal result_639_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4c8 result_640 R 0x0 "Data signal of result_640" {{0 32 result_640 R 0 "Bit 31 to 0 Data signal of result_640"}}} {0x1b4cc result_640_ctrl R 0x0 "Control signal of result_640" {{0 1 result_640_ap_vld R 0 "Control signal result_640_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4d0 result_641 R 0x0 "Data signal of result_641" {{0 32 result_641 R 0 "Bit 31 to 0 Data signal of result_641"}}} {0x1b4d4 result_641_ctrl R 0x0 "Control signal of result_641" {{0 1 result_641_ap_vld R 0 "Control signal result_641_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4d8 result_642 R 0x0 "Data signal of result_642" {{0 32 result_642 R 0 "Bit 31 to 0 Data signal of result_642"}}} {0x1b4dc result_642_ctrl R 0x0 "Control signal of result_642" {{0 1 result_642_ap_vld R 0 "Control signal result_642_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4e0 result_643 R 0x0 "Data signal of result_643" {{0 32 result_643 R 0 "Bit 31 to 0 Data signal of result_643"}}} {0x1b4e4 result_643_ctrl R 0x0 "Control signal of result_643" {{0 1 result_643_ap_vld R 0 "Control signal result_643_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4e8 result_644 R 0x0 "Data signal of result_644" {{0 32 result_644 R 0 "Bit 31 to 0 Data signal of result_644"}}} {0x1b4ec result_644_ctrl R 0x0 "Control signal of result_644" {{0 1 result_644_ap_vld R 0 "Control signal result_644_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4f0 result_645 R 0x0 "Data signal of result_645" {{0 32 result_645 R 0 "Bit 31 to 0 Data signal of result_645"}}} {0x1b4f4 result_645_ctrl R 0x0 "Control signal of result_645" {{0 1 result_645_ap_vld R 0 "Control signal result_645_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b4f8 result_646 R 0x0 "Data signal of result_646" {{0 32 result_646 R 0 "Bit 31 to 0 Data signal of result_646"}}} {0x1b4fc result_646_ctrl R 0x0 "Control signal of result_646" {{0 1 result_646_ap_vld R 0 "Control signal result_646_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b500 result_647 R 0x0 "Data signal of result_647" {{0 32 result_647 R 0 "Bit 31 to 0 Data signal of result_647"}}} {0x1b504 result_647_ctrl R 0x0 "Control signal of result_647" {{0 1 result_647_ap_vld R 0 "Control signal result_647_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b508 result_648 R 0x0 "Data signal of result_648" {{0 32 result_648 R 0 "Bit 31 to 0 Data signal of result_648"}}} {0x1b50c result_648_ctrl R 0x0 "Control signal of result_648" {{0 1 result_648_ap_vld R 0 "Control signal result_648_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b510 result_649 R 0x0 "Data signal of result_649" {{0 32 result_649 R 0 "Bit 31 to 0 Data signal of result_649"}}} {0x1b514 result_649_ctrl R 0x0 "Control signal of result_649" {{0 1 result_649_ap_vld R 0 "Control signal result_649_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b518 result_650 R 0x0 "Data signal of result_650" {{0 32 result_650 R 0 "Bit 31 to 0 Data signal of result_650"}}} {0x1b51c result_650_ctrl R 0x0 "Control signal of result_650" {{0 1 result_650_ap_vld R 0 "Control signal result_650_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b520 result_651 R 0x0 "Data signal of result_651" {{0 32 result_651 R 0 "Bit 31 to 0 Data signal of result_651"}}} {0x1b524 result_651_ctrl R 0x0 "Control signal of result_651" {{0 1 result_651_ap_vld R 0 "Control signal result_651_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b528 result_652 R 0x0 "Data signal of result_652" {{0 32 result_652 R 0 "Bit 31 to 0 Data signal of result_652"}}} {0x1b52c result_652_ctrl R 0x0 "Control signal of result_652" {{0 1 result_652_ap_vld R 0 "Control signal result_652_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b530 result_653 R 0x0 "Data signal of result_653" {{0 32 result_653 R 0 "Bit 31 to 0 Data signal of result_653"}}} {0x1b534 result_653_ctrl R 0x0 "Control signal of result_653" {{0 1 result_653_ap_vld R 0 "Control signal result_653_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b538 result_654 R 0x0 "Data signal of result_654" {{0 32 result_654 R 0 "Bit 31 to 0 Data signal of result_654"}}} {0x1b53c result_654_ctrl R 0x0 "Control signal of result_654" {{0 1 result_654_ap_vld R 0 "Control signal result_654_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b540 result_655 R 0x0 "Data signal of result_655" {{0 32 result_655 R 0 "Bit 31 to 0 Data signal of result_655"}}} {0x1b544 result_655_ctrl R 0x0 "Control signal of result_655" {{0 1 result_655_ap_vld R 0 "Control signal result_655_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b548 result_656 R 0x0 "Data signal of result_656" {{0 32 result_656 R 0 "Bit 31 to 0 Data signal of result_656"}}} {0x1b54c result_656_ctrl R 0x0 "Control signal of result_656" {{0 1 result_656_ap_vld R 0 "Control signal result_656_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b550 result_657 R 0x0 "Data signal of result_657" {{0 32 result_657 R 0 "Bit 31 to 0 Data signal of result_657"}}} {0x1b554 result_657_ctrl R 0x0 "Control signal of result_657" {{0 1 result_657_ap_vld R 0 "Control signal result_657_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b558 result_658 R 0x0 "Data signal of result_658" {{0 32 result_658 R 0 "Bit 31 to 0 Data signal of result_658"}}} {0x1b55c result_658_ctrl R 0x0 "Control signal of result_658" {{0 1 result_658_ap_vld R 0 "Control signal result_658_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b560 result_659 R 0x0 "Data signal of result_659" {{0 32 result_659 R 0 "Bit 31 to 0 Data signal of result_659"}}} {0x1b564 result_659_ctrl R 0x0 "Control signal of result_659" {{0 1 result_659_ap_vld R 0 "Control signal result_659_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b568 result_660 R 0x0 "Data signal of result_660" {{0 32 result_660 R 0 "Bit 31 to 0 Data signal of result_660"}}} {0x1b56c result_660_ctrl R 0x0 "Control signal of result_660" {{0 1 result_660_ap_vld R 0 "Control signal result_660_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b570 result_661 R 0x0 "Data signal of result_661" {{0 32 result_661 R 0 "Bit 31 to 0 Data signal of result_661"}}} {0x1b574 result_661_ctrl R 0x0 "Control signal of result_661" {{0 1 result_661_ap_vld R 0 "Control signal result_661_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b578 result_662 R 0x0 "Data signal of result_662" {{0 32 result_662 R 0 "Bit 31 to 0 Data signal of result_662"}}} {0x1b57c result_662_ctrl R 0x0 "Control signal of result_662" {{0 1 result_662_ap_vld R 0 "Control signal result_662_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b580 result_663 R 0x0 "Data signal of result_663" {{0 32 result_663 R 0 "Bit 31 to 0 Data signal of result_663"}}} {0x1b584 result_663_ctrl R 0x0 "Control signal of result_663" {{0 1 result_663_ap_vld R 0 "Control signal result_663_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b588 result_664 R 0x0 "Data signal of result_664" {{0 32 result_664 R 0 "Bit 31 to 0 Data signal of result_664"}}} {0x1b58c result_664_ctrl R 0x0 "Control signal of result_664" {{0 1 result_664_ap_vld R 0 "Control signal result_664_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b590 result_665 R 0x0 "Data signal of result_665" {{0 32 result_665 R 0 "Bit 31 to 0 Data signal of result_665"}}} {0x1b594 result_665_ctrl R 0x0 "Control signal of result_665" {{0 1 result_665_ap_vld R 0 "Control signal result_665_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b598 result_666 R 0x0 "Data signal of result_666" {{0 32 result_666 R 0 "Bit 31 to 0 Data signal of result_666"}}} {0x1b59c result_666_ctrl R 0x0 "Control signal of result_666" {{0 1 result_666_ap_vld R 0 "Control signal result_666_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5a0 result_667 R 0x0 "Data signal of result_667" {{0 32 result_667 R 0 "Bit 31 to 0 Data signal of result_667"}}} {0x1b5a4 result_667_ctrl R 0x0 "Control signal of result_667" {{0 1 result_667_ap_vld R 0 "Control signal result_667_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5a8 result_668 R 0x0 "Data signal of result_668" {{0 32 result_668 R 0 "Bit 31 to 0 Data signal of result_668"}}} {0x1b5ac result_668_ctrl R 0x0 "Control signal of result_668" {{0 1 result_668_ap_vld R 0 "Control signal result_668_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5b0 result_669 R 0x0 "Data signal of result_669" {{0 32 result_669 R 0 "Bit 31 to 0 Data signal of result_669"}}} {0x1b5b4 result_669_ctrl R 0x0 "Control signal of result_669" {{0 1 result_669_ap_vld R 0 "Control signal result_669_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5b8 result_670 R 0x0 "Data signal of result_670" {{0 32 result_670 R 0 "Bit 31 to 0 Data signal of result_670"}}} {0x1b5bc result_670_ctrl R 0x0 "Control signal of result_670" {{0 1 result_670_ap_vld R 0 "Control signal result_670_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5c0 result_671 R 0x0 "Data signal of result_671" {{0 32 result_671 R 0 "Bit 31 to 0 Data signal of result_671"}}} {0x1b5c4 result_671_ctrl R 0x0 "Control signal of result_671" {{0 1 result_671_ap_vld R 0 "Control signal result_671_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5c8 result_672 R 0x0 "Data signal of result_672" {{0 32 result_672 R 0 "Bit 31 to 0 Data signal of result_672"}}} {0x1b5cc result_672_ctrl R 0x0 "Control signal of result_672" {{0 1 result_672_ap_vld R 0 "Control signal result_672_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5d0 result_673 R 0x0 "Data signal of result_673" {{0 32 result_673 R 0 "Bit 31 to 0 Data signal of result_673"}}} {0x1b5d4 result_673_ctrl R 0x0 "Control signal of result_673" {{0 1 result_673_ap_vld R 0 "Control signal result_673_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5d8 result_674 R 0x0 "Data signal of result_674" {{0 32 result_674 R 0 "Bit 31 to 0 Data signal of result_674"}}} {0x1b5dc result_674_ctrl R 0x0 "Control signal of result_674" {{0 1 result_674_ap_vld R 0 "Control signal result_674_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5e0 result_675 R 0x0 "Data signal of result_675" {{0 32 result_675 R 0 "Bit 31 to 0 Data signal of result_675"}}} {0x1b5e4 result_675_ctrl R 0x0 "Control signal of result_675" {{0 1 result_675_ap_vld R 0 "Control signal result_675_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5e8 result_676 R 0x0 "Data signal of result_676" {{0 32 result_676 R 0 "Bit 31 to 0 Data signal of result_676"}}} {0x1b5ec result_676_ctrl R 0x0 "Control signal of result_676" {{0 1 result_676_ap_vld R 0 "Control signal result_676_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5f0 result_677 R 0x0 "Data signal of result_677" {{0 32 result_677 R 0 "Bit 31 to 0 Data signal of result_677"}}} {0x1b5f4 result_677_ctrl R 0x0 "Control signal of result_677" {{0 1 result_677_ap_vld R 0 "Control signal result_677_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b5f8 result_678 R 0x0 "Data signal of result_678" {{0 32 result_678 R 0 "Bit 31 to 0 Data signal of result_678"}}} {0x1b5fc result_678_ctrl R 0x0 "Control signal of result_678" {{0 1 result_678_ap_vld R 0 "Control signal result_678_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b600 result_679 R 0x0 "Data signal of result_679" {{0 32 result_679 R 0 "Bit 31 to 0 Data signal of result_679"}}} {0x1b604 result_679_ctrl R 0x0 "Control signal of result_679" {{0 1 result_679_ap_vld R 0 "Control signal result_679_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b608 result_680 R 0x0 "Data signal of result_680" {{0 32 result_680 R 0 "Bit 31 to 0 Data signal of result_680"}}} {0x1b60c result_680_ctrl R 0x0 "Control signal of result_680" {{0 1 result_680_ap_vld R 0 "Control signal result_680_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b610 result_681 R 0x0 "Data signal of result_681" {{0 32 result_681 R 0 "Bit 31 to 0 Data signal of result_681"}}} {0x1b614 result_681_ctrl R 0x0 "Control signal of result_681" {{0 1 result_681_ap_vld R 0 "Control signal result_681_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b618 result_682 R 0x0 "Data signal of result_682" {{0 32 result_682 R 0 "Bit 31 to 0 Data signal of result_682"}}} {0x1b61c result_682_ctrl R 0x0 "Control signal of result_682" {{0 1 result_682_ap_vld R 0 "Control signal result_682_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b620 result_683 R 0x0 "Data signal of result_683" {{0 32 result_683 R 0 "Bit 31 to 0 Data signal of result_683"}}} {0x1b624 result_683_ctrl R 0x0 "Control signal of result_683" {{0 1 result_683_ap_vld R 0 "Control signal result_683_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b628 result_684 R 0x0 "Data signal of result_684" {{0 32 result_684 R 0 "Bit 31 to 0 Data signal of result_684"}}} {0x1b62c result_684_ctrl R 0x0 "Control signal of result_684" {{0 1 result_684_ap_vld R 0 "Control signal result_684_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b630 result_685 R 0x0 "Data signal of result_685" {{0 32 result_685 R 0 "Bit 31 to 0 Data signal of result_685"}}} {0x1b634 result_685_ctrl R 0x0 "Control signal of result_685" {{0 1 result_685_ap_vld R 0 "Control signal result_685_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b638 result_686 R 0x0 "Data signal of result_686" {{0 32 result_686 R 0 "Bit 31 to 0 Data signal of result_686"}}} {0x1b63c result_686_ctrl R 0x0 "Control signal of result_686" {{0 1 result_686_ap_vld R 0 "Control signal result_686_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b640 result_687 R 0x0 "Data signal of result_687" {{0 32 result_687 R 0 "Bit 31 to 0 Data signal of result_687"}}} {0x1b644 result_687_ctrl R 0x0 "Control signal of result_687" {{0 1 result_687_ap_vld R 0 "Control signal result_687_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b648 result_688 R 0x0 "Data signal of result_688" {{0 32 result_688 R 0 "Bit 31 to 0 Data signal of result_688"}}} {0x1b64c result_688_ctrl R 0x0 "Control signal of result_688" {{0 1 result_688_ap_vld R 0 "Control signal result_688_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b650 result_689 R 0x0 "Data signal of result_689" {{0 32 result_689 R 0 "Bit 31 to 0 Data signal of result_689"}}} {0x1b654 result_689_ctrl R 0x0 "Control signal of result_689" {{0 1 result_689_ap_vld R 0 "Control signal result_689_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b658 result_690 R 0x0 "Data signal of result_690" {{0 32 result_690 R 0 "Bit 31 to 0 Data signal of result_690"}}} {0x1b65c result_690_ctrl R 0x0 "Control signal of result_690" {{0 1 result_690_ap_vld R 0 "Control signal result_690_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b660 result_691 R 0x0 "Data signal of result_691" {{0 32 result_691 R 0 "Bit 31 to 0 Data signal of result_691"}}} {0x1b664 result_691_ctrl R 0x0 "Control signal of result_691" {{0 1 result_691_ap_vld R 0 "Control signal result_691_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b668 result_692 R 0x0 "Data signal of result_692" {{0 32 result_692 R 0 "Bit 31 to 0 Data signal of result_692"}}} {0x1b66c result_692_ctrl R 0x0 "Control signal of result_692" {{0 1 result_692_ap_vld R 0 "Control signal result_692_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b670 result_693 R 0x0 "Data signal of result_693" {{0 32 result_693 R 0 "Bit 31 to 0 Data signal of result_693"}}} {0x1b674 result_693_ctrl R 0x0 "Control signal of result_693" {{0 1 result_693_ap_vld R 0 "Control signal result_693_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b678 result_694 R 0x0 "Data signal of result_694" {{0 32 result_694 R 0 "Bit 31 to 0 Data signal of result_694"}}} {0x1b67c result_694_ctrl R 0x0 "Control signal of result_694" {{0 1 result_694_ap_vld R 0 "Control signal result_694_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b680 result_695 R 0x0 "Data signal of result_695" {{0 32 result_695 R 0 "Bit 31 to 0 Data signal of result_695"}}} {0x1b684 result_695_ctrl R 0x0 "Control signal of result_695" {{0 1 result_695_ap_vld R 0 "Control signal result_695_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b688 result_696 R 0x0 "Data signal of result_696" {{0 32 result_696 R 0 "Bit 31 to 0 Data signal of result_696"}}} {0x1b68c result_696_ctrl R 0x0 "Control signal of result_696" {{0 1 result_696_ap_vld R 0 "Control signal result_696_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b690 result_697 R 0x0 "Data signal of result_697" {{0 32 result_697 R 0 "Bit 31 to 0 Data signal of result_697"}}} {0x1b694 result_697_ctrl R 0x0 "Control signal of result_697" {{0 1 result_697_ap_vld R 0 "Control signal result_697_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b698 result_698 R 0x0 "Data signal of result_698" {{0 32 result_698 R 0 "Bit 31 to 0 Data signal of result_698"}}} {0x1b69c result_698_ctrl R 0x0 "Control signal of result_698" {{0 1 result_698_ap_vld R 0 "Control signal result_698_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6a0 result_699 R 0x0 "Data signal of result_699" {{0 32 result_699 R 0 "Bit 31 to 0 Data signal of result_699"}}} {0x1b6a4 result_699_ctrl R 0x0 "Control signal of result_699" {{0 1 result_699_ap_vld R 0 "Control signal result_699_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6a8 result_700 R 0x0 "Data signal of result_700" {{0 32 result_700 R 0 "Bit 31 to 0 Data signal of result_700"}}} {0x1b6ac result_700_ctrl R 0x0 "Control signal of result_700" {{0 1 result_700_ap_vld R 0 "Control signal result_700_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6b0 result_701 R 0x0 "Data signal of result_701" {{0 32 result_701 R 0 "Bit 31 to 0 Data signal of result_701"}}} {0x1b6b4 result_701_ctrl R 0x0 "Control signal of result_701" {{0 1 result_701_ap_vld R 0 "Control signal result_701_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6b8 result_702 R 0x0 "Data signal of result_702" {{0 32 result_702 R 0 "Bit 31 to 0 Data signal of result_702"}}} {0x1b6bc result_702_ctrl R 0x0 "Control signal of result_702" {{0 1 result_702_ap_vld R 0 "Control signal result_702_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6c0 result_703 R 0x0 "Data signal of result_703" {{0 32 result_703 R 0 "Bit 31 to 0 Data signal of result_703"}}} {0x1b6c4 result_703_ctrl R 0x0 "Control signal of result_703" {{0 1 result_703_ap_vld R 0 "Control signal result_703_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6c8 result_704 R 0x0 "Data signal of result_704" {{0 32 result_704 R 0 "Bit 31 to 0 Data signal of result_704"}}} {0x1b6cc result_704_ctrl R 0x0 "Control signal of result_704" {{0 1 result_704_ap_vld R 0 "Control signal result_704_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6d0 result_705 R 0x0 "Data signal of result_705" {{0 32 result_705 R 0 "Bit 31 to 0 Data signal of result_705"}}} {0x1b6d4 result_705_ctrl R 0x0 "Control signal of result_705" {{0 1 result_705_ap_vld R 0 "Control signal result_705_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6d8 result_706 R 0x0 "Data signal of result_706" {{0 32 result_706 R 0 "Bit 31 to 0 Data signal of result_706"}}} {0x1b6dc result_706_ctrl R 0x0 "Control signal of result_706" {{0 1 result_706_ap_vld R 0 "Control signal result_706_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6e0 result_707 R 0x0 "Data signal of result_707" {{0 32 result_707 R 0 "Bit 31 to 0 Data signal of result_707"}}} {0x1b6e4 result_707_ctrl R 0x0 "Control signal of result_707" {{0 1 result_707_ap_vld R 0 "Control signal result_707_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6e8 result_708 R 0x0 "Data signal of result_708" {{0 32 result_708 R 0 "Bit 31 to 0 Data signal of result_708"}}} {0x1b6ec result_708_ctrl R 0x0 "Control signal of result_708" {{0 1 result_708_ap_vld R 0 "Control signal result_708_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6f0 result_709 R 0x0 "Data signal of result_709" {{0 32 result_709 R 0 "Bit 31 to 0 Data signal of result_709"}}} {0x1b6f4 result_709_ctrl R 0x0 "Control signal of result_709" {{0 1 result_709_ap_vld R 0 "Control signal result_709_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b6f8 result_710 R 0x0 "Data signal of result_710" {{0 32 result_710 R 0 "Bit 31 to 0 Data signal of result_710"}}} {0x1b6fc result_710_ctrl R 0x0 "Control signal of result_710" {{0 1 result_710_ap_vld R 0 "Control signal result_710_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b700 result_711 R 0x0 "Data signal of result_711" {{0 32 result_711 R 0 "Bit 31 to 0 Data signal of result_711"}}} {0x1b704 result_711_ctrl R 0x0 "Control signal of result_711" {{0 1 result_711_ap_vld R 0 "Control signal result_711_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b708 result_712 R 0x0 "Data signal of result_712" {{0 32 result_712 R 0 "Bit 31 to 0 Data signal of result_712"}}} {0x1b70c result_712_ctrl R 0x0 "Control signal of result_712" {{0 1 result_712_ap_vld R 0 "Control signal result_712_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b710 result_713 R 0x0 "Data signal of result_713" {{0 32 result_713 R 0 "Bit 31 to 0 Data signal of result_713"}}} {0x1b714 result_713_ctrl R 0x0 "Control signal of result_713" {{0 1 result_713_ap_vld R 0 "Control signal result_713_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b718 result_714 R 0x0 "Data signal of result_714" {{0 32 result_714 R 0 "Bit 31 to 0 Data signal of result_714"}}} {0x1b71c result_714_ctrl R 0x0 "Control signal of result_714" {{0 1 result_714_ap_vld R 0 "Control signal result_714_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b720 result_715 R 0x0 "Data signal of result_715" {{0 32 result_715 R 0 "Bit 31 to 0 Data signal of result_715"}}} {0x1b724 result_715_ctrl R 0x0 "Control signal of result_715" {{0 1 result_715_ap_vld R 0 "Control signal result_715_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b728 result_716 R 0x0 "Data signal of result_716" {{0 32 result_716 R 0 "Bit 31 to 0 Data signal of result_716"}}} {0x1b72c result_716_ctrl R 0x0 "Control signal of result_716" {{0 1 result_716_ap_vld R 0 "Control signal result_716_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b730 result_717 R 0x0 "Data signal of result_717" {{0 32 result_717 R 0 "Bit 31 to 0 Data signal of result_717"}}} {0x1b734 result_717_ctrl R 0x0 "Control signal of result_717" {{0 1 result_717_ap_vld R 0 "Control signal result_717_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b738 result_718 R 0x0 "Data signal of result_718" {{0 32 result_718 R 0 "Bit 31 to 0 Data signal of result_718"}}} {0x1b73c result_718_ctrl R 0x0 "Control signal of result_718" {{0 1 result_718_ap_vld R 0 "Control signal result_718_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b740 result_719 R 0x0 "Data signal of result_719" {{0 32 result_719 R 0 "Bit 31 to 0 Data signal of result_719"}}} {0x1b744 result_719_ctrl R 0x0 "Control signal of result_719" {{0 1 result_719_ap_vld R 0 "Control signal result_719_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b748 result_720 R 0x0 "Data signal of result_720" {{0 32 result_720 R 0 "Bit 31 to 0 Data signal of result_720"}}} {0x1b74c result_720_ctrl R 0x0 "Control signal of result_720" {{0 1 result_720_ap_vld R 0 "Control signal result_720_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b750 result_721 R 0x0 "Data signal of result_721" {{0 32 result_721 R 0 "Bit 31 to 0 Data signal of result_721"}}} {0x1b754 result_721_ctrl R 0x0 "Control signal of result_721" {{0 1 result_721_ap_vld R 0 "Control signal result_721_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b758 result_722 R 0x0 "Data signal of result_722" {{0 32 result_722 R 0 "Bit 31 to 0 Data signal of result_722"}}} {0x1b75c result_722_ctrl R 0x0 "Control signal of result_722" {{0 1 result_722_ap_vld R 0 "Control signal result_722_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b760 result_723 R 0x0 "Data signal of result_723" {{0 32 result_723 R 0 "Bit 31 to 0 Data signal of result_723"}}} {0x1b764 result_723_ctrl R 0x0 "Control signal of result_723" {{0 1 result_723_ap_vld R 0 "Control signal result_723_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b768 result_724 R 0x0 "Data signal of result_724" {{0 32 result_724 R 0 "Bit 31 to 0 Data signal of result_724"}}} {0x1b76c result_724_ctrl R 0x0 "Control signal of result_724" {{0 1 result_724_ap_vld R 0 "Control signal result_724_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b770 result_725 R 0x0 "Data signal of result_725" {{0 32 result_725 R 0 "Bit 31 to 0 Data signal of result_725"}}} {0x1b774 result_725_ctrl R 0x0 "Control signal of result_725" {{0 1 result_725_ap_vld R 0 "Control signal result_725_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b778 result_726 R 0x0 "Data signal of result_726" {{0 32 result_726 R 0 "Bit 31 to 0 Data signal of result_726"}}} {0x1b77c result_726_ctrl R 0x0 "Control signal of result_726" {{0 1 result_726_ap_vld R 0 "Control signal result_726_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b780 result_727 R 0x0 "Data signal of result_727" {{0 32 result_727 R 0 "Bit 31 to 0 Data signal of result_727"}}} {0x1b784 result_727_ctrl R 0x0 "Control signal of result_727" {{0 1 result_727_ap_vld R 0 "Control signal result_727_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b788 result_728 R 0x0 "Data signal of result_728" {{0 32 result_728 R 0 "Bit 31 to 0 Data signal of result_728"}}} {0x1b78c result_728_ctrl R 0x0 "Control signal of result_728" {{0 1 result_728_ap_vld R 0 "Control signal result_728_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b790 result_729 R 0x0 "Data signal of result_729" {{0 32 result_729 R 0 "Bit 31 to 0 Data signal of result_729"}}} {0x1b794 result_729_ctrl R 0x0 "Control signal of result_729" {{0 1 result_729_ap_vld R 0 "Control signal result_729_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b798 result_730 R 0x0 "Data signal of result_730" {{0 32 result_730 R 0 "Bit 31 to 0 Data signal of result_730"}}} {0x1b79c result_730_ctrl R 0x0 "Control signal of result_730" {{0 1 result_730_ap_vld R 0 "Control signal result_730_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7a0 result_731 R 0x0 "Data signal of result_731" {{0 32 result_731 R 0 "Bit 31 to 0 Data signal of result_731"}}} {0x1b7a4 result_731_ctrl R 0x0 "Control signal of result_731" {{0 1 result_731_ap_vld R 0 "Control signal result_731_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7a8 result_732 R 0x0 "Data signal of result_732" {{0 32 result_732 R 0 "Bit 31 to 0 Data signal of result_732"}}} {0x1b7ac result_732_ctrl R 0x0 "Control signal of result_732" {{0 1 result_732_ap_vld R 0 "Control signal result_732_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7b0 result_733 R 0x0 "Data signal of result_733" {{0 32 result_733 R 0 "Bit 31 to 0 Data signal of result_733"}}} {0x1b7b4 result_733_ctrl R 0x0 "Control signal of result_733" {{0 1 result_733_ap_vld R 0 "Control signal result_733_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7b8 result_734 R 0x0 "Data signal of result_734" {{0 32 result_734 R 0 "Bit 31 to 0 Data signal of result_734"}}} {0x1b7bc result_734_ctrl R 0x0 "Control signal of result_734" {{0 1 result_734_ap_vld R 0 "Control signal result_734_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7c0 result_735 R 0x0 "Data signal of result_735" {{0 32 result_735 R 0 "Bit 31 to 0 Data signal of result_735"}}} {0x1b7c4 result_735_ctrl R 0x0 "Control signal of result_735" {{0 1 result_735_ap_vld R 0 "Control signal result_735_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7c8 result_736 R 0x0 "Data signal of result_736" {{0 32 result_736 R 0 "Bit 31 to 0 Data signal of result_736"}}} {0x1b7cc result_736_ctrl R 0x0 "Control signal of result_736" {{0 1 result_736_ap_vld R 0 "Control signal result_736_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7d0 result_737 R 0x0 "Data signal of result_737" {{0 32 result_737 R 0 "Bit 31 to 0 Data signal of result_737"}}} {0x1b7d4 result_737_ctrl R 0x0 "Control signal of result_737" {{0 1 result_737_ap_vld R 0 "Control signal result_737_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7d8 result_738 R 0x0 "Data signal of result_738" {{0 32 result_738 R 0 "Bit 31 to 0 Data signal of result_738"}}} {0x1b7dc result_738_ctrl R 0x0 "Control signal of result_738" {{0 1 result_738_ap_vld R 0 "Control signal result_738_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7e0 result_739 R 0x0 "Data signal of result_739" {{0 32 result_739 R 0 "Bit 31 to 0 Data signal of result_739"}}} {0x1b7e4 result_739_ctrl R 0x0 "Control signal of result_739" {{0 1 result_739_ap_vld R 0 "Control signal result_739_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7e8 result_740 R 0x0 "Data signal of result_740" {{0 32 result_740 R 0 "Bit 31 to 0 Data signal of result_740"}}} {0x1b7ec result_740_ctrl R 0x0 "Control signal of result_740" {{0 1 result_740_ap_vld R 0 "Control signal result_740_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7f0 result_741 R 0x0 "Data signal of result_741" {{0 32 result_741 R 0 "Bit 31 to 0 Data signal of result_741"}}} {0x1b7f4 result_741_ctrl R 0x0 "Control signal of result_741" {{0 1 result_741_ap_vld R 0 "Control signal result_741_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b7f8 result_742 R 0x0 "Data signal of result_742" {{0 32 result_742 R 0 "Bit 31 to 0 Data signal of result_742"}}} {0x1b7fc result_742_ctrl R 0x0 "Control signal of result_742" {{0 1 result_742_ap_vld R 0 "Control signal result_742_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b800 result_743 R 0x0 "Data signal of result_743" {{0 32 result_743 R 0 "Bit 31 to 0 Data signal of result_743"}}} {0x1b804 result_743_ctrl R 0x0 "Control signal of result_743" {{0 1 result_743_ap_vld R 0 "Control signal result_743_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b808 result_744 R 0x0 "Data signal of result_744" {{0 32 result_744 R 0 "Bit 31 to 0 Data signal of result_744"}}} {0x1b80c result_744_ctrl R 0x0 "Control signal of result_744" {{0 1 result_744_ap_vld R 0 "Control signal result_744_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b810 result_745 R 0x0 "Data signal of result_745" {{0 32 result_745 R 0 "Bit 31 to 0 Data signal of result_745"}}} {0x1b814 result_745_ctrl R 0x0 "Control signal of result_745" {{0 1 result_745_ap_vld R 0 "Control signal result_745_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b818 result_746 R 0x0 "Data signal of result_746" {{0 32 result_746 R 0 "Bit 31 to 0 Data signal of result_746"}}} {0x1b81c result_746_ctrl R 0x0 "Control signal of result_746" {{0 1 result_746_ap_vld R 0 "Control signal result_746_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b820 result_747 R 0x0 "Data signal of result_747" {{0 32 result_747 R 0 "Bit 31 to 0 Data signal of result_747"}}} {0x1b824 result_747_ctrl R 0x0 "Control signal of result_747" {{0 1 result_747_ap_vld R 0 "Control signal result_747_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b828 result_748 R 0x0 "Data signal of result_748" {{0 32 result_748 R 0 "Bit 31 to 0 Data signal of result_748"}}} {0x1b82c result_748_ctrl R 0x0 "Control signal of result_748" {{0 1 result_748_ap_vld R 0 "Control signal result_748_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b830 result_749 R 0x0 "Data signal of result_749" {{0 32 result_749 R 0 "Bit 31 to 0 Data signal of result_749"}}} {0x1b834 result_749_ctrl R 0x0 "Control signal of result_749" {{0 1 result_749_ap_vld R 0 "Control signal result_749_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b838 result_750 R 0x0 "Data signal of result_750" {{0 32 result_750 R 0 "Bit 31 to 0 Data signal of result_750"}}} {0x1b83c result_750_ctrl R 0x0 "Control signal of result_750" {{0 1 result_750_ap_vld R 0 "Control signal result_750_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b840 result_751 R 0x0 "Data signal of result_751" {{0 32 result_751 R 0 "Bit 31 to 0 Data signal of result_751"}}} {0x1b844 result_751_ctrl R 0x0 "Control signal of result_751" {{0 1 result_751_ap_vld R 0 "Control signal result_751_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b848 result_752 R 0x0 "Data signal of result_752" {{0 32 result_752 R 0 "Bit 31 to 0 Data signal of result_752"}}} {0x1b84c result_752_ctrl R 0x0 "Control signal of result_752" {{0 1 result_752_ap_vld R 0 "Control signal result_752_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b850 result_753 R 0x0 "Data signal of result_753" {{0 32 result_753 R 0 "Bit 31 to 0 Data signal of result_753"}}} {0x1b854 result_753_ctrl R 0x0 "Control signal of result_753" {{0 1 result_753_ap_vld R 0 "Control signal result_753_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b858 result_754 R 0x0 "Data signal of result_754" {{0 32 result_754 R 0 "Bit 31 to 0 Data signal of result_754"}}} {0x1b85c result_754_ctrl R 0x0 "Control signal of result_754" {{0 1 result_754_ap_vld R 0 "Control signal result_754_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b860 result_755 R 0x0 "Data signal of result_755" {{0 32 result_755 R 0 "Bit 31 to 0 Data signal of result_755"}}} {0x1b864 result_755_ctrl R 0x0 "Control signal of result_755" {{0 1 result_755_ap_vld R 0 "Control signal result_755_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b868 result_756 R 0x0 "Data signal of result_756" {{0 32 result_756 R 0 "Bit 31 to 0 Data signal of result_756"}}} {0x1b86c result_756_ctrl R 0x0 "Control signal of result_756" {{0 1 result_756_ap_vld R 0 "Control signal result_756_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b870 result_757 R 0x0 "Data signal of result_757" {{0 32 result_757 R 0 "Bit 31 to 0 Data signal of result_757"}}} {0x1b874 result_757_ctrl R 0x0 "Control signal of result_757" {{0 1 result_757_ap_vld R 0 "Control signal result_757_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b878 result_758 R 0x0 "Data signal of result_758" {{0 32 result_758 R 0 "Bit 31 to 0 Data signal of result_758"}}} {0x1b87c result_758_ctrl R 0x0 "Control signal of result_758" {{0 1 result_758_ap_vld R 0 "Control signal result_758_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b880 result_759 R 0x0 "Data signal of result_759" {{0 32 result_759 R 0 "Bit 31 to 0 Data signal of result_759"}}} {0x1b884 result_759_ctrl R 0x0 "Control signal of result_759" {{0 1 result_759_ap_vld R 0 "Control signal result_759_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b888 result_760 R 0x0 "Data signal of result_760" {{0 32 result_760 R 0 "Bit 31 to 0 Data signal of result_760"}}} {0x1b88c result_760_ctrl R 0x0 "Control signal of result_760" {{0 1 result_760_ap_vld R 0 "Control signal result_760_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b890 result_761 R 0x0 "Data signal of result_761" {{0 32 result_761 R 0 "Bit 31 to 0 Data signal of result_761"}}} {0x1b894 result_761_ctrl R 0x0 "Control signal of result_761" {{0 1 result_761_ap_vld R 0 "Control signal result_761_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b898 result_762 R 0x0 "Data signal of result_762" {{0 32 result_762 R 0 "Bit 31 to 0 Data signal of result_762"}}} {0x1b89c result_762_ctrl R 0x0 "Control signal of result_762" {{0 1 result_762_ap_vld R 0 "Control signal result_762_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8a0 result_763 R 0x0 "Data signal of result_763" {{0 32 result_763 R 0 "Bit 31 to 0 Data signal of result_763"}}} {0x1b8a4 result_763_ctrl R 0x0 "Control signal of result_763" {{0 1 result_763_ap_vld R 0 "Control signal result_763_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8a8 result_764 R 0x0 "Data signal of result_764" {{0 32 result_764 R 0 "Bit 31 to 0 Data signal of result_764"}}} {0x1b8ac result_764_ctrl R 0x0 "Control signal of result_764" {{0 1 result_764_ap_vld R 0 "Control signal result_764_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8b0 result_765 R 0x0 "Data signal of result_765" {{0 32 result_765 R 0 "Bit 31 to 0 Data signal of result_765"}}} {0x1b8b4 result_765_ctrl R 0x0 "Control signal of result_765" {{0 1 result_765_ap_vld R 0 "Control signal result_765_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8b8 result_766 R 0x0 "Data signal of result_766" {{0 32 result_766 R 0 "Bit 31 to 0 Data signal of result_766"}}} {0x1b8bc result_766_ctrl R 0x0 "Control signal of result_766" {{0 1 result_766_ap_vld R 0 "Control signal result_766_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8c0 result_767 R 0x0 "Data signal of result_767" {{0 32 result_767 R 0 "Bit 31 to 0 Data signal of result_767"}}} {0x1b8c4 result_767_ctrl R 0x0 "Control signal of result_767" {{0 1 result_767_ap_vld R 0 "Control signal result_767_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8c8 result_768 R 0x0 "Data signal of result_768" {{0 32 result_768 R 0 "Bit 31 to 0 Data signal of result_768"}}} {0x1b8cc result_768_ctrl R 0x0 "Control signal of result_768" {{0 1 result_768_ap_vld R 0 "Control signal result_768_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8d0 result_769 R 0x0 "Data signal of result_769" {{0 32 result_769 R 0 "Bit 31 to 0 Data signal of result_769"}}} {0x1b8d4 result_769_ctrl R 0x0 "Control signal of result_769" {{0 1 result_769_ap_vld R 0 "Control signal result_769_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8d8 result_770 R 0x0 "Data signal of result_770" {{0 32 result_770 R 0 "Bit 31 to 0 Data signal of result_770"}}} {0x1b8dc result_770_ctrl R 0x0 "Control signal of result_770" {{0 1 result_770_ap_vld R 0 "Control signal result_770_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8e0 result_771 R 0x0 "Data signal of result_771" {{0 32 result_771 R 0 "Bit 31 to 0 Data signal of result_771"}}} {0x1b8e4 result_771_ctrl R 0x0 "Control signal of result_771" {{0 1 result_771_ap_vld R 0 "Control signal result_771_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8e8 result_772 R 0x0 "Data signal of result_772" {{0 32 result_772 R 0 "Bit 31 to 0 Data signal of result_772"}}} {0x1b8ec result_772_ctrl R 0x0 "Control signal of result_772" {{0 1 result_772_ap_vld R 0 "Control signal result_772_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8f0 result_773 R 0x0 "Data signal of result_773" {{0 32 result_773 R 0 "Bit 31 to 0 Data signal of result_773"}}} {0x1b8f4 result_773_ctrl R 0x0 "Control signal of result_773" {{0 1 result_773_ap_vld R 0 "Control signal result_773_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b8f8 result_774 R 0x0 "Data signal of result_774" {{0 32 result_774 R 0 "Bit 31 to 0 Data signal of result_774"}}} {0x1b8fc result_774_ctrl R 0x0 "Control signal of result_774" {{0 1 result_774_ap_vld R 0 "Control signal result_774_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b900 result_775 R 0x0 "Data signal of result_775" {{0 32 result_775 R 0 "Bit 31 to 0 Data signal of result_775"}}} {0x1b904 result_775_ctrl R 0x0 "Control signal of result_775" {{0 1 result_775_ap_vld R 0 "Control signal result_775_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b908 result_776 R 0x0 "Data signal of result_776" {{0 32 result_776 R 0 "Bit 31 to 0 Data signal of result_776"}}} {0x1b90c result_776_ctrl R 0x0 "Control signal of result_776" {{0 1 result_776_ap_vld R 0 "Control signal result_776_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b910 result_777 R 0x0 "Data signal of result_777" {{0 32 result_777 R 0 "Bit 31 to 0 Data signal of result_777"}}} {0x1b914 result_777_ctrl R 0x0 "Control signal of result_777" {{0 1 result_777_ap_vld R 0 "Control signal result_777_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b918 result_778 R 0x0 "Data signal of result_778" {{0 32 result_778 R 0 "Bit 31 to 0 Data signal of result_778"}}} {0x1b91c result_778_ctrl R 0x0 "Control signal of result_778" {{0 1 result_778_ap_vld R 0 "Control signal result_778_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b920 result_779 R 0x0 "Data signal of result_779" {{0 32 result_779 R 0 "Bit 31 to 0 Data signal of result_779"}}} {0x1b924 result_779_ctrl R 0x0 "Control signal of result_779" {{0 1 result_779_ap_vld R 0 "Control signal result_779_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b928 result_780 R 0x0 "Data signal of result_780" {{0 32 result_780 R 0 "Bit 31 to 0 Data signal of result_780"}}} {0x1b92c result_780_ctrl R 0x0 "Control signal of result_780" {{0 1 result_780_ap_vld R 0 "Control signal result_780_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b930 result_781 R 0x0 "Data signal of result_781" {{0 32 result_781 R 0 "Bit 31 to 0 Data signal of result_781"}}} {0x1b934 result_781_ctrl R 0x0 "Control signal of result_781" {{0 1 result_781_ap_vld R 0 "Control signal result_781_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b938 result_782 R 0x0 "Data signal of result_782" {{0 32 result_782 R 0 "Bit 31 to 0 Data signal of result_782"}}} {0x1b93c result_782_ctrl R 0x0 "Control signal of result_782" {{0 1 result_782_ap_vld R 0 "Control signal result_782_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}} {0x1b940 result_783 R 0x0 "Data signal of result_783" {{0 32 result_783 R 0 "Bit 31 to 0 Data signal of result_783"}}} {0x1b944 result_783_ctrl R 0x0 "Control signal of result_783" {{0 1 result_783_ap_vld R 0 "Control signal result_783_ap_vld"} {1 31 RESERVED R 0 "Reserved.  0s on read."}}}}
        memories "mat_0 {base_address 4096 range 4096} mat_1 {base_address 8192 range 4096} mat_2 {base_address 12288 range 4096} mat_3 {base_address 16384 range 4096} mat_4 {base_address 20480 range 4096} mat_5 {base_address 24576 range 4096} mat_6 {base_address 28672 range 4096} mat_7 {base_address 32768 range 4096} mat_8 {base_address 36864 range 4096} mat_9 {base_address 40960 range 4096} mat_10 {base_address 45056 range 4096} mat_11 {base_address 49152 range 4096} mat_12 {base_address 53248 range 4096} mat_13 {base_address 57344 range 4096} mat_14 {base_address 61440 range 4096} mat_15 {base_address 65536 range 4096} mat_16 {base_address 69632 range 4096} mat_17 {base_address 73728 range 4096} mat_18 {base_address 77824 range 4096} mat_19 {base_address 81920 range 4096} mat_20 {base_address 86016 range 4096} mat_21 {base_address 90112 range 4096} mat_22 {base_address 94208 range 4096} mat_23 {base_address 98304 range 4096} mat_24 {base_address 102400 range 4096}"
        ctype {
            AWVALID {
                Type "bool"
                Width "1"
                Bits "1"
            }
            AWREADY {
                Type "bool"
                Width "1"
                Bits "1"
            }
            WVALID {
                Type "bool"
                Width "1"
                Bits "1"
            }
            WREADY {
                Type "bool"
                Width "1"
                Bits "1"
            }
            BVALID {
                Type "bool"
                Width "1"
                Bits "1"
            }
            BREADY {
                Type "bool"
                Width "1"
                Bits "1"
            }
            BRESP {
                Type "integer unsigned"
                Width "2"
                Bits "2"
            }
            ARVALID {
                Type "bool"
                Width "1"
                Bits "1"
            }
            ARREADY {
                Type "bool"
                Width "1"
                Bits "1"
            }
            RVALID {
                Type "bool"
                Width "1"
                Bits "1"
            }
            RREADY {
                Type "bool"
                Width "1"
                Bits "1"
            }
            RRESP {
                Type "integer unsigned"
                Width "2"
                Bits "2"
            }
            AWADDR {
                Type "integer unsigned"
                Width "17"
                Bits "17"
            }
            WDATA {
                Type "integer signed"
                Width "32"
                Bits "32"
            }
            WSTRB {
                Type "integer unsigned"
                Width "4"
                Bits "4"
            }
            ARADDR {
                Type "integer unsigned"
                Width "17"
                Bits "17"
            }
            RDATA {
                Type "integer signed"
                Width "32"
                Bits "32"
            }
        }
        data_width "32"
    }
    ap_clk {
        type "clock"
        ctype {
            CLK {
                Type "bool"
                Width "1"
                Bits "1"
            }
        }
        buses "s_axi_AXILiteS"
        reset "ap_rst_n"
    }
    ap_rst_n {
        type "reset"
        polarity "ACTIVE_LOW"
        ctype {
            RST {
                Type "bool"
                Width "1"
                Bits "1"
            }
        }
    }
}

set vivado_ver [version -short]
if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
    set user_param_type "std_logic_vector"
} else {
    set user_param_type "integer"
}

######################## Helper functions #################
variable user_parameter_order 1

proc add_port {core name dir width param args} {
    # {{{
    catch {ipx::remove_port $name $core}
    set current_port [ipx::add_port $name $core]
    set_property direction $dir $current_port
    if {$width == ""} {
        # std_logic
        set_property type_name "std_logic" $current_port
        set_property is_vector "false" $current_port
    } else {
        # std_logic_vector
        # width should be an integer
        set_property size_left [expr $width - 1] $current_port
        if {$param != ""} {
            if {[string range $param end-1 end] == "/8"} {
                # for strobe
                set param [string range $param 0 end-2]
                set_property size_left_dependency "((spirit:decode(id('MODELPARAM_VALUE.$param')) div 8) - 1)" $current_port
            } else {
                set_property size_left_dependency "(spirit:decode(id('MODELPARAM_VALUE.$param')) - 1)" $current_port
            }
            set_property size_left_resolve_type "dependent" $current_port
        } else {
            set_property size_left_resolve_type "immediate" $current_port
        }
        set_property size_left_format_type "long" $current_port
        set_property size_right 0 $current_port
        set_property size_right_resolve_type "immediate" $current_port
        set_property size_right_format_type "long" $current_port
        set_property type_name "std_logic_vector" $current_port
        set_property is_vector "true" $current_port
    }

    foreach {k v} $args {
        set_property $k $v $current_port
    }

    return $current_port
    # }}}
}

proc add_hdl_parameter {core name type value format resolve_type args} {
    # {{{
    set current_hdl_parameter [ipx::add_hdl_parameter $name $core]
    set_property data_type $type $current_hdl_parameter
    set_property value $value $current_hdl_parameter
    set_property value_format $format $current_hdl_parameter
    set_property value_resolve_type $resolve_type $current_hdl_parameter
    foreach {k v} $args {
        set_property $k $v $current_hdl_parameter
    }

    return $current_hdl_parameter
    # }}}
}

proc add_bus_interface {core name type mode {preferred_usage_value "ALL"} {has_dependant_on "0"} {offset_slave_name "s_axi_AXILiteS"} {master_addrwidth "32"}} {
    # {{{
    set properties ""
    switch -- $type {
        axi4 -
        axi4lite {
            dict set properties bus_type_vlnv "xilinx.com:interface:aximm:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:aximm_rtl:1.0"
            dict set properties endianness "little"
            dict set properties interface_mode $mode
            if {$mode == "master"} {
                set ::AddressSpace [ipx::add_address_space Data_$name $core]
                if {$master_addrwidth == "64"} {
                    set_property range 16E $::AddressSpace
                    set_property width 64 $::AddressSpace
                } else {
                    set_property range 4G $::AddressSpace
                    set_property width 32 $::AddressSpace
                }
                if {$has_dependant_on == "1"} {
                   set current_addrspace_param [ipx::add_address_space_parameter DEPENDENT_ON $::AddressSpace]
                   set_property value $offset_slave_name $current_addrspace_param
                }
                set current_addrspace_param [ipx::add_address_space_parameter PREFERRED_USAGE $::AddressSpace]
                set_property value $preferred_usage_value $current_addrspace_param
                dict set properties master_address_space_ref Data_$name
            }
            if {$mode == "slave"} {
                set current_memory_map [ipx::add_memory_map $name $core]
                set current_address_block [ipx::add_address_block Reg $current_memory_map]
                set_property width "32" $current_address_block
                set_property access "read-write" $current_address_block
                set_property usage "register" $current_address_block
                set_property base_address "0" $current_address_block
                set_property base_address_format "long" $current_address_block
                set_property base_address_resolve_type "immediate" $current_address_block
                set_property range "65536" $current_address_block
                set_property range_format "long" $current_address_block
                set_property range_resolve_type "generated" $current_address_block
                set current_parameter [ipx::add_address_block_parameter ${name}_base_addr $current_address_block]
                set_property name OFFSET_BASE_PARAM $current_parameter
                set_property value C_[string toupper $name]_BASEADDR $current_parameter
                set current_parameter [ipx::add_address_block_parameter ${name}_high_addr $current_address_block]
                set_property name OFFSET_HIGH_PARAM $current_parameter
                set_property value C_[string toupper $name]_HIGHADDR $current_parameter
                dict set properties slave_memory_map_ref $name
            }
        }
        axi4stream {
            dict set properties bus_type_vlnv "xilinx.com:interface:axis:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:axis_rtl:1.0"
            dict set properties endianness "little"
            dict set properties interface_mode $mode
        }
        bram {
            dict set properties bus_type_vlnv "xilinx.com:interface:bram:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:bram_rtl:1.0"
            dict set properties interface_mode $mode
        }
        fifo_read {
            dict set properties bus_type_vlnv "xilinx.com:interface:acc_fifo_read:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:acc_fifo_read_rtl:1.0"
            dict set properties interface_mode $mode
        }
        fifo_write {
            dict set properties bus_type_vlnv "xilinx.com:interface:acc_fifo_write:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:acc_fifo_write_rtl:1.0"
            dict set properties interface_mode $mode
        }
        ap_ctrl {
            dict set properties bus_type_vlnv "xilinx.com:interface:acc_handshake:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:interface:acc_handshake_rtl:1.0"
            dict set properties interface_mode $mode
        }
        clock {
            dict set properties bus_type_vlnv "xilinx.com:signal:clock:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0"
            dict set properties interface_mode "slave"
        }
        reset {
            dict set properties bus_type_vlnv "xilinx.com:signal:reset:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0"
            dict set properties interface_mode "slave"
        }
        clockenable {
            dict set properties bus_type_vlnv "xilinx.com:signal:clockenable:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:signal:clockenable_rtl:1.0"
            dict set properties interface_mode "slave"
        }
        interrupt {
            dict set properties bus_type_vlnv "xilinx.com:signal:interrupt:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:signal:interrupt_rtl:1.0"
            dict set properties interface_mode "master"
        }
        data {
            dict set properties bus_type_vlnv "xilinx.com:signal:data:1.0"
            dict set properties abstraction_type_vlnv "xilinx.com:signal:data_rtl:1.0"
            dict set properties interface_mode $mode
        }
    }

    set current_bus_interface [ipx::add_bus_interface $name $core]
    dict for {k v} $properties {
        set_property $k $v $current_bus_interface
    }

    return $current_bus_interface
    # }}}
}

proc add_port_map {bus name logical physical} {
    # {{{
    set current_port_map [ipx::add_port_map $name $bus]
    set_property logical_name $logical $current_port_map
    set_property physical_name $physical $current_port_map

    return $current_port_map
    # }}}
}

proc add_bus_parameter {bus name value {resolve_type ""}} {
    # {{{
    if {$resolve_type == ""} {
        set resolve_type "immediate"
    }

    set current_bus_parameter [ipx::add_bus_parameter $name $bus]
    set_property value $value $current_bus_parameter
    set_property value_resolve_type $resolve_type $current_bus_parameter

    return $current_bus_parameter
    # }}}
}

proc add_user_parameter {core name display_name value format resolve_type args} {
    # {{{
    upvar user_parameter_order order
    incr order
    
    set current_user_parameter [ipx::add_user_parameter $name $core]
    set_property order $order $current_user_parameter
    set_property value $value $current_user_parameter
    set_property display_name $display_name $current_user_parameter
    set_property value_format $format $current_user_parameter
    set_property value_resolve_type $resolve_type $current_user_parameter
    foreach {k v} $args {
        set_property $k $v $current_user_parameter
    }

    return $current_user_parameter
    # }}}
}

proc create_datatype { ctype {bitoffset 0} {is_data 0}} {
    # {{{
    dict with ctype {}

    switch -- [lindex $Type 0] {
        integer {
            # integer
            if {[lindex $Type 1] == "signed"} {
                set signed true
            } else {
                set signed false
            }
            if {$is_data} {
               return [iptypes::datatype::new -type integer -bitwidth $Bits -bitoffset $bitoffset -signed $signed]
            } else {
               return [iptypes::datatype::new -type integer -bitwidth $Width -bitoffset $bitoffset -signed $signed]
            }
        }

        real {
            lassign $Type type sub_type signed frac_width
            if {$sub_type == "fixed"} {
                # real - fixed
                if {$signed == "signed"} {
                    set signed true
                } else {
                    set signed false
                }
                return [iptypes::datatype::new -type real -bitwidth $Width -bitoffset $bitoffset -fixed \
                    -signed $signed -fractwidth $frac_width]
            } else {
                # real -float
                set sigwidth [expr ($Width == 64)? 53 : 24]
                return [iptypes::datatype::new -type real -bitwidth $Width -bitoffset $bitoffset -float -sigwidth $sigwidth]
            }
        }

        complex {
            dict with Element {}

            if {$Bits % 8 != 0} {
                set ::__warn_sub_field__ 1
            }

            switch -- [lindex $Type 0] {
                integer {
                    # integer
                    if {[lindex $Type 1] == "signed"} {
                        set signed true
                    } else {
                        set signed false
                    }
                    return [iptypes::datatype::new -type complex -bitwidth $Width -stride $Bits -bitoffset $bitoffset -integer -signed $signed]
                }

                real {
                    lassign $Type type sub_type signed frac_width
                    if {$sub_type == "fixed"} {
                        # real - fixed
                        if {$signed == "signed"} {
                            set signed true
                        } else {
                            set signed false
                        }
                        return [iptypes::datatype::new -type complex -bitwidth $Width -stride $Bits -bitoffset $bitoffset -real -fixed \
                            -signed $signed -fractwidth $frac_width]
                    } else {
                        # real -float
                        set sigwidth [expr ($Width == 64)? 53 : 24]
                        return [iptypes::datatype::new -type complex -bitwidth $Width -stride $Bits -bitoffset $bitoffset -real -float -sigwidth $sigwidth]
                    }
                }
            }
        }

        struct {
            set type [iptypes::datatype::new -type struct -bitoffset $bitoffset]

            set i 0
            dict for {field_name field_type} $Fields {
                iptypes::struct::new_field type -name $field_name -datatype [create_datatype $field_type $i]
                incr i [dict get $field_type Bits]
            }

            return $type
        }

        array {
            return [iptypes::datatype::new -type array_type -bitoffset $bitoffset -size $Dimension \
                -stride [dict get $Element Bits] -datatype [create_datatype $Element]]
        }

        null    -
        default {
            # null
            return [iptypes::datatype::new -bitwidth $Width -bitoffset $bitoffset]
        }
    }
    # }}}
}

proc add_bus_datatype {bus ctype {is_data 0}} {
    # {{{
    if {$::SupportDataType && $ctype != ""} {
        set layered_metadata ""
        dict for {key value} $ctype {
            dict set layered_metadata $iptypes::vlnv $key [create_datatype $value 0 $is_data]
        }
        add_bus_parameter $bus LAYERED_METADATA $layered_metadata generated
    }
    # }}}
}

proc set_dependent { name value obj } {
    # {{{
   # are there any operators in the value field?
   # No, set as immediate
   # Yes, set as xpath expr
   if { [string first < $value ] != -1 || \
        [string first > $value ] != -1 || \
        [string first - $value ] != -1 || \
        [string first + $value ] != -1 || \
        [string first / $value ] != -1 || \
        [string first * $value ] != -1 } {
     set_property ${name}_dependency [ ipx::get_xpath_expression $value [ipx::current_core] ] $obj
     set_property ${name}_format long $obj
   } else {
     set_property ${name} $value $obj
     set_property ${name}_format long $obj
   }
    # }}}
}

proc set_access { access obj {is_field 0}} {
    # {{{
  # read-only, write-only, read-write, writeOnce, read-writeOnce 
  if        { $access eq "RW" } {
             set_property access "read-write" $obj
             if {$is_field} {
               set_property modified_write_value modify $obj 
             }
  } elseif { $access eq "R" } {
             set_property access "read-only" $obj
             if {$is_field} {
               set_property read_action modify $obj 
             }
  } elseif { $access eq "W" } {
             set_property access "write-only" $obj
  } elseif { $access eq "WO" } {
             set_property access "writeOnce" $obj
  } elseif { $access eq "RWO" } {
             set_property access "read-writeOnce" $obj
  } elseif { $access eq "RTOW" } {
             set_property access "read-only" $obj 
             if {$is_field} {
               set_property modified_write_value oneToToggle $obj 
               set_property read_action modify $obj 
             }
  } else {
    puts "Unmatched access type \"$access\""
  }

    # }}}
}

proc add_registers {registers memory_map_name} {
    # {{{
    set memory_maps [ ipx::get_memory_maps -quiet -of_objects [ ipx::current_core ] ] 
    if { $memory_maps eq "" } {
      set slaves_axi [ ipx::get_bus_interfaces -filter { ABSTRACTION_TYPE_NAME==aximm_rtl && interface_mode==slave } -of_objects [ ipx::current_core ] ]
      set slave_axi [ lindex $slaves_axi 0  ] 
      set memory_map [ ipx::add_memory_map [ get_property name $slave_axi ] [ipx::current_core ] ]
      # and point back to this memory map
      set_property  slave_memory_map_ref [get_property name $memory_map ] $slave_axi 
    } else {
      foreach memory_map_item $memory_maps {
        set memory_map_item_name [get_property name $memory_map_item]
        if {$memory_map_name eq $memory_map_item_name} {
          set memory_map $memory_map_item
        }
      }
    }
    
    set address_blocks [ ipx::get_address_blocks -quiet -of_objects $memory_map ]
    if { $address_blocks eq "" } {
      set address_block [ ipx::add_address_block [get_property name $memory_map ] $memory_map ]
      set_property base_address 0 $address_block 
      set_property range 4096 $address_block 
      set_property width 8 $address_block 
    } else {
      set address_block [ lindex $address_blocks 0 ]
    }
    
    
    foreach reg $registers {
      set offset [ lindex $reg 0 ]
      set name   [ lindex $reg 1 ]
      set access [ lindex $reg 2 ]
      set reset_val [ lindex $reg 3 ]
      set descr  [ lindex $reg 4 ]
      set fields  [ lindex $reg 5 ]
    
    #puts "Register line: [join $reg \"]"
    
      # compare offset and address range, if offset > default address rang(64k), we should expand the address range
      set address_range  [get_property range $address_block]
      set offset_value [::math::bignum::tostr  [ ::math::bignum::fromstr $offset ] ]
      while {$address_range <= $offset_value} {
          set address_range [expr $address_range * 2]
      }
    
      set_property range $address_range $address_block
      set ipx_reg [ ipx::add_register $name $address_block ]
      set_property address_offset $offset_value $ipx_reg 
      set_property size 32 $ipx_reg 
      set_property size_format long $ipx_reg 
      set_property reset_value  [::math::bignum::tostr [ ::math::bignum::fromstr $reset_val ] ] $ipx_reg 
      set_property reset_value_format long $ipx_reg 
      set_property description $descr $ipx_reg 
      set_property display_name $name $ipx_reg 
    
      # read-only, write-only, read-write, writeOnce, read-writeOnce 
      set_access $access $ipx_reg
    
      foreach field $fields {
    #puts "  field line: [join $field \"]"
         set offset [ lindex $field 0 ]
         set width [ lindex $field 1 ]
         set name [ lindex $field 2 ]
         set access [ lindex $field 3 ]
         set reset_value [ lindex $field 4 ]
         set description [ lindex $field 5 ]
    
         set ipx_field [ ipx::add_field $name $ipx_reg ]
         set_property bit_offset $offset $ipx_field
    
         set_dependent bit_width $width $ipx_field
         set_access $access $ipx_field 1
    
         #  set_property reset_value  [::math::bignum::tostr [ ::math::bignum::fromstr $offset ] ] $ipx_field 
         # set_property reset_value_format long $ipx_field 
         set_property description $description $ipx_field 
      }
    
    }

    # }}}
}

proc add_memories {memories memory_map_name} {
    # {{{
    set memory_maps [ ipx::get_memory_maps -quiet -of_objects [ ipx::current_core ] ] 
    if { $memory_maps eq "" } {
      set slaves_axi [ ipx::get_bus_interfaces -filter { ABSTRACTION_TYPE_NAME==aximm_rtl && interface_mode==slave } -of_objects [ ipx::current_core ] ]
      set slave_axi [ lindex $slaves_axi 0  ] 
      set memory_map [ ipx::add_memory_map [ get_property name $slave_axi ] [ipx::current_core ] ]
      # and point back to this memory map
      set_property  slave_memory_map_ref [get_property name $memory_map ] $slave_axi 
    } else {
      foreach memory_map_item $memory_maps {
        set memory_map_item_name [get_property name $memory_map_item]
        if {$memory_map_name eq $memory_map_item_name} {
          set memory_map $memory_map_item
        }
      }
    }

    set address_blocks [ ipx::get_address_blocks -quiet -of_objects $memory_map ]
    if { $address_blocks eq "" } {
      set address_block [ ipx::add_address_block [get_property name $memory_map ] $memory_map ]
      set_property base_address 0 $address_block 
      set_property range 4096 $address_block 
      set_property width 8 $address_block 
    } else {
      set address_block [ lindex $address_blocks 0 ]
    }
    
    
    dict for {array_name details} $memories {
      dict with details {}
      set offset $base_address
      set name   Memory_${array_name}
      set access RW
      set reset_val 0
      set descr  "Memory $array_name"
    
      # compare offset and address range, if offset > default address rang(64k), we should expand the address range
      set address_range  [get_property range $address_block]
      set offset_value [::math::bignum::tostr  [ ::math::bignum::fromstr $offset ] ]
      set address_range_tmp [expr $offset_value + $range ]
      while {$address_range < $address_range_tmp} {
          set address_range [expr $address_range * 2]
      }
    
      set_property range $address_range $address_block
      set ipx_reg [ ipx::add_register $name $address_block ]
      set_property address_offset $offset_value $ipx_reg 
      set_property size $range $ipx_reg 
      set_property size_format long $ipx_reg 
      set_property reset_value  [::math::bignum::tostr [ ::math::bignum::fromstr $reset_val ] ] $ipx_reg 
      set_property reset_value_format long $ipx_reg 
      set_property description $descr $ipx_reg 
      set_property display_name $name $ipx_reg 
    
      # read-only, write-only, read-write, writeOnce, read-writeOnce 
      set_access $access $ipx_reg
    }
    # }}}
}

proc getFiles {path} {
    # {{{
    set files ""
    foreach item [glob -nocomplain [file join $path *]] {
        if {[file isdir $item]} {
            set files [concat $files [getFiles $item]]
        } else {
            lappend files $item
        }
    }

    return [lsort $files]
    # }}}
}
###########################################################

## Enter IP directory
cd [file dir [info script]]

## Generate sub cores
set IPs ""
set IPFiles ""
if {$SubcoreFiles != ""} {
    set ipdir "hdl/ip"
    file delete -force $ipdir
    file mkdir $ipdir

    set prj "tmp"
    create_project -part $target_part -force $prj
    set_property target_language $target_lang [current_project]
    if {[regexp -nocase {2018\.4.*} $vivado_ver match]} {
        set_property coreContainer.alwaysCreateXCI 1 [current_project]
    }

    set COE_DIR ../../../..
    foreach ipfile $SubcoreFiles {
        set ipname [file root [file tail $ipfile]]
        set ipname [string range $ipname 0 end-3]

        source $ipfile
        if {[regexp -nocase {2018\.4.*} $vivado_ver match]} {
            extract_files -force -base_dir "./${prj}srcs/sources_1/ip" [get_files -all -of [get_ips $ipname]]
            file copy -force ./${prj}.srcs/sources_1/ip/$ipname.xci ./${prj}srcs/sources_1/ip/$ipname/.
            set prj_root "${prj}srcs"
        } else {
            set prj_root "${prj}.srcs"
        }

        set rtlfiles [glob -nocomplain ${prj_root}/sources_1/ip/$ipname/synth/*]
        foreach rtl $rtlfiles {
            file copy $rtl $ipdir
        }

        set rtlfiles [glob -nocomplain ${prj_root}/sources_1/ip/$ipname/*.mif]
        foreach rtl $rtlfiles {
            file copy $rtl $ipdir
        }

        set xcifile "${prj_root}/sources_1/ip/$ipname/$ipname.xci"
        if {![file isfile $xcifile]} {
            continue
        }

        set f [open $xcifile r]
        set s [read $f]
        close $f
        set pat {(?n)componentRef.*vendor="(.+)".*\s*.*library="(.+)".*\s*.*name="(.+)".*\s*.*version="(.+)".*\s*.*}
        if {[regexp $pat $s m vendor library name version]} {
            lappend IPs "$vendor:$library:$name:$version"
        }
    }

    close_project
    
    set IPs [lsort -u $IPs]
    set IPFiles [glob -nocomplain $ipdir/*]
}

## Basic info
set vivado_ver [version -short]
set core [ipx::create_core $Vendor $Library $IPName $Version]
set_property definition_source HLS [ipx::current_core]
set_property display_name $DisplayName $core
set_property core_revision $Revision $core
set_property description $Description $core
set_property taxonomy $Taxonomy $core
if { $AutoFamily ne "" } {
  set_property auto_family_support_level $AutoFamily $core
} else {
  set_property supported_families [list $Device Pre-Production] $core
}

if {$has_xpm_memory} {
  set_property xpm_libraries {XPM_MEMORY} $core
}
if {$sdx_kernel_type ne ""} {
  set_property -quiet sdx_kernel true $core
  set_property -quiet sdx_kernel_type $sdx_kernel_type $core
}
## Add verilog files
if {[llength $VerilogFiles] > 0} {
    # synthesis
    set group [ipx::add_file_group xilinx_verilogsynthesis $core]
    foreach f [concat $IPFiles $ConstraintFiles $VerilogFiles] {
        set current_file [ipx::add_file $f $group]
        if {[file ext $f] == ".dat" || [file ext $f] == ".mif"} {
            set_property type "mif" $current_file
        }
        if {[file ext $f] == ".xdc"} {
            if {[regexp -nocase {.*_ooc.xdc} $f]} {
                set_property used_in {out_of_context} $current_file
            } else {
                set_property used_in {synthesis implementation} $current_file
            }
        }
    }
    set_property model_name $Top $group
    if {$IPs != ""} {
        set_property component_subcores $IPs $group
    }

    # behavioral simulation
    set group [ipx::add_file_group xilinx_verilogbehavioralsimulation $core]
    foreach f [concat $VerilogFiles $IPFiles] {
        set current_file [ipx::add_file $f $group]
        if {[file ext $f] == ".dat" || [file ext $f] == ".mif"} {
            set_property type "mif" $current_file
        }
    }
    set_property model_name $Top $group
    if {$IPs != ""} {
        set_property component_subcores $IPs $group
    }

}

## Add vhdl files
if {[llength $VhdlFiles] > 0} {
    # synthesis
    set group [ipx::add_file_group xilinx_vhdlsynthesis $core]
    foreach f [concat $IPFiles $ConstraintFiles $VhdlFiles] {
        set current_file [ipx::add_file $f $group]
        if {[file ext $f] == ".xdc"} {
            if {[regexp -nocase {.*_ooc.xdc} $f]} {
                set_property used_in {out_of_context} $current_file
            } else {
                set_property used_in {synthesis implementation} $current_file
            }
        }
    }
    set_property model_name $Top $group
    if {$IPs != ""} {
        set_property component_subcores $IPs $group
    }

    # behavioral simulation
    set group [ipx::add_file_group xilinx_vhdlbehavioralsimulation $core]
    foreach f [concat $VhdlFiles $IPFiles] {
        ipx::add_file $f $group
    }
    set_property model_name $Top $group
    if {$IPs != ""} {
        set_property component_subcores $IPs $group
    }

}

## Software Drivers Files
if {[llength $SWDriverFiles] > 0} {
    set current_file_group [ipx::add_file_group xilinx_softwaredriver $core]
    foreach f $SWDriverFiles {
        set current_file [ipx::add_file $f $current_file_group]
        if {[file ext $f] == ".mdd"} {
            set_property type {driver_mdd} $current_file
        } elseif {[file ext $f] == ".tcl"} {
            set_property type {driver_tcl} $current_file
        } else {
            set_property type {driver_src} $current_file
        }
    }
}

## Add document files
if {[llength $DocumentFiles] > 0} {
    set group [ipx::add_file_group xilinx_documentation $core]
    foreach f $DocumentFiles {
        ipx::add_file $f $group
    }
}

## Add misc files
if {[llength $MiscFiles] > 0} {
    set group [ipx::add_file_group xilinx_miscfiles $core]
    foreach f $MiscFiles {
        ipx::add_file $f $group
    }
}

## BD files
if {[llength $BDFiles] > 0} {
    set group [ipx::add_file_group xilinx_block_diagram $core]
    foreach f $BDFiles {
        ipx::add_file $f $group
    }
}

## Import ports
ipx::add_ports_from_hdl \
    -top_level_hdl_file hdl/vhdl/$Top.vhd \
    -top_module_name $Top \
    -quiet \
    $core

## Interfaces
foreach interface_name [dict keys $Interfaces] {
    set interface_detail [dict get $Interfaces $interface_name]
    set ctype ""
    dict with interface_detail {}
    switch -nocase -- $type {
        axi4lite {
            # {{{
            ## direction
            if {$mode == "master"} {
                set dir0 "out"
                set dir1 "in"
            } else {
                set dir0 "in"
                set dir1 "out"
            }

            ## address width
            if {$mode == "master"} {
                set addr_bits 32
            } else {
               set addr_bits [dict get $port_width AWADDR]
            }

            ## rtl ports
            set rtl_ports [list \
                [list AWADDR  $dir0 $addr_bits "${param_prefix}_ADDR_WIDTH"] \
                [list AWVALID $dir0 "" ""] \
                [list AWREADY $dir1 "" ""] \
                [list WDATA   $dir0 32 "${param_prefix}_DATA_WIDTH"] \
                [list WSTRB   $dir0 4  "${param_prefix}_DATA_WIDTH/8"] \
                [list WVALID  $dir0 "" ""] \
                [list WREADY  $dir1 "" ""] \
                [list BRESP   $dir1 2  ""] \
                [list BVALID  $dir1 "" ""] \
                [list BREADY  $dir0 "" ""] \
                [list ARADDR  $dir0 $addr_bits "${param_prefix}_ADDR_WIDTH"] \
                [list ARVALID $dir0 "" ""] \
                [list ARREADY $dir1 "" ""] \
                [list RDATA   $dir1 32 "${param_prefix}_DATA_WIDTH"] \
                [list RRESP   $dir1 2  ""] \
                [list RVALID  $dir1 "" ""] \
                [list RREADY  $dir0 "" ""] \
            ]

            ## rtl parameters
            set rtl_parameters [list \
                [list ADDR_WIDTH "integer" $addr_bits "long" "generated"] \
                [list DATA_WIDTH "integer" 32 "long" "immediate"] \
            ]

            ## bus parameters
            set bus_parameters [list \
                [list ADDR_WIDTH $addr_bits] \
                [list DATA_WIDTH 32] \
                [list PROTOCOL AXI4LITE] \
                [list READ_WRITE_MODE READ_WRITE] \
            ]

            ## axi4
            set current_bus_interface [add_bus_interface $core $interface_name axi4lite $mode]

            ## ports
            foreach rtl_port $rtl_ports {
                lassign $rtl_port port_name port_dir port_width port_param
                add_port $core ${port_prefix}_$port_name $port_dir $port_width $port_param
            }

            ## rtl parameters
            foreach rtl_parameter $rtl_parameters {
                set pargs [lassign $rtl_parameter pname ptype pvalue pformat presolve_type]
                eval add_hdl_parameter \$core \${param_prefix}_\$pname \$ptype \$pvalue \$pformat \$presolve_type $pargs
            }

            ## bus parameters
            foreach bus_parameter $bus_parameters {
                lassign $bus_parameter pname pvalue
                add_bus_parameter $current_bus_interface $pname $pvalue
            }

            # port map
            foreach rtl_port $rtl_ports {
                set port_name [lindex $rtl_port 0]
                add_port_map $current_bus_interface $port_name $port_name ${port_prefix}_${port_name}
            }

            # data type
            add_bus_datatype $current_bus_interface $ctype

            # add registers
            if {[info exists registers] && $registers!=""} {
               add_registers $registers $interface_name
            }

            # add memories
            if {[info exists memories] && $memories!=""} {
               add_memories $memories $interface_name
            }
            # }}}
        }

        axi4stream {
            # {{{
            ## ports
            if {$mode == "master"} {
                set dir0 "out"
                set dir1 "in"
            } else {
                set dir0 "in"
                set dir1 "out"
            }

            ## bus parameters
            set bus_parameters ""


            if {[dict exists $ports TDATA]} {
                lappend bus_parameters [list TDATA_NUM_BYTES [expr [dict get $ports TDATA] / 8]]
            }

            if {[dict exists $ports TDEST]} {
                lappend bus_parameters [list TDEST_WIDTH [dict get $ports TDEST]]
            }

            if {[dict exists $ports TID]} {
                lappend bus_parameters [list TID_WIDTH [dict get $ports TID]]
            }

            if {[dict exists $ports TUSER]} {
                lappend bus_parameters [list TUSER_WIDTH [dict get $ports TUSER]]
            } else {
                lappend bus_parameters [list TUSER_WIDTH 0]
            }

            set layered_metadata ""
            if {$SupportDataType && [dict exists $ctype TDATA]} {
                set ::__warn_sub_field__ 0
                dict set layered_metadata $iptypes::vlnv TDATA [create_datatype [dict get $ctype TDATA]]
                if {$::__warn_sub_field__} {
                    puts "TDATA of AXI4-Stream interface '$interface_name' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface."
                }
                if {[dict exists $ctype TDATA Name]} {
                    dict set layered_metadata $iptypes::vlnv TDATA datatype name value [dict get $ctype TDATA Name]
                }
            }
            if {$SupportDataType && [dict exists $ctype TUSER]} {
                set ::__warn_sub_field__ 0
                dict set layered_metadata $iptypes::vlnv TUSER [create_datatype [dict get $ctype TUSER]]
                if {$::__warn_sub_field__} {
                    puts "TUSER of AXI4-Stream interface '$interface_name' contains sub-fields not aligned to byte boundaries. The resulting layout may not be compatible with the connecting interface."
                }
            }
            lappend bus_parameters [list LAYERED_METADATA $layered_metadata generated]

            # tvalid
            add_port $core ${port_prefix}_TVALID $dir0 "" ""

            # tready
            if {$has_tready} {
                add_port $core ${port_prefix}_TREADY $dir1 "" ""
            }

            # other ports
            set tieoff {TUSER 0 TDEST 0 TID 0 TLAST 0 TKEEP 1 TSTRB 1}
            set port_names [dict keys $ports]
            foreach port_name $port_names {
                set port_width [dict get $ports $port_name]
                if {$dir0 == "in" && [dict exists $tieoff $port_name]} {
                    set driver_value [expr [dict get $tieoff $port_name] * (2 ** $port_width - 1)]
                    add_port $core ${port_prefix}_${port_name} $dir0 $port_width "" endianness little driver_value $driver_value
                } else {
                    add_port $core ${port_prefix}_${port_name} $dir0 $port_width "" endianness little
                }
            }

            ## create bus interface
            set current_bus_interface [add_bus_interface $core $interface_name axi4stream $mode]

            ## port map
            # tvalid
            add_port_map $current_bus_interface "TVALID" "TVALID" ${port_prefix}_TVALID

            # tready
            if {$has_tready} {
                add_port_map $current_bus_interface "TREADY" "TREADY" ${port_prefix}_TREADY
            }

            # other ports
            dict for {port_name port_width} $ports {
                add_port_map $current_bus_interface $port_name $port_name ${port_prefix}_${port_name}
            }

            ## bus parameters
            foreach bus_parameter $bus_parameters {
                lassign $bus_parameter pname pvalue presolve_type
                add_bus_parameter $current_bus_interface $pname $pvalue $presolve_type
            }

            # }}}
        }

        native_axim {
            # {{{
            ## direction
            if {$mode == "master"} {
                set dir0 "out"
                set dir1 "in"
            } else {
                set dir0 "in"
                set dir1 "out"
            }

            ## address width
            if {$mode == "master"} {
                set addr_bits [dict get $port_width AWADDR]
                set wstrb_bits [dict get $port_width WSTRB]
            }

            ## rtl ports
            set rtl_ports [list \
                [list AWID    $dir0 1  "${param_prefix}_ID_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                ] \
                [list AWADDR  $dir0 $addr_bits "${param_prefix}_ADDR_WIDTH"] \
                [list AWLEN   $dir0 8  ""] \
                [list AWSIZE  $dir0 3  ""] \
                [list AWBURST $dir0 2  ""] \
                [list AWLOCK  $dir0 2  ""] \
                [list AWREGION $dir0 4  ""] \
                [list AWCACHE $dir0 4  ""] \
                [list AWPROT  $dir0 3  ""] \
                [list AWQOS   $dir0 4  ""] \
                [list AWUSER  $dir0 1  "${param_prefix}_AWUSER_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                ] \
                [list AWVALID $dir0 "" ""] \
                [list AWREADY $dir1 "" ""] \
                [list WID     $dir0 1  "${param_prefix}_ID_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                ] \
                [list WDATA   $dir0 $data_width "${param_prefix}_DATA_WIDTH"] \
                [list WSTRB   $dir0 $wstrb_bits  "${param_prefix}_DATA_WIDTH/8"] \
                [list WLAST   $dir0 "" ""] \
                [list WUSER   $dir0 1  "${param_prefix}_WUSER_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                ] \
                [list WVALID  $dir0 "" ""] \
                [list WREADY  $dir1 "" ""] \
                [list BID     $dir1 1  "${param_prefix}_ID_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                ] \
                [list BRESP   $dir1 2  ""] \
                [list BUSER   $dir1 1  "${param_prefix}_BUSER_WIDTH" \
                    driver_value {0} \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                ] \
                [list BVALID  $dir1 "" ""] \
                [list BREADY  $dir0 "" ""] \
                [list ARID    $dir0 1  "${param_prefix}_ID_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                ] \
                [list ARADDR  $dir0 $addr_bits "${param_prefix}_ADDR_WIDTH"] \
                [list ARLEN   $dir0 8  ""] \
                [list ARSIZE  $dir0 3  ""] \
                [list ARBURST $dir0 2  ""] \
                [list ARLOCK  $dir0 2  ""] \
                [list ARREGION $dir0 4  ""] \
                [list ARCACHE $dir0 4  ""] \
                [list ARPROT  $dir0 3  ""] \
                [list ARQOS   $dir0 4  ""] \
                [list ARUSER  $dir0 1  "${param_prefix}_ARUSER_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                ] \
                [list ARVALID $dir0 "" ""] \
                [list ARREADY $dir1 "" ""] \
                [list RID     $dir1 1  "${param_prefix}_ID_WIDTH" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                ] \
                [list RDATA   $dir1 $data_width "${param_prefix}_DATA_WIDTH"] \
                [list RRESP   $dir1 2  ""] \
                [list RLAST   $dir1 "" ""] \
                [list RUSER   $dir1 1  "${param_prefix}_RUSER_WIDTH" \
                    driver_value {0} \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                ] \
                [list RVALID  $dir1 "" ""] \
                [list RREADY  $dir0 "" ""] \
            ]

            ## rtl parameters
            set rtl_parameters [list \
                [list ID_WIDTH "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list ADDR_WIDTH   "integer" $addr_bits "long" "immediate"] \
                [list DATA_WIDTH   "integer" $data_width "long" "generated"] \
                [list AWUSER_WIDTH "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list ARUSER_WIDTH "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list WUSER_WIDTH  "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list RUSER_WIDTH  "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list BUSER_WIDTH  "integer" 1  "long" "generated" \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list USER_VALUE      "$user_param_type" 0x00000000   "bitString" "generated" \
                    value_bit_string_length 32 \
                    enablement_presence optional \
                    enablement_resolve_type dependent \
                ] \
                [list PROT_VALUE      "$user_param_type" \"000\"  "bitString" "generated" \
                    value_bit_string_length 3 \
                ] \
                [list CACHE_VALUE     "$user_param_type" \"0011\" "bitString" "generated" \
                    value_bit_string_length 4 \
                ] \
            ]

            ## user parameters
            set user_parameters [list \
                [list ENABLE_ID_PORTS "Enable ID ports" "false" "bool" "user"] \
                [list ID_WIDTH "ID width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_ID_PORTS')) = 1)" \
                    value_validation_range_maximum 32 \
                    value_validation_range_minimum 1 \
                ] \
                [list DATA_WIDTH "Data width" $data_width "long" "user" \
                    value_validation_list {32:32 64:64 128:128 256:256 512:512 1024:1024} \
                ] \
                [list ENABLE_USER_PORTS "Enable USER ports" "false" "bool" "user"] \
                [list AWUSER_WIDTH "AWUSER width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_validation_range_maximum 1024 \
                    value_validation_range_minimum 1 \
                ] \
                [list WUSER_WIDTH "WUSER width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_validation_range_maximum 1024 \
                    value_validation_range_minimum 1 \
                ] \
                [list BUSER_WIDTH "BUSER width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_validation_range_maximum 1024 \
                    value_validation_range_minimum 1 \
                ] \
                [list ARUSER_WIDTH "ARUSER width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_validation_range_maximum 1024 \
                    value_validation_range_minimum 1 \
                ] \
                [list RUSER_WIDTH "RUSER width" 1 "long" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_validation_range_maximum 1024 \
                    value_validation_range_minimum 1 \
                ] \
                [list USER_VALUE "USER value" 0x00000000 "bitString" "user" \
                    enablement_presence optional \
                    enablement_dependency "(spirit:decode(id('PARAM_VALUE.${param_prefix}_ENABLE_USER_PORTS')) = 1)" \
                    value_bit_string_length 32 \
                ] \
                [list PROT_VALUE "PROT value" \"000\" "bitString" "user" \
                    value_bit_string_length 3 \
                ] \
                [list CACHE_VALUE "CACHE value" \"0011\" "bitString" "user" \
                    value_bit_string_length 4 \
                ] \
            ]

           if {$HasOffset==0} {
               lappend rtl_parameters [list TARGET_ADDR  "$user_param_type" 0x00000000 "bitString" "generated" value_bit_string_length 32]
               lappend user_parameters [list TARGET_ADDR "Base address of target slave" 0x00000000 "bitString" "user" value_bit_string_length 32]
           }

            set bus_parameters [list \
                [list ADDR_WIDTH $addr_bits] \
                [list MAX_BURST_LENGTH 256] \
                [list NUM_READ_OUTSTANDING $NUM_READ_OUTSTANDING] \
                [list NUM_WRITE_OUTSTANDING $NUM_WRITE_OUTSTANDING] \
                [list MAX_READ_BURST_LENGTH $MAX_READ_BURST_LENGTH] \
                [list MAX_WRITE_BURST_LENGTH $MAX_WRITE_BURST_LENGTH] \
                [list PROTOCOL AXI4] \
                [list READ_WRITE_MODE READ_WRITE] \
                [list HAS_BURST 0] \
                [list SUPPORTS_NARROW_BURST 0] \
            ]

            ## axi4
            set current_bus_interface [add_bus_interface $core $interface_name axi4 $mode $preferred_usage_value $has_dependant_on $offset_slave_name $addr_bits]

            ## rtl parameters
            foreach rtl_parameter $rtl_parameters {
                set pargs [lassign $rtl_parameter pname ptype pvalue pformat presolve_type]
                eval add_hdl_parameter \$core \${param_prefix}_\$pname \$ptype \$pvalue \$pformat \$presolve_type $pargs
            }

            ## user parameters
            foreach user_parameter $user_parameters {
                set pargs [lassign $user_parameter pname pdisplay_name pvalue pformat presolve_type]
                eval add_user_parameter \$core \${param_prefix}_\$pname \$pdisplay_name \$pvalue \$pformat \$presolve_type $pargs config_groups \[list 1 \"\$interface_name (AXI4 Master Interface)\"\]
            }

            ## bus parameters
            foreach bus_parameter $bus_parameters {
                lassign $bus_parameter pname pvalue
                add_bus_parameter $current_bus_interface $pname $pvalue
            }

            ## ports
            foreach rtl_port $rtl_ports {
                set port_args [lassign $rtl_port port_name port_dir port_width port_param]
                eval add_port \$core \${port_prefix}_\$port_name \$port_dir \$port_width \$port_param $port_args
            }

            # port map
            foreach rtl_port $rtl_ports {
                set port_name [lindex $rtl_port 0]
                add_port_map $current_bus_interface $port_name $port_name ${port_prefix}_${port_name}
            }
            # }}}
        }

        bram {
            # {{{

            ## rtl ports
            set rtl_ports [list \
                [list Clk  CLK  out "" ""] \
                [list Rst  RST  out "" ""] \
                [list EN   EN   out "" ""] \
                [list WEN  WE   out [expr $mem_width / 8] ""] \
                [list Addr ADDR out 32 ""] \
                [list Dout DIN  out $mem_width ""] \
                [list Din  DOUT in  $mem_width ""] \
            ]

            ## bus parameters
            set bus_parameters [list \
                [list MEM_WIDTH $mem_width] \
                [list MEM_SIZE [expr $mem_width * $mem_depth / 8]] \
                [list MASTER_TYPE $master_type] \
            ]

            foreach mem_port $mem_ports {
                set suffix [string toupper $mem_port]
                ## interface
                set current_bus_interface [add_bus_interface $core ${interface_name}_PORT$suffix bram master]

                ## ports
                foreach rtl_port $rtl_ports {
                    lassign $rtl_port port_name port_map port_dir port_width port_param
                    add_port $core ${port_prefix}_${port_name}_$suffix $port_dir $port_width $port_param
                }

                ## bus parameters
                foreach bus_parameter $bus_parameters {
                    lassign $bus_parameter pname pvalue
                    add_bus_parameter $current_bus_interface $pname $pvalue
                }

                # port map
                foreach rtl_port $rtl_ports {
                    lassign $rtl_port port_name port_map
                    add_port_map $current_bus_interface $port_map $port_map ${port_prefix}_${port_name}_$suffix
                }
            }
            # }}}
        }

        native_bram {
            # {{{

            ## rtl ports
            set rtl_ports [list \
                [list Clk  CLK  out "" ""] \
                [list Rst  RST  out "" ""] \
                [list EN   EN   out "" ""] \
                [list WEN  WE   out $we_width ""] \
                [list Addr ADDR out $addr_width ""] \
                [list Din  DIN  out $mem_width ""] \
                [list Dout DOUT in  $mem_width ""] \
            ]

            ## bus parameters
            set bus_parameters [list \
                [list MEM_WIDTH $mem_width] \
                [list MEM_SIZE [expr $mem_width * $mem_depth / 8]] \
                [list MASTER_TYPE $master_type] \
            ]

            foreach mem_port $mem_ports {
                set suffix [string toupper $mem_port]
                ## interface
                set current_bus_interface [add_bus_interface $core ${interface_name}_PORT$suffix bram master]

                ## ports
                foreach rtl_port $rtl_ports {
                    lassign $rtl_port port_name port_map port_dir port_width port_param
                    add_port $core ${port_prefix}_${port_name}_$suffix $port_dir $port_width $port_param
                }

                ## bus parameters
                foreach bus_parameter $bus_parameters {
                    lassign $bus_parameter pname pvalue
                    add_bus_parameter $current_bus_interface $pname $pvalue
                }

                # port map
                foreach rtl_port $rtl_ports {
                    lassign $rtl_port port_name port_map
                    add_port_map $current_bus_interface $port_map $port_map ${port_prefix}_${port_name}_$suffix
                }

                # data type
                add_bus_datatype $current_bus_interface $ctype
            }
            # }}}
        }

        ap_fifo {
            # {{{
            if {$fifo_type == "read"} {
                set interface_type fifo_read
                set rtl_ports [list \
                    [list ${interface_name}_dout    RD_DATA in  $fifo_width] \
                    [list ${interface_name}_empty_n EMPTY_N in  ""] \
                    [list ${interface_name}_read    RD_EN   out ""] \
                ]
            } else {
                set interface_type fifo_write
                set rtl_ports [list \
                    [list ${interface_name}_din     WR_DATA out $fifo_width] \
                    [list ${interface_name}_full_n  FULL_N  in  ""] \
                    [list ${interface_name}_write   WR_EN   out ""] \
                ]
            }

            ## interface
            set current_bus_interface [add_bus_interface $core $interface_name $interface_type master]

            ## ports
            foreach rtl_port $rtl_ports {
                lassign $rtl_port port_name port_map port_dir port_width
                add_port $core $port_name $port_dir $port_width ""
            }

            # port map
            foreach rtl_port $rtl_ports {
                lassign $rtl_port port_name port_map
                add_port_map $current_bus_interface $port_map $port_map $port_name
            }

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        ap_ctrl {
            # {{{
            set rtl_ports ""
            foreach port $ctrl_ports {
                switch -- $port {
                    ap_start {
                        lappend rtl_ports [list ap_start start in ""]
                    }
                    ap_ready {
                        lappend rtl_ports [list ap_ready ready out ""]
                    }
                    ap_done {
                        lappend rtl_ports [list ap_done done out ""]
                    }
                    ap_continue {
                        lappend rtl_ports [list ap_continue continue in ""]
                    }
                    ap_idle {
                        lappend rtl_ports [list ap_idle idle out ""]
                    }
                }
            }

            ## interface
            set current_bus_interface [add_bus_interface $core $interface_name ap_ctrl slave]

            ## ports
            foreach rtl_port $rtl_ports {
                lassign $rtl_port port_name port_map port_dir port_width
                add_port $core $port_name $port_dir $port_width ""
            }

            # port map
            foreach rtl_port $rtl_ports {
                lassign $rtl_port port_name port_map
                add_port_map $current_bus_interface $port_map $port_map $port_name
            }

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        clock {
            # {{{
            add_port $core $interface_name in "" ""
            set current_bus_interface [add_bus_interface $core $interface_name clock slave]
            add_port_map $current_bus_interface CLK CLK $interface_name

            if {$buses != ""} {
                add_bus_parameter $current_bus_interface ASSOCIATED_BUSIF [join $buses ":"]
            }

            # attach reset
            if {[info exists reset] && $reset != ""} {
                add_bus_parameter $current_bus_interface ASSOCIATED_RESET [join $reset ":"]
            }

            # attach ce
            set result [dict filter $Interfaces script {name detail} {
                string equal [dict get $detail type] clockenable
            }]
            set port [lindex [dict keys $result] 0]
            if {$port != ""} {
                add_bus_parameter $current_bus_interface ASSOCIATED_CLKEN $port
            }

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        reset {
            # {{{
            add_port $core $interface_name in "" ""
            set current_bus_interface [add_bus_interface $core $interface_name reset slave]
            add_port_map $current_bus_interface RST RST $interface_name
            if { ![info exists polarity] } { set polarity ACTIVE_LOW }
            add_bus_parameter $current_bus_interface POLARITY $polarity

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        clockenable {
            # {{{
            add_port $core $interface_name in "" ""
            set current_bus_interface [add_bus_interface $core $interface_name clockenable slave]
            add_port_map $current_bus_interface CE CE $interface_name

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        interrupt {
            # {{{
            add_port $core $interface_name out "" ""
            set current_bus_interface [add_bus_interface $core $interface_name interrupt master]
            add_port_map $current_bus_interface Intr INTERRUPT $interface_name
            add_bus_parameter $current_bus_interface SENSITIVITY "LEVEL_HIGH"

            # data type
            add_bus_datatype $current_bus_interface $ctype
            # }}}
        }

        data {
            # {{{
            if {$dir == "out"} {
                set mode "master"
            } else {
                set mode "slave"
            }
            add_port $core $interface_name $dir $width ""
            set current_bus_interface [add_bus_interface $core $interface_name $type $mode]
            add_port_map $current_bus_interface DATA DATA $interface_name

            # data type
            add_bus_datatype $current_bus_interface $ctype 1
            # }}}
        }
    }
}

## GUI
if {![regexp -nocase {2014\.3.*} $vivado_ver match]} {
    ipgui::add_group -name "group 0" -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ] -display_name {m axi dev reg (AXI4 Master Interface)}
    set user_parameters_list [ipx::get_user_parameters -of_objects [ ipx::current_core ]]
    foreach {user_param} $user_parameters_list {
        set user_param_name [get_property name $user_param]
        if {[string compare -nocase $user_param_name "Component_Name"]} {
            ipgui::add_param -name $user_param_name -component [ipx::current_core] -parent [ipgui::get_groupspec -name "group 0" -component [ipx::current_core] ]
        }
    }
}
ipx::create_xgui_files -logo_file misc/logo.png $core

## System Info
set user_parameters_list {clk_period 10 machine 64 combinational 0 latency 790 II x}
foreach {user_para value} $user_parameters_list {
    incr user_parameter_order
    set user_para_value [ipx::add_user_parameter $user_para $core]
    set_property value $value $user_para_value
    set_property value_resolve_type "immediate" $user_para_value
    set_property order $user_parameter_order $user_para_value
}


ipx::update_checksums $core
ipx::save_core $core

## Generate zip
set ZipFile [string map {. _} ${Vendor}_${Library}_${IPName}_${Version}].zip
ipx::archive_core [file join [pwd] $ZipFile] $core

## Generate XO file if kernel.xml file is dumped
if {$enable_xo_gen && $kernel_xo ne ""} {
    set kernel_xml [file join $sdaccel_dir kernel.xml]
    if {[file isfile $kernel_xml]} {
        set ip_unzip_dir [file join [pwd] ip_unzip_dir]
        catch {exec unzip -d $ip_unzip_dir $ZipFile}
        set design_xml [file join $solution_dir .autopilot db ${TopNoPrefix}.design.xml]
        if { [file exists $kernel_xo] } {
            file delete -force $kernel_xo
        }
        if { ![file exists [file dir $kernel_xo]] } {
            file mkdir [file dir $kernel_xo]
        }
        set pack_xo_args [list -xo_path $kernel_xo -kernel_name $sdx_kernel_name -kernel_xml $kernel_xml]
        if {[llength $sdx_kernel_files]} {
            lappend pack_xo_args -kernel_files $sdx_kernel_files
        }
        if {[file isdirectory $ip_unzip_dir]} {
            lappend pack_xo_args -ip_directory $ip_unzip_dir
        } else {
            lappend pack_xo_args -ip_directory [pwd]
        }
        if {[file isfile $design_xml]} {
            lappend pack_xo_args -design_xml $design_xml
        } else { puts "No design.xml file found: $design_xml"
        }
        if {[file isdirectory $debug_dir] && [llength [glob -nocomplain $debug_dir/*]]} {
            lappend pack_xo_args -debug_directory $debug_dir
        }
        if {[file isdirectory $xo_hls_files_dir] && [regsub {(\.[0-9][0-9]*)\.[0-9].*$} [::version -short] {\1}] > 2018.2} {
            lappend pack_xo_args -hls_directory $xo_hls_files_dir
        }
        puts "Running package_xo $pack_xo_args"
        package_xo {*}$pack_xo_args
        if {[file isdirectory $ip_unzip_dir]} {
            file delete -force $ip_unzip_dir
        }
    } else { 
        puts "Not running package_xo, missing kernel.xml: $kernel_xml"
    }
}

