/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/sim/func_sim/mem_path.vh
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/sim/func_sim/sim_define.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/ASYNC_RAM_DP_WBE.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/RV32I_System.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/alu.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/aludec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/branch_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/adder.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/be_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/extend.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/flopenr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/flopr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/mux2.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/building_blocks/mux3.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/controller.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/datapath.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/maindec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/reg_file_async.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/src/rtl/myCPU/rev00/riscvsingle.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week09/hardware/21_week09_hw3.RV32I_c_tests/testbench/c_tests_tb.v
