; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_avg_pool2d_21(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 10, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 2, !dbg !12
  %8 = and i32 %7, 508, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 512, !dbg !13
  %11 = icmp slt i32 %9, 248832, !dbg !14
  %12 = icmp slt i32 %10, 248832, !dbg !14
  %13 = add i32 %9, -7680, !dbg !15
  %14 = add i32 %9, -7168, !dbg !15
  %15 = sext i32 %13 to i64, !dbg !16
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !16
  %17 = sext i32 %14 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = add i32 %9, -6912, !dbg !17
  %20 = add i32 %9, -6400, !dbg !17
  %21 = sext i32 %19 to i64, !dbg !18
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !18
  %23 = sext i32 %20 to i64, !dbg !18
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !18
  %25 = add i32 %9, -6144, !dbg !19
  %26 = add i32 %9, -5632, !dbg !19
  %27 = sext i32 %25 to i64, !dbg !20
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !20
  %29 = sext i32 %26 to i64, !dbg !20
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !20
  %31 = add i32 %9, -768, !dbg !21
  %32 = add i32 %9, -256, !dbg !21
  %33 = sext i32 %31 to i64, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !22
  %35 = sext i32 %32 to i64, !dbg !22
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !22
  %37 = sext i32 %9 to i64, !dbg !23
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !23
  %39 = sext i32 %10 to i64, !dbg !23
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !23
  %41 = add i32 %9, 768, !dbg !24
  %42 = add i32 %9, 1280, !dbg !24
  %43 = sext i32 %41 to i64, !dbg !25
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !25
  %45 = sext i32 %42 to i64, !dbg !25
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !25
  %47 = add i32 %9, 6144, !dbg !26
  %48 = add i32 %9, 6656, !dbg !26
  %49 = sext i32 %47 to i64, !dbg !27
  %50 = getelementptr float, ptr addrspace(1) %0, i64 %49, !dbg !27
  %51 = sext i32 %48 to i64, !dbg !27
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !27
  %53 = add i32 %9, 6912, !dbg !28
  %54 = add i32 %9, 7424, !dbg !28
  %55 = sext i32 %53 to i64, !dbg !29
  %56 = getelementptr float, ptr addrspace(1) %0, i64 %55, !dbg !29
  %57 = sext i32 %54 to i64, !dbg !29
  %58 = getelementptr float, ptr addrspace(1) %0, i64 %57, !dbg !29
  %59 = add i32 %9, 7680, !dbg !30
  %60 = add i32 %9, 8192, !dbg !30
  %61 = sext i32 %59 to i64, !dbg !31
  %62 = getelementptr float, ptr addrspace(1) %0, i64 %61, !dbg !31
  %63 = sext i32 %60 to i64, !dbg !31
  %64 = getelementptr float, ptr addrspace(1) %0, i64 %63, !dbg !31
  %65 = insertelement <2 x i32> poison, i32 %9, i64 0, !dbg !32
  %66 = shufflevector <2 x i32> %65, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !32
  %67 = sdiv <2 x i32> %66, <i32 768, i32 6912>, !dbg !32
  %68 = srem <2 x i32> %67, splat (i32 9), !dbg !33
  %69 = extractelement <2 x i32> %68, i64 1, !dbg !34
  %70 = icmp sgt i32 %69, 0, !dbg !35
  %71 = extractelement <2 x i32> %68, i64 0, !dbg !34
  %72 = icmp sgt i32 %71, 0, !dbg !36
  %73 = and i1 %70, %72, !dbg !37
  %74 = and i1 %11, %73, !dbg !38
  %75 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %16, i1 %74, i32 0, i1 %74, i32 0, i1 %74, i32 0, i1 %74, i32 0, i1 %74) #1, !dbg !39
  %76 = extractvalue { i32, i32, i32, i32 } %75, 0, !dbg !39
  %77 = extractvalue { i32, i32, i32, i32 } %75, 1, !dbg !39
  %78 = extractvalue { i32, i32, i32, i32 } %75, 2, !dbg !39
  %79 = extractvalue { i32, i32, i32, i32 } %75, 3, !dbg !39
  %80 = bitcast i32 %76 to float, !dbg !39
  %81 = bitcast i32 %77 to float, !dbg !39
  %82 = bitcast i32 %78 to float, !dbg !39
  %83 = bitcast i32 %79 to float, !dbg !39
  %84 = icmp sgt i32 %71, -1, !dbg !40
  %85 = and i1 %70, %84, !dbg !41
  %86 = and i1 %11, %85, !dbg !42
  %87 = icmp sgt i32 %69, -1, !dbg !43
  %88 = and i1 %87, %72, !dbg !44
  %89 = and i1 %11, %88, !dbg !45
  %90 = or i32 %69, %71, !dbg !46
  %91 = icmp sgt i32 %90, -1, !dbg !46
  %92 = and i1 %11, %91, !dbg !47
  %93 = mul nsw i32 %71, %69, !dbg !48
  %94 = add nsw <2 x i32> %68, splat (i32 2), !dbg !49
  %95 = icmp sgt <2 x i32> %68, splat (i32 7), !dbg !50
  %96 = select <2 x i1> %95, <2 x i32> splat (i32 10), <2 x i32> zeroinitializer, !dbg !51
  %97 = icmp slt <2 x i32> %68, splat (i32 8), !dbg !52
  %98 = select <2 x i1> %97, <2 x i32> %94, <2 x i32> zeroinitializer, !dbg !53
  %99 = add nsw <2 x i32> %96, %98, !dbg !54
  %100 = extractelement <2 x i32> %99, i64 0, !dbg !55
  %101 = extractelement <2 x i32> %99, i64 1, !dbg !56
  %102 = mul nsw i32 %100, %101, !dbg !57
  %103 = shufflevector <2 x i32> %68, <2 x i32> poison, <2 x i32> <i32 1, i32 0>, !dbg !56
  %104 = mul nsw <2 x i32> %99, %103, !dbg !56
  %105 = insertelement <2 x i32> poison, i32 %10, i64 0, !dbg !32
  %106 = shufflevector <2 x i32> %105, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !32
  %107 = sdiv <2 x i32> %106, <i32 768, i32 6912>, !dbg !32
  %108 = srem <2 x i32> %107, splat (i32 9), !dbg !33
  %109 = extractelement <2 x i32> %108, i64 1, !dbg !34
  %110 = icmp sgt i32 %109, 0, !dbg !35
  %111 = extractelement <2 x i32> %108, i64 0, !dbg !34
  %112 = icmp sgt i32 %111, 0, !dbg !36
  %113 = and i1 %110, %112, !dbg !37
  %114 = and i1 %12, %113, !dbg !38
  %115 = icmp sgt i32 %111, -1, !dbg !40
  %116 = and i1 %110, %115, !dbg !41
  %117 = and i1 %12, %116, !dbg !42
  %118 = icmp sgt i32 %109, -1, !dbg !43
  %119 = and i1 %118, %112, !dbg !44
  %120 = and i1 %12, %119, !dbg !45
  %121 = or i32 %109, %111, !dbg !46
  %122 = icmp sgt i32 %121, -1, !dbg !46
  %123 = and i1 %12, %122, !dbg !47
  %124 = shufflevector <2 x i32> %108, <2 x i32> %68, <4 x i32> <i32 1, i32 3, i32 0, i32 2>, !dbg !58
  %125 = add nsw <4 x i32> %124, splat (i32 1), !dbg !58
  %126 = icmp ult <4 x i32> %125, splat (i32 9), !dbg !58
  %127 = extractelement <4 x i1> %126, i64 3, !dbg !59
  %128 = and i1 %70, %127, !dbg !59
  %129 = and i1 %11, %128, !dbg !60
  %130 = and i1 %87, %127, !dbg !61
  %131 = and i1 %11, %130, !dbg !62
  %132 = extractelement <4 x i1> %126, i64 1, !dbg !63
  %133 = and i1 %72, %132, !dbg !63
  %134 = and i1 %11, %133, !dbg !64
  %135 = and i1 %84, %132, !dbg !65
  %136 = and i1 %11, %135, !dbg !66
  %137 = and i1 %132, %127, !dbg !67
  %138 = and i1 %11, %137, !dbg !68
  %139 = extractelement <4 x i1> %126, i64 2, !dbg !59
  %140 = and i1 %110, %139, !dbg !59
  %141 = and i1 %12, %140, !dbg !60
  %142 = and i1 %118, %139, !dbg !61
  %143 = and i1 %12, %142, !dbg !62
  %144 = extractelement <4 x i1> %126, i64 0, !dbg !63
  %145 = and i1 %112, %144, !dbg !63
  %146 = and i1 %12, %145, !dbg !64
  %147 = and i1 %115, %144, !dbg !65
  %148 = and i1 %12, %147, !dbg !66
  %149 = and i1 %144, %139, !dbg !67
  %150 = and i1 %12, %149, !dbg !68
  %151 = mul nsw i32 %111, %109, !dbg !48
  %152 = add nsw <2 x i32> %108, splat (i32 2), !dbg !49
  %153 = icmp sgt <2 x i32> %108, splat (i32 7), !dbg !50
  %154 = select <2 x i1> %153, <2 x i32> splat (i32 10), <2 x i32> zeroinitializer, !dbg !51
  %155 = icmp slt <2 x i32> %108, splat (i32 8), !dbg !52
  %156 = select <2 x i1> %155, <2 x i32> %152, <2 x i32> zeroinitializer, !dbg !53
  %157 = add nsw <2 x i32> %154, %156, !dbg !54
  %158 = extractelement <2 x i32> %157, i64 0, !dbg !55
  %159 = extractelement <2 x i32> %157, i64 1, !dbg !56
  %160 = mul nsw i32 %158, %159, !dbg !57
  %161 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %18, i1 %114, i32 0, i1 %114, i32 0, i1 %114, i32 0, i1 %114, i32 0, i1 %114) #1, !dbg !39
  %162 = extractvalue { i32, i32, i32, i32 } %161, 0, !dbg !39
  %163 = extractvalue { i32, i32, i32, i32 } %161, 1, !dbg !39
  %164 = extractvalue { i32, i32, i32, i32 } %161, 2, !dbg !39
  %165 = extractvalue { i32, i32, i32, i32 } %161, 3, !dbg !39
  %166 = bitcast i32 %162 to float, !dbg !39
  %167 = bitcast i32 %163 to float, !dbg !39
  %168 = bitcast i32 %164 to float, !dbg !39
  %169 = bitcast i32 %165 to float, !dbg !39
  %170 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %22, i1 %86, i32 0, i1 %86, i32 0, i1 %86, i32 0, i1 %86, i32 0, i1 %86) #1, !dbg !69
  %171 = extractvalue { i32, i32, i32, i32 } %170, 0, !dbg !69
  %172 = extractvalue { i32, i32, i32, i32 } %170, 1, !dbg !69
  %173 = extractvalue { i32, i32, i32, i32 } %170, 2, !dbg !69
  %174 = extractvalue { i32, i32, i32, i32 } %170, 3, !dbg !69
  %175 = bitcast i32 %171 to float, !dbg !69
  %176 = bitcast i32 %172 to float, !dbg !69
  %177 = bitcast i32 %173 to float, !dbg !69
  %178 = bitcast i32 %174 to float, !dbg !69
  %179 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %24, i1 %117, i32 0, i1 %117, i32 0, i1 %117, i32 0, i1 %117, i32 0, i1 %117) #1, !dbg !69
  %180 = extractvalue { i32, i32, i32, i32 } %179, 0, !dbg !69
  %181 = extractvalue { i32, i32, i32, i32 } %179, 1, !dbg !69
  %182 = extractvalue { i32, i32, i32, i32 } %179, 2, !dbg !69
  %183 = extractvalue { i32, i32, i32, i32 } %179, 3, !dbg !69
  %184 = bitcast i32 %180 to float, !dbg !69
  %185 = bitcast i32 %181 to float, !dbg !69
  %186 = bitcast i32 %182 to float, !dbg !69
  %187 = bitcast i32 %183 to float, !dbg !69
  %188 = fadd float %80, %175, !dbg !70
  %189 = fadd float %81, %176, !dbg !70
  %190 = fadd float %82, %177, !dbg !70
  %191 = fadd float %83, %178, !dbg !70
  %192 = fadd float %166, %184, !dbg !70
  %193 = fadd float %167, %185, !dbg !70
  %194 = fadd float %168, %186, !dbg !70
  %195 = fadd float %169, %187, !dbg !70
  %196 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %28, i1 %129, i32 0, i1 %129, i32 0, i1 %129, i32 0, i1 %129, i32 0, i1 %129) #1, !dbg !71
  %197 = extractvalue { i32, i32, i32, i32 } %196, 0, !dbg !71
  %198 = extractvalue { i32, i32, i32, i32 } %196, 1, !dbg !71
  %199 = extractvalue { i32, i32, i32, i32 } %196, 2, !dbg !71
  %200 = extractvalue { i32, i32, i32, i32 } %196, 3, !dbg !71
  %201 = bitcast i32 %197 to float, !dbg !71
  %202 = bitcast i32 %198 to float, !dbg !71
  %203 = bitcast i32 %199 to float, !dbg !71
  %204 = bitcast i32 %200 to float, !dbg !71
  %205 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %30, i1 %141, i32 0, i1 %141, i32 0, i1 %141, i32 0, i1 %141, i32 0, i1 %141) #1, !dbg !71
  %206 = extractvalue { i32, i32, i32, i32 } %205, 0, !dbg !71
  %207 = extractvalue { i32, i32, i32, i32 } %205, 1, !dbg !71
  %208 = extractvalue { i32, i32, i32, i32 } %205, 2, !dbg !71
  %209 = extractvalue { i32, i32, i32, i32 } %205, 3, !dbg !71
  %210 = bitcast i32 %206 to float, !dbg !71
  %211 = bitcast i32 %207 to float, !dbg !71
  %212 = bitcast i32 %208 to float, !dbg !71
  %213 = bitcast i32 %209 to float, !dbg !71
  %214 = fadd float %188, %201, !dbg !72
  %215 = fadd float %189, %202, !dbg !72
  %216 = fadd float %190, %203, !dbg !72
  %217 = fadd float %191, %204, !dbg !72
  %218 = fadd float %192, %210, !dbg !72
  %219 = fadd float %193, %211, !dbg !72
  %220 = fadd float %194, %212, !dbg !72
  %221 = fadd float %195, %213, !dbg !72
  %222 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %34, i1 %89, i32 0, i1 %89, i32 0, i1 %89, i32 0, i1 %89, i32 0, i1 %89) #1, !dbg !73
  %223 = extractvalue { i32, i32, i32, i32 } %222, 0, !dbg !73
  %224 = extractvalue { i32, i32, i32, i32 } %222, 1, !dbg !73
  %225 = extractvalue { i32, i32, i32, i32 } %222, 2, !dbg !73
  %226 = extractvalue { i32, i32, i32, i32 } %222, 3, !dbg !73
  %227 = bitcast i32 %223 to float, !dbg !73
  %228 = bitcast i32 %224 to float, !dbg !73
  %229 = bitcast i32 %225 to float, !dbg !73
  %230 = bitcast i32 %226 to float, !dbg !73
  %231 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %36, i1 %120, i32 0, i1 %120, i32 0, i1 %120, i32 0, i1 %120, i32 0, i1 %120) #1, !dbg !73
  %232 = extractvalue { i32, i32, i32, i32 } %231, 0, !dbg !73
  %233 = extractvalue { i32, i32, i32, i32 } %231, 1, !dbg !73
  %234 = extractvalue { i32, i32, i32, i32 } %231, 2, !dbg !73
  %235 = extractvalue { i32, i32, i32, i32 } %231, 3, !dbg !73
  %236 = bitcast i32 %232 to float, !dbg !73
  %237 = bitcast i32 %233 to float, !dbg !73
  %238 = bitcast i32 %234 to float, !dbg !73
  %239 = bitcast i32 %235 to float, !dbg !73
  %240 = fadd float %214, %227, !dbg !74
  %241 = fadd float %215, %228, !dbg !74
  %242 = fadd float %216, %229, !dbg !74
  %243 = fadd float %217, %230, !dbg !74
  %244 = fadd float %218, %236, !dbg !74
  %245 = fadd float %219, %237, !dbg !74
  %246 = fadd float %220, %238, !dbg !74
  %247 = fadd float %221, %239, !dbg !74
  %248 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %38, i1 %92, i32 0, i1 %92, i32 0, i1 %92, i32 0, i1 %92, i32 0, i1 %92) #1, !dbg !75
  %249 = extractvalue { i32, i32, i32, i32 } %248, 0, !dbg !75
  %250 = extractvalue { i32, i32, i32, i32 } %248, 1, !dbg !75
  %251 = extractvalue { i32, i32, i32, i32 } %248, 2, !dbg !75
  %252 = extractvalue { i32, i32, i32, i32 } %248, 3, !dbg !75
  %253 = bitcast i32 %249 to float, !dbg !75
  %254 = bitcast i32 %250 to float, !dbg !75
  %255 = bitcast i32 %251 to float, !dbg !75
  %256 = bitcast i32 %252 to float, !dbg !75
  %257 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %40, i1 %123, i32 0, i1 %123, i32 0, i1 %123, i32 0, i1 %123, i32 0, i1 %123) #1, !dbg !75
  %258 = extractvalue { i32, i32, i32, i32 } %257, 0, !dbg !75
  %259 = extractvalue { i32, i32, i32, i32 } %257, 1, !dbg !75
  %260 = extractvalue { i32, i32, i32, i32 } %257, 2, !dbg !75
  %261 = extractvalue { i32, i32, i32, i32 } %257, 3, !dbg !75
  %262 = bitcast i32 %258 to float, !dbg !75
  %263 = bitcast i32 %259 to float, !dbg !75
  %264 = bitcast i32 %260 to float, !dbg !75
  %265 = bitcast i32 %261 to float, !dbg !75
  %266 = fadd float %240, %253, !dbg !76
  %267 = fadd float %241, %254, !dbg !76
  %268 = fadd float %242, %255, !dbg !76
  %269 = fadd float %243, %256, !dbg !76
  %270 = fadd float %244, %262, !dbg !76
  %271 = fadd float %245, %263, !dbg !76
  %272 = fadd float %246, %264, !dbg !76
  %273 = fadd float %247, %265, !dbg !76
  %274 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %44, i1 %131, i32 0, i1 %131, i32 0, i1 %131, i32 0, i1 %131, i32 0, i1 %131) #1, !dbg !77
  %275 = extractvalue { i32, i32, i32, i32 } %274, 0, !dbg !77
  %276 = extractvalue { i32, i32, i32, i32 } %274, 1, !dbg !77
  %277 = extractvalue { i32, i32, i32, i32 } %274, 2, !dbg !77
  %278 = extractvalue { i32, i32, i32, i32 } %274, 3, !dbg !77
  %279 = bitcast i32 %275 to float, !dbg !77
  %280 = bitcast i32 %276 to float, !dbg !77
  %281 = bitcast i32 %277 to float, !dbg !77
  %282 = bitcast i32 %278 to float, !dbg !77
  %283 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %46, i1 %143, i32 0, i1 %143, i32 0, i1 %143, i32 0, i1 %143, i32 0, i1 %143) #1, !dbg !77
  %284 = extractvalue { i32, i32, i32, i32 } %283, 0, !dbg !77
  %285 = extractvalue { i32, i32, i32, i32 } %283, 1, !dbg !77
  %286 = extractvalue { i32, i32, i32, i32 } %283, 2, !dbg !77
  %287 = extractvalue { i32, i32, i32, i32 } %283, 3, !dbg !77
  %288 = bitcast i32 %284 to float, !dbg !77
  %289 = bitcast i32 %285 to float, !dbg !77
  %290 = bitcast i32 %286 to float, !dbg !77
  %291 = bitcast i32 %287 to float, !dbg !77
  %292 = fadd float %266, %279, !dbg !78
  %293 = fadd float %267, %280, !dbg !78
  %294 = fadd float %268, %281, !dbg !78
  %295 = fadd float %269, %282, !dbg !78
  %296 = fadd float %270, %288, !dbg !78
  %297 = fadd float %271, %289, !dbg !78
  %298 = fadd float %272, %290, !dbg !78
  %299 = fadd float %273, %291, !dbg !78
  %300 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %50, i1 %134, i32 0, i1 %134, i32 0, i1 %134, i32 0, i1 %134, i32 0, i1 %134) #1, !dbg !79
  %301 = extractvalue { i32, i32, i32, i32 } %300, 0, !dbg !79
  %302 = extractvalue { i32, i32, i32, i32 } %300, 1, !dbg !79
  %303 = extractvalue { i32, i32, i32, i32 } %300, 2, !dbg !79
  %304 = extractvalue { i32, i32, i32, i32 } %300, 3, !dbg !79
  %305 = bitcast i32 %301 to float, !dbg !79
  %306 = bitcast i32 %302 to float, !dbg !79
  %307 = bitcast i32 %303 to float, !dbg !79
  %308 = bitcast i32 %304 to float, !dbg !79
  %309 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %52, i1 %146, i32 0, i1 %146, i32 0, i1 %146, i32 0, i1 %146, i32 0, i1 %146) #1, !dbg !79
  %310 = extractvalue { i32, i32, i32, i32 } %309, 0, !dbg !79
  %311 = extractvalue { i32, i32, i32, i32 } %309, 1, !dbg !79
  %312 = extractvalue { i32, i32, i32, i32 } %309, 2, !dbg !79
  %313 = extractvalue { i32, i32, i32, i32 } %309, 3, !dbg !79
  %314 = bitcast i32 %310 to float, !dbg !79
  %315 = bitcast i32 %311 to float, !dbg !79
  %316 = bitcast i32 %312 to float, !dbg !79
  %317 = bitcast i32 %313 to float, !dbg !79
  %318 = fadd float %292, %305, !dbg !80
  %319 = fadd float %293, %306, !dbg !80
  %320 = fadd float %294, %307, !dbg !80
  %321 = fadd float %295, %308, !dbg !80
  %322 = fadd float %296, %314, !dbg !80
  %323 = fadd float %297, %315, !dbg !80
  %324 = fadd float %298, %316, !dbg !80
  %325 = fadd float %299, %317, !dbg !80
  %326 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %56, i1 %136, i32 0, i1 %136, i32 0, i1 %136, i32 0, i1 %136, i32 0, i1 %136) #1, !dbg !81
  %327 = extractvalue { i32, i32, i32, i32 } %326, 0, !dbg !81
  %328 = extractvalue { i32, i32, i32, i32 } %326, 1, !dbg !81
  %329 = extractvalue { i32, i32, i32, i32 } %326, 2, !dbg !81
  %330 = extractvalue { i32, i32, i32, i32 } %326, 3, !dbg !81
  %331 = bitcast i32 %327 to float, !dbg !81
  %332 = bitcast i32 %328 to float, !dbg !81
  %333 = bitcast i32 %329 to float, !dbg !81
  %334 = bitcast i32 %330 to float, !dbg !81
  %335 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %58, i1 %148, i32 0, i1 %148, i32 0, i1 %148, i32 0, i1 %148, i32 0, i1 %148) #1, !dbg !81
  %336 = extractvalue { i32, i32, i32, i32 } %335, 0, !dbg !81
  %337 = extractvalue { i32, i32, i32, i32 } %335, 1, !dbg !81
  %338 = extractvalue { i32, i32, i32, i32 } %335, 2, !dbg !81
  %339 = extractvalue { i32, i32, i32, i32 } %335, 3, !dbg !81
  %340 = bitcast i32 %336 to float, !dbg !81
  %341 = bitcast i32 %337 to float, !dbg !81
  %342 = bitcast i32 %338 to float, !dbg !81
  %343 = bitcast i32 %339 to float, !dbg !81
  %344 = fadd float %318, %331, !dbg !82
  %345 = fadd float %319, %332, !dbg !82
  %346 = fadd float %320, %333, !dbg !82
  %347 = fadd float %321, %334, !dbg !82
  %348 = fadd float %322, %340, !dbg !82
  %349 = fadd float %323, %341, !dbg !82
  %350 = fadd float %324, %342, !dbg !82
  %351 = fadd float %325, %343, !dbg !82
  %352 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %62, i1 %138, i32 0, i1 %138, i32 0, i1 %138, i32 0, i1 %138, i32 0, i1 %138) #1, !dbg !83
  %353 = extractvalue { i32, i32, i32, i32 } %352, 0, !dbg !83
  %354 = extractvalue { i32, i32, i32, i32 } %352, 1, !dbg !83
  %355 = extractvalue { i32, i32, i32, i32 } %352, 2, !dbg !83
  %356 = extractvalue { i32, i32, i32, i32 } %352, 3, !dbg !83
  %357 = bitcast i32 %353 to float, !dbg !83
  %358 = bitcast i32 %354 to float, !dbg !83
  %359 = bitcast i32 %355 to float, !dbg !83
  %360 = bitcast i32 %356 to float, !dbg !83
  %361 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %64, i1 %150, i32 0, i1 %150, i32 0, i1 %150, i32 0, i1 %150, i32 0, i1 %150) #1, !dbg !83
  %362 = extractvalue { i32, i32, i32, i32 } %361, 0, !dbg !83
  %363 = extractvalue { i32, i32, i32, i32 } %361, 1, !dbg !83
  %364 = extractvalue { i32, i32, i32, i32 } %361, 2, !dbg !83
  %365 = extractvalue { i32, i32, i32, i32 } %361, 3, !dbg !83
  %366 = bitcast i32 %362 to float, !dbg !83
  %367 = bitcast i32 %363 to float, !dbg !83
  %368 = bitcast i32 %364 to float, !dbg !83
  %369 = bitcast i32 %365 to float, !dbg !83
  %370 = fadd float %344, %357, !dbg !84
  %371 = fadd float %345, %358, !dbg !84
  %372 = fadd float %346, %359, !dbg !84
  %373 = fadd float %347, %360, !dbg !84
  %374 = fadd float %348, %366, !dbg !84
  %375 = fadd float %349, %367, !dbg !84
  %376 = fadd float %350, %368, !dbg !84
  %377 = fadd float %351, %369, !dbg !84
  %378 = shufflevector <2 x i32> %108, <2 x i32> poison, <2 x i32> <i32 1, i32 0>, !dbg !56
  %379 = mul nsw <2 x i32> %157, %378, !dbg !56
  %shift = shufflevector <2 x i32> %104, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>
  %380 = add nsw <2 x i32> %shift, %104
  %reass.add = extractelement <2 x i32> %380, i64 0
  %381 = add nsw i32 %69, %71, !dbg !34
  %reass.sub15 = sub nsw i32 %93, %381, !dbg !34
  %382 = add nsw i32 %reass.sub15, 1, !dbg !34
  %383 = add nsw i32 %382, %100, !dbg !55
  %384 = add nsw i32 %383, %101, !dbg !56
  %385 = add nsw i32 %384, %102, !dbg !85
  %386 = sub nsw i32 %385, %reass.add, !dbg !86
  %shift16 = shufflevector <2 x i32> %379, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>
  %387 = add nsw <2 x i32> %shift16, %379
  %reass.add13 = extractelement <2 x i32> %387, i64 0
  %388 = add nsw i32 %109, %111, !dbg !34
  %reass.sub = sub nsw i32 %151, %388, !dbg !34
  %389 = add nsw i32 %reass.sub, 1, !dbg !34
  %390 = add nsw i32 %389, %158, !dbg !55
  %391 = add nsw i32 %390, %159, !dbg !56
  %392 = add nsw i32 %391, %160, !dbg !85
  %393 = sub nsw i32 %392, %reass.add13, !dbg !86
  %394 = sitofp i32 %386 to float, !dbg !87
  %395 = sitofp i32 %393 to float, !dbg !87
  %396 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %370, float %394) #1, !dbg !87
  %397 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %371, float %394) #1, !dbg !87
  %398 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %372, float %394) #1, !dbg !87
  %399 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %373, float %394) #1, !dbg !87
  %400 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %374, float %395) #1, !dbg !87
  %401 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %375, float %395) #1, !dbg !87
  %402 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %376, float %395) #1, !dbg !87
  %403 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %377, float %395) #1, !dbg !87
  %404 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !88
  %405 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !88
  %406 = bitcast float %396 to i32, !dbg !89
  %407 = bitcast float %397 to i32, !dbg !89
  %408 = bitcast float %398 to i32, !dbg !89
  %409 = bitcast float %399 to i32, !dbg !89
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %406, i32 %407, i32 %408, i32 %409, ptr addrspace(1) %404, i1 %11) #1, !dbg !89
  %410 = bitcast float %400 to i32, !dbg !89
  %411 = bitcast float %401 to i32, !dbg !89
  %412 = bitcast float %402 to i32, !dbg !89
  %413 = bitcast float %403 to i32, !dbg !89
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %410, i32 %411, i32 %412, i32 %413, ptr addrspace(1) %405, i1 %12) #1, !dbg !89
  ret void, !dbg !90
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cws6u6jb6siqvdzrlpfhkbojjcwggtpayy65dycxuximro5jgxe5.py", directory: "inductor_cache/ws")
!4 = !{ptr @triton_poi_fused_avg_pool2d_21, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_avg_pool2d_21, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_avg_pool2d_21", linkageName: "triton_poi_fused_avg_pool2d_21", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 38, column: 41, scope: !7)
!16 = !DILocation(line: 38, column: 31, scope: !7)
!17 = !DILocation(line: 44, column: 41, scope: !7)
!18 = !DILocation(line: 44, column: 31, scope: !7)
!19 = !DILocation(line: 51, column: 41, scope: !7)
!20 = !DILocation(line: 51, column: 31, scope: !7)
!21 = !DILocation(line: 58, column: 40, scope: !7)
!22 = !DILocation(line: 58, column: 31, scope: !7)
!23 = !DILocation(line: 61, column: 31, scope: !7)
!24 = !DILocation(line: 64, column: 37, scope: !7)
!25 = !DILocation(line: 64, column: 31, scope: !7)
!26 = !DILocation(line: 71, column: 38, scope: !7)
!27 = !DILocation(line: 71, column: 31, scope: !7)
!28 = !DILocation(line: 74, column: 38, scope: !7)
!29 = !DILocation(line: 74, column: 31, scope: !7)
!30 = !DILocation(line: 77, column: 38, scope: !7)
!31 = !DILocation(line: 77, column: 31, scope: !7)
!32 = !DILocation(line: 24, column: 21, scope: !7)
!33 = !DILocation(line: 24, column: 29, scope: !7)
!34 = !DILocation(line: 79, column: 40, scope: !7)
!35 = !DILocation(line: 29, column: 19, scope: !7)
!36 = !DILocation(line: 34, column: 19, scope: !7)
!37 = !DILocation(line: 37, column: 19, scope: !7)
!38 = !DILocation(line: 38, column: 54, scope: !7)
!39 = !DILocation(line: 38, column: 46, scope: !7)
!40 = !DILocation(line: 40, column: 21, scope: !7)
!41 = !DILocation(line: 43, column: 19, scope: !7)
!42 = !DILocation(line: 44, column: 54, scope: !7)
!43 = !DILocation(line: 54, column: 21, scope: !7)
!44 = !DILocation(line: 57, column: 20, scope: !7)
!45 = !DILocation(line: 58, column: 53, scope: !7)
!46 = !DILocation(line: 60, column: 20, scope: !7)
!47 = !DILocation(line: 61, column: 44, scope: !7)
!48 = !DILocation(line: 79, column: 43, scope: !7)
!49 = !DILocation(line: 79, column: 129, scope: !7)
!50 = !DILocation(line: 79, column: 125, scope: !7)
!51 = !DILocation(line: 79, column: 116, scope: !7)
!52 = !DILocation(line: 79, column: 160, scope: !7)
!53 = !DILocation(line: 79, column: 148, scope: !7)
!54 = !DILocation(line: 79, column: 136, scope: !7)
!55 = !DILocation(line: 79, column: 48, scope: !7)
!56 = !DILocation(line: 79, column: 240, scope: !7)
!57 = !DILocation(line: 79, column: 108, scope: !7)
!58 = !DILocation(line: 69, column: 20, scope: !7)
!59 = !DILocation(line: 50, column: 19, scope: !7)
!60 = !DILocation(line: 51, column: 54, scope: !7)
!61 = !DILocation(line: 63, column: 20, scope: !7)
!62 = !DILocation(line: 64, column: 50, scope: !7)
!63 = !DILocation(line: 70, column: 20, scope: !7)
!64 = !DILocation(line: 71, column: 51, scope: !7)
!65 = !DILocation(line: 73, column: 20, scope: !7)
!66 = !DILocation(line: 74, column: 51, scope: !7)
!67 = !DILocation(line: 76, column: 20, scope: !7)
!68 = !DILocation(line: 77, column: 51, scope: !7)
!69 = !DILocation(line: 44, column: 46, scope: !7)
!70 = !DILocation(line: 45, column: 20, scope: !7)
!71 = !DILocation(line: 51, column: 46, scope: !7)
!72 = !DILocation(line: 52, column: 20, scope: !7)
!73 = !DILocation(line: 58, column: 45, scope: !7)
!74 = !DILocation(line: 59, column: 20, scope: !7)
!75 = !DILocation(line: 61, column: 36, scope: !7)
!76 = !DILocation(line: 62, column: 20, scope: !7)
!77 = !DILocation(line: 64, column: 42, scope: !7)
!78 = !DILocation(line: 65, column: 20, scope: !7)
!79 = !DILocation(line: 71, column: 43, scope: !7)
!80 = !DILocation(line: 72, column: 20, scope: !7)
!81 = !DILocation(line: 74, column: 43, scope: !7)
!82 = !DILocation(line: 75, column: 20, scope: !7)
!83 = !DILocation(line: 77, column: 43, scope: !7)
!84 = !DILocation(line: 78, column: 20, scope: !7)
!85 = !DILocation(line: 79, column: 311, scope: !7)
!86 = !DILocation(line: 79, column: 372, scope: !7)
!87 = !DILocation(line: 80, column: 20, scope: !7)
!88 = !DILocation(line: 81, column: 25, scope: !7)
!89 = !DILocation(line: 81, column: 37, scope: !7)
!90 = !DILocation(line: 81, column: 4, scope: !7)
