Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 1238CC44508
	for <qemu-riscv@archiver.kernel.org>; Tue, 14 Jul 2026 14:56:58 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wjeYq-0006Fi-8b; Tue, 14 Jul 2026 10:56:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1wjeYF-0006Bo-8B
 for qemu-riscv@nongnu.org; Tue, 14 Jul 2026 10:56:05 -0400
Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1wjeYB-0000TD-ED
 for qemu-riscv@nongnu.org; Tue, 14 Jul 2026 10:56:02 -0400
Received: by mail-pf1-x432.google.com with SMTP id
 d2e1a72fcca58-8487088510aso4295319b3a.0
 for <qemu-riscv@nongnu.org>; Tue, 14 Jul 2026 07:55:58 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1784040958; x=1784645758; darn=nongnu.org;
 h=content-transfer-encoding:content-type:in-reply-to:content-language
 :from:references:cc:to:subject:user-agent:mime-version:date
 :message-id:from:to:cc:subject:date:message-id:reply-to:content-type;
 bh=ThIpk0R/Ci9elKZrr6NOqcvpp/B+UnxtqFIuAhRTtSg=;
 b=lgCOfwr/djAZrWZ6wZ/7A+XYusRNcRLV6WsnvH5lnVmvUNYD5O+YbelexgzKfUpoib
 FHHaXdV1zA7Gt+l8i7kisUO7+RlF/fnX58w11BYwrzlqjMwU3H66JtmKRQ5nHQzyXFtx
 hU2VbAfTo/6LuGXCN0D7t/MGt/ZLCoXmpJzEzhmmrxSeVz/TYNn67rleq7gY4IJ+Rxrp
 ynndYKMJMCcUnxBkcCIXzNnzTH7n9CbCwgdKoqsLM4S5GPrpMdULQn2TbkDJT8HB7lIg
 UK3DFs0rAVvGtd35Xyxh30YiuxIBIZQYJ0e76JI0Mmv31If2IvolqWFUuYrFLJwCdYp9
 MQGg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1784040958; x=1784645758;
 h=content-transfer-encoding:content-type:in-reply-to:content-language
 :from:references:cc:to:subject:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=ThIpk0R/Ci9elKZrr6NOqcvpp/B+UnxtqFIuAhRTtSg=;
 b=VzDpmEGSf/FNvXo16OP14OcS4j33wJxPu5aLgpDWGEtnwv7wwWaiLmdvZ2AZLAg+wA
 XotJVPCaPqlfiCQ+EgXyGwcHocCuYc6ORx0+Zk7AL7KzbbdH75u2Jh/CekixwMNIqANh
 sjff5QfiodvqyCXIu9Lal4JqBGzc4HCN/qEwp9bq0fUkNPhhwyKu9N7EqyhQrQT2rlSy
 Kk7YEyuFOWjWyG4oZ3uM0LeosX//3p3+adazBo26WNgSYeesWrJBaQ9Vm6+I07UtxCaT
 E3pobGibCJjPVuwyPPS/9FSwfe+9xPMTWUrPAuvTXaWQtyXyQz+UQG2VVB8UP2beosD9
 OyFg==
X-Forwarded-Encrypted: i=1;
 AHgh+RpSVVK5hNg+zKyQHcgPDopDinUeOBGBBV1FqUJRkhT+erj7Wzs4G6ZlEcGJ2MC1CxwAqHvnOejnQb3w@nongnu.org
X-Gm-Message-State: AOJu0YwOQRACWdJRbfmFkvu17HJuKuhxVHzYeRezyGxxQRfA4y4Z/9SG
 5Tgdj6G0/eqlgf2mPzcTH8r+sC8JCCGT1Eb5H4vumGtG2bKx63saDcPoD62bmZ1gJ+I=
X-Gm-Gg: AfdE7cntwMeMjv1n/8dqw751+CL9iza1A/tXoFp/keWFlE/B+lbeAf0cpG04eaVmEK9
 5YSRCF/r4U6WMU7ddFpA6raYrA/e1OiI6yU3dVtzCcOjPDdJZqOW+udKMnChTcavC4RWA2KFYJM
 qCDWGJca+gmEw9IzKclAaaa8pTdtN3lUmT/rbQQLkT3GhvFOo3p6eVZgXM6zk3W0OMtRqyZfLIo
 9C5RpCoeWG6SffZFj4OKzxeXso+d9ZiOKxISlwz6xrLxPIov8JOmNAPn4EbZz6kK3Y1h6RcUAxR
 RqlqELbuONnkCtdaK/y9RRpptRfZHnbcxFGYZRh7lc4eSVZF51knLUg4bbbPKv11vW85CH0Kzd/
 EvpGzeZCo+kZQBjjZvuWV/KvkIYlPDNzvTWS78nwela3DFrc/lk5iwTGdY/fBlAOVwiKpYuV5bn
 SFItJnJpfAyE0nW3gz2fxdz/o8TrM/SJhkBFDKSTGq2dMvNvI=
X-Received: by 2002:a05:6a00:3405:b0:847:8f8a:a05d with SMTP id
 d2e1a72fcca58-84a5146b46cmr3409035b3a.29.1784040957421; 
 Tue, 14 Jul 2026 07:55:57 -0700 (PDT)
Received: from [192.168.0.4] ([71.212.146.49])
 by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-84a4f818ec4sm1670325b3a.57.2026.07.14.07.55.56
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 14 Jul 2026 07:55:57 -0700 (PDT)
Message-ID: <01b9590c-2243-46f8-8f5a-de3ba0709ad8@linaro.org>
Date: Tue, 14 Jul 2026 07:55:55 -0700
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 18/51] cpu: Use interval-tree for CPUWatchpoint
To: Ilya Leoshkevich <iii@linux.ibm.com>, qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org,
 qemu-s390x@nongnu.org, jcmvbkbc@gmail.com
References: <20260710205401.836304-1-richard.henderson@linaro.org>
 <20260710205401.836304-19-richard.henderson@linaro.org>
 <9aed7950-405a-4414-a951-9d044a8c9d53@linux.ibm.com>
From: Richard Henderson <richard.henderson@linaro.org>
Content-Language: en-US
In-Reply-To: <9aed7950-405a-4414-a951-9d044a8c9d53@linux.ibm.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::432;
 envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x432.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

On 7/14/26 06:02, Ilya Leoshkevich wrote:
> 
> 
> On 7/10/26 22:53, Richard Henderson wrote:
>> Use a balanced binary tree rather than a simple list for watchpoints.
>> Using an interval tree makes it easy to probe for any overlapping address.
>>
>> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
>> ---
>>   include/exec/breakpoint.h |   7 +-
>>   include/hw/core/cpu.h     |   3 +-
>>   accel/tcg/cpu-exec.c      |   8 +-
>>   accel/tcg/watchpoint.c    | 155 +++++++++++++++++++++-----------------
>>   hw/core/cpu-common.c      |   1 -
>>   system/watchpoint.c       |  43 ++++++-----
>>   target/arm/hyp_gdbstub.c  |   3 +-
>>   7 files changed, 119 insertions(+), 101 deletions(-)
>>
>> diff --git a/include/exec/breakpoint.h b/include/exec/breakpoint.h
>> index bb7cbc626d..e0826a1a2d 100644
>> --- a/include/exec/breakpoint.h
>> +++ b/include/exec/breakpoint.h
>> @@ -9,7 +9,6 @@
>>   #define EXEC_BREAKPOINT_H
>>   #include "qemu/interval-tree.h"
>> -#include "qemu/queue.h"
>>   #include "exec/vaddr.h"
>>   #include "exec/memattrs.h"
>> @@ -36,13 +35,11 @@ struct CPUBreakpoint {
>>   };
>>   struct CPUWatchpoint {
>> -    vaddr vaddr;
>> -    vaddr len;
>> +    IntervalTreeNode itree;
>>       vaddr hitaddr;
>>       MemTxAttrs hitattrs;
>> -    int flags; /* BP_* */
>> +    BreakpointFlags flags;
> 
> Should this go into 1/51?
> 
>>       unsigned id;
>> -    QTAILQ_ENTRY(CPUWatchpoint) entry;
>>   };
>>   int cpu_breakpoint_insert(CPUState *cpu, vaddr pc, BreakpointFlags flags,
>> diff --git a/include/hw/core/cpu.h b/include/hw/core/cpu.h
>> index b8a1419860..7e19ea418d 100644
>> --- a/include/hw/core/cpu.h
>> +++ b/include/hw/core/cpu.h
>> @@ -525,8 +525,7 @@ struct CPUState {
>>       /* ice debug support */
>>       IntervalTreeRoot breakpoints;
>> -
>> -    QTAILQ_HEAD(, CPUWatchpoint) watchpoints;
>> +    IntervalTreeRoot watchpoints;
>>       CPUWatchpoint *watchpoint_hit;
>>       void *opaque;
>> diff --git a/accel/tcg/cpu-exec.c b/accel/tcg/cpu-exec.c
>> index 2762cf6705..ab299387e3 100644
>> --- a/accel/tcg/cpu-exec.c
>> +++ b/accel/tcg/cpu-exec.c
>> @@ -682,10 +682,12 @@ static inline bool cpu_handle_halt(CPUState *cpu)
>>   static inline void cpu_handle_debug_exception(CPUState *cpu)
>>   {
>>       const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
>> -    CPUWatchpoint *wp;
>> +    IntervalTreeNode *n;
>> -    if (!cpu->watchpoint_hit) {
> 
> Isn't it reasonable to continue checking for this, or can it never be
> NULL if we come here?

Intermediate steps.

Before this patch we walk the entire watchpoint list performing this same clearing in 
cpu_check_watchpoint.  With this patch, we no longer walk every element in 
cpu_check_watchpoint, but have not yet eliminated some manual checks for BP_WATCHPOINT_HIT 
in the target code.  By the end of the patch series, this loop is gone completely.

Helpful if I add a /* Will be cleaned up */ comment at this point in the series?


r~

