// Seed: 2037052205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  assign module_1.id_4 = 0;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd13
) (
    input wire id_0,
    input supply0 id_1,
    input wor _id_2,
    output supply1 id_3,
    output logic id_4,
    input wire id_5,
    input wor id_6
);
  parameter id_8 = !1;
  wire [1  -  id_2 : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_9,
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  initial begin : LABEL_0
    @(posedge 1);
    id_4 <= 1'b0;
  end
  wire id_10;
endmodule
