--- |
  ; ModuleID = '/tmp/seal5_llvm_gen/.seal5/temp/all_v9/Seal5Test_mac_cv_machhNs/cv_machhNs.ll'
  source_filename = "mod"
  target datalayout = "e-m:e-p:32:32-i64:64-n32-S128"
  target triple = "riscv32-unknown-unknown-elf"
  
  ; Function Attrs: mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: readwrite)
  define void @implcv_machhNs(ptr noalias nocapture %rd, ptr nocapture readonly %rs1, ptr nocapture readonly %rs2, i32 %Is3) local_unnamed_addr #0 {
    %1 = getelementptr i16, ptr %rs1, i32 1
    %.v = load i16, ptr %1, align 2
    %2 = getelementptr i16, ptr %rs2, i32 1
    %.v1 = load i16, ptr %2, align 2
    %3 = sext i16 %.v to i32
    %4 = sext i16 %.v1 to i32
    %5 = mul nsw i32 %4, %3
    %rd.v = load i32, ptr %rd, align 4
    %6 = add i32 %5, %rd.v
    %7 = and i32 %Is3, 31
    %8 = ashr i32 %6, %7
    store i32 %8, ptr %rd, align 4
    ret void
  }
  
  attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(argmem: readwrite) }

...
---
name:            implcv_machhNs
alignment:       4
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
callsEHReturn:   false
callsUnwindInit: false
hasEHCatchret:   false
hasEHScopes:     false
hasEHFunclets:   false
isOutlined:      false
debugInstrRef:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: _, preferred-register: '' }
  - { id: 1, class: _, preferred-register: '' }
  - { id: 2, class: _, preferred-register: '' }
  - { id: 3, class: _, preferred-register: '' }
  - { id: 4, class: _, preferred-register: '' }
  - { id: 5, class: _, preferred-register: '' }
  - { id: 6, class: _, preferred-register: '' }
  - { id: 7, class: _, preferred-register: '' }
  - { id: 8, class: _, preferred-register: '' }
  - { id: 9, class: _, preferred-register: '' }
  - { id: 10, class: _, preferred-register: '' }
  - { id: 11, class: _, preferred-register: '' }
  - { id: 12, class: _, preferred-register: '' }
  - { id: 13, class: _, preferred-register: '' }
  - { id: 14, class: _, preferred-register: '' }
  - { id: 15, class: _, preferred-register: '' }
  - { id: 16, class: _, preferred-register: '' }
  - { id: 17, class: _, preferred-register: '' }
liveins:
  - { reg: '$x10', virtual-reg: '' }
  - { reg: '$x11', virtual-reg: '' }
  - { reg: '$x12', virtual-reg: '' }
  - { reg: '$x13', virtual-reg: '' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 4294967295
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
entry_values:    []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo:
  varArgsFrameIndex: 0
  varArgsSaveSize: 0
body:             |
  bb.1 (%ir-block.0):
    liveins: $x10, $x11, $x12, $x13
  
    %0:_(p0) = COPY $x10
    %1:_(p0) = COPY $x11
    %2:_(p0) = COPY $x12
    %3:_(s32) = COPY $x13
    %15:_(s32) = G_CONSTANT i32 31
    %4:_(s32) = G_CONSTANT i32 2
    %5:_(p0) = G_PTR_ADD %1, %4(s32)
    %6:_(s16) = G_LOAD %5(p0) :: (load (s16) from %ir.1)
    %7:_(s32) = G_CONSTANT i32 2
    %8:_(p0) = G_PTR_ADD %2, %7(s32)
    %9:_(s16) = G_LOAD %8(p0) :: (load (s16) from %ir.2)
    %10:_(s32) = G_SEXT %6(s16)
    %11:_(s32) = G_SEXT %9(s16)
    %12:_(s32) = nsw G_MUL %11, %10
    %13:_(s32) = G_LOAD %0(p0) :: (load (s32) from %ir.rd)
    %14:_(s32) = G_ADD %12, %13
    %16:_(s32) = G_AND %3, %15
    %17:_(s32) = G_ASHR %14, %16(s32)
    G_STORE %17(s32), %0(p0) :: (store (s32) into %ir.rd)
    PseudoRET

...
