{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744242940994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744242940994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 01:55:40 2025 " "Processing started: Thu Apr 10 01:55:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744242940994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1744242940994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TT8BG -c TT8BG_top --generate_symbol=D:/TT8BGV3/TT8BG_V3/HDL/mmu8722.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off TT8BG -c TT8BG_top --generate_symbol=D:/TT8BGV3/TT8BG_V3/HDL/mmu8722.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1744242940994 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "sys256k mmu8722.v(9) " "Verilog HDL error at mmu8722.v(9): value cannot be assigned to input \"sys256k\"" {  } { { "mmu8722.v" "" { Text "D:/TT8BGV3/TT8BG_V3/HDL/mmu8722.v" 9 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1744242941324 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "osmode mmu8722.v(10) " "Verilog HDL error at mmu8722.v(10): value cannot be assigned to input \"osmode\"" {  } { { "mmu8722.v" "" { Text "D:/TT8BGV3/TT8BG_V3/HDL/mmu8722.v" 10 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1744242941324 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "cpumode mmu8722.v(11) " "Verilog HDL error at mmu8722.v(11): value cannot be assigned to input \"cpumode\"" {  } { { "mmu8722.v" "" { Text "D:/TT8BGV3/TT8BG_V3/HDL/mmu8722.v" 11 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1744242941324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744242941327 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 01:55:41 2025 " "Processing ended: Thu Apr 10 01:55:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744242941327 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744242941327 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744242941327 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1744242941327 ""}
