// Seed: 279340377
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7
);
  assign id_4 = 1;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0
    , id_17,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wor id_14,
    input tri id_15
);
  wire id_18;
  module_0(
      id_4, id_2, id_4, id_2, id_12, id_13, id_6, id_10
  );
endmodule
