
faraday_stm32_bms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c510  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  0800c5d0  0800c5d0  0000d5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb50  0800cb50  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb50  0800cb50  0000db50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb58  0800cb58  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb58  0800cb58  0000db58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cb5c  0800cb5c  0000db5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800cb60  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  200001d4  0800cd34  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000059c  0800cd34  0000e59c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f91  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f4  00000000  00000000  0002318d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00026288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  00027820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150f6  00000000  00000000  000288f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ce4  00000000  00000000  0003d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b2d4  00000000  00000000  000576cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d29a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005eb8  00000000  00000000  000d29e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d889c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c5b8 	.word	0x0800c5b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800c5b8 	.word	0x0800c5b8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8cf 	bl	80015e0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f80f 	bl	8001470 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8c1 	bl	80015e0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f8b7 	bl	80015e0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f839 	bl	80014f8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f82f 	bl	80014f8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1824      	adds	r4, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	42a3      	cmp	r3, r4
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c23      	lsrs	r3, r4, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0424      	lsls	r4, r4, #16
 8000536:	1960      	adds	r0, r4, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			@ (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f002 f8ac 	bl	80026c0 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f002 f8a7 	bl	80026c0 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	d434      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057a:	469b      	mov	fp, r3
 800057c:	4653      	mov	r3, sl
 800057e:	465a      	mov	r2, fp
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83b      	bhi.n	8000608 <__udivmoddi4+0xc4>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e079      	b.n	800068a <__udivmoddi4+0x146>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e076      	b.n	8000690 <__udivmoddi4+0x14c>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e029      	b.n	8000610 <__udivmoddi4+0xcc>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	469b      	mov	fp, r3
 80005e8:	2320      	movs	r3, #32
 80005ea:	1a9b      	subs	r3, r3, r2
 80005ec:	4652      	mov	r2, sl
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	4641      	mov	r1, r8
 80005f2:	0013      	movs	r3, r2
 80005f4:	464a      	mov	r2, r9
 80005f6:	408a      	lsls	r2, r1
 80005f8:	0017      	movs	r7, r2
 80005fa:	4642      	mov	r2, r8
 80005fc:	431f      	orrs	r7, r3
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	001e      	movs	r6, r3
 8000604:	42af      	cmp	r7, r5
 8000606:	d9c3      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	4643      	mov	r3, r8
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0d8      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000616:	07fb      	lsls	r3, r7, #31
 8000618:	0872      	lsrs	r2, r6, #1
 800061a:	431a      	orrs	r2, r3
 800061c:	4646      	mov	r6, r8
 800061e:	087b      	lsrs	r3, r7, #1
 8000620:	e00e      	b.n	8000640 <__udivmoddi4+0xfc>
 8000622:	42ab      	cmp	r3, r5
 8000624:	d101      	bne.n	800062a <__udivmoddi4+0xe6>
 8000626:	42a2      	cmp	r2, r4
 8000628:	d80c      	bhi.n	8000644 <__udivmoddi4+0x100>
 800062a:	1aa4      	subs	r4, r4, r2
 800062c:	419d      	sbcs	r5, r3
 800062e:	2001      	movs	r0, #1
 8000630:	1924      	adds	r4, r4, r4
 8000632:	416d      	adcs	r5, r5
 8000634:	2100      	movs	r1, #0
 8000636:	3e01      	subs	r6, #1
 8000638:	1824      	adds	r4, r4, r0
 800063a:	414d      	adcs	r5, r1
 800063c:	2e00      	cmp	r6, #0
 800063e:	d006      	beq.n	800064e <__udivmoddi4+0x10a>
 8000640:	42ab      	cmp	r3, r5
 8000642:	d9ee      	bls.n	8000622 <__udivmoddi4+0xde>
 8000644:	3e01      	subs	r6, #1
 8000646:	1924      	adds	r4, r4, r4
 8000648:	416d      	adcs	r5, r5
 800064a:	2e00      	cmp	r6, #0
 800064c:	d1f8      	bne.n	8000640 <__udivmoddi4+0xfc>
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	465b      	mov	r3, fp
 8000654:	1900      	adds	r0, r0, r4
 8000656:	4169      	adcs	r1, r5
 8000658:	2b00      	cmp	r3, #0
 800065a:	db24      	blt.n	80006a6 <__udivmoddi4+0x162>
 800065c:	002b      	movs	r3, r5
 800065e:	465a      	mov	r2, fp
 8000660:	4644      	mov	r4, r8
 8000662:	40d3      	lsrs	r3, r2
 8000664:	002a      	movs	r2, r5
 8000666:	40e2      	lsrs	r2, r4
 8000668:	001c      	movs	r4, r3
 800066a:	465b      	mov	r3, fp
 800066c:	0015      	movs	r5, r2
 800066e:	2b00      	cmp	r3, #0
 8000670:	db2a      	blt.n	80006c8 <__udivmoddi4+0x184>
 8000672:	0026      	movs	r6, r4
 8000674:	409e      	lsls	r6, r3
 8000676:	0033      	movs	r3, r6
 8000678:	0026      	movs	r6, r4
 800067a:	4647      	mov	r7, r8
 800067c:	40be      	lsls	r6, r7
 800067e:	0032      	movs	r2, r6
 8000680:	1a80      	subs	r0, r0, r2
 8000682:	4199      	sbcs	r1, r3
 8000684:	9000      	str	r0, [sp, #0]
 8000686:	9101      	str	r1, [sp, #4]
 8000688:	e79e      	b.n	80005c8 <__udivmoddi4+0x84>
 800068a:	42a3      	cmp	r3, r4
 800068c:	d8bc      	bhi.n	8000608 <__udivmoddi4+0xc4>
 800068e:	e782      	b.n	8000596 <__udivmoddi4+0x52>
 8000690:	4642      	mov	r2, r8
 8000692:	2320      	movs	r3, #32
 8000694:	2100      	movs	r1, #0
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	2200      	movs	r2, #0
 800069a:	9100      	str	r1, [sp, #0]
 800069c:	9201      	str	r2, [sp, #4]
 800069e:	2201      	movs	r2, #1
 80006a0:	40da      	lsrs	r2, r3
 80006a2:	9201      	str	r2, [sp, #4]
 80006a4:	e785      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a6:	4642      	mov	r2, r8
 80006a8:	2320      	movs	r3, #32
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	4646      	mov	r6, r8
 80006b0:	409a      	lsls	r2, r3
 80006b2:	0023      	movs	r3, r4
 80006b4:	40f3      	lsrs	r3, r6
 80006b6:	4644      	mov	r4, r8
 80006b8:	4313      	orrs	r3, r2
 80006ba:	002a      	movs	r2, r5
 80006bc:	40e2      	lsrs	r2, r4
 80006be:	001c      	movs	r4, r3
 80006c0:	465b      	mov	r3, fp
 80006c2:	0015      	movs	r5, r2
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dad4      	bge.n	8000672 <__udivmoddi4+0x12e>
 80006c8:	4642      	mov	r2, r8
 80006ca:	002f      	movs	r7, r5
 80006cc:	2320      	movs	r3, #32
 80006ce:	0026      	movs	r6, r4
 80006d0:	4097      	lsls	r7, r2
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	40de      	lsrs	r6, r3
 80006d6:	003b      	movs	r3, r7
 80006d8:	4333      	orrs	r3, r6
 80006da:	e7cd      	b.n	8000678 <__udivmoddi4+0x134>

080006dc <__aeabi_i2f>:
 80006dc:	b570      	push	{r4, r5, r6, lr}
 80006de:	2800      	cmp	r0, #0
 80006e0:	d013      	beq.n	800070a <__aeabi_i2f+0x2e>
 80006e2:	17c3      	asrs	r3, r0, #31
 80006e4:	18c5      	adds	r5, r0, r3
 80006e6:	405d      	eors	r5, r3
 80006e8:	0fc4      	lsrs	r4, r0, #31
 80006ea:	0028      	movs	r0, r5
 80006ec:	f001 ffca 	bl	8002684 <__clzsi2>
 80006f0:	239e      	movs	r3, #158	@ 0x9e
 80006f2:	0001      	movs	r1, r0
 80006f4:	1a1b      	subs	r3, r3, r0
 80006f6:	2b96      	cmp	r3, #150	@ 0x96
 80006f8:	dc0f      	bgt.n	800071a <__aeabi_i2f+0x3e>
 80006fa:	2808      	cmp	r0, #8
 80006fc:	d034      	beq.n	8000768 <__aeabi_i2f+0x8c>
 80006fe:	3908      	subs	r1, #8
 8000700:	408d      	lsls	r5, r1
 8000702:	026d      	lsls	r5, r5, #9
 8000704:	0a6d      	lsrs	r5, r5, #9
 8000706:	b2d8      	uxtb	r0, r3
 8000708:	e002      	b.n	8000710 <__aeabi_i2f+0x34>
 800070a:	2400      	movs	r4, #0
 800070c:	2000      	movs	r0, #0
 800070e:	2500      	movs	r5, #0
 8000710:	05c0      	lsls	r0, r0, #23
 8000712:	4328      	orrs	r0, r5
 8000714:	07e4      	lsls	r4, r4, #31
 8000716:	4320      	orrs	r0, r4
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	2b99      	cmp	r3, #153	@ 0x99
 800071c:	dc16      	bgt.n	800074c <__aeabi_i2f+0x70>
 800071e:	1f42      	subs	r2, r0, #5
 8000720:	2805      	cmp	r0, #5
 8000722:	d000      	beq.n	8000726 <__aeabi_i2f+0x4a>
 8000724:	4095      	lsls	r5, r2
 8000726:	002a      	movs	r2, r5
 8000728:	4811      	ldr	r0, [pc, #68]	@ (8000770 <__aeabi_i2f+0x94>)
 800072a:	4002      	ands	r2, r0
 800072c:	076e      	lsls	r6, r5, #29
 800072e:	d009      	beq.n	8000744 <__aeabi_i2f+0x68>
 8000730:	260f      	movs	r6, #15
 8000732:	4035      	ands	r5, r6
 8000734:	2d04      	cmp	r5, #4
 8000736:	d005      	beq.n	8000744 <__aeabi_i2f+0x68>
 8000738:	3204      	adds	r2, #4
 800073a:	0155      	lsls	r5, r2, #5
 800073c:	d502      	bpl.n	8000744 <__aeabi_i2f+0x68>
 800073e:	239f      	movs	r3, #159	@ 0x9f
 8000740:	4002      	ands	r2, r0
 8000742:	1a5b      	subs	r3, r3, r1
 8000744:	0192      	lsls	r2, r2, #6
 8000746:	0a55      	lsrs	r5, r2, #9
 8000748:	b2d8      	uxtb	r0, r3
 800074a:	e7e1      	b.n	8000710 <__aeabi_i2f+0x34>
 800074c:	2205      	movs	r2, #5
 800074e:	1a12      	subs	r2, r2, r0
 8000750:	0028      	movs	r0, r5
 8000752:	40d0      	lsrs	r0, r2
 8000754:	0002      	movs	r2, r0
 8000756:	0008      	movs	r0, r1
 8000758:	301b      	adds	r0, #27
 800075a:	4085      	lsls	r5, r0
 800075c:	0028      	movs	r0, r5
 800075e:	1e45      	subs	r5, r0, #1
 8000760:	41a8      	sbcs	r0, r5
 8000762:	4302      	orrs	r2, r0
 8000764:	0015      	movs	r5, r2
 8000766:	e7de      	b.n	8000726 <__aeabi_i2f+0x4a>
 8000768:	026d      	lsls	r5, r5, #9
 800076a:	2096      	movs	r0, #150	@ 0x96
 800076c:	0a6d      	lsrs	r5, r5, #9
 800076e:	e7cf      	b.n	8000710 <__aeabi_i2f+0x34>
 8000770:	fbffffff 	.word	0xfbffffff

08000774 <__aeabi_dadd>:
 8000774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000776:	4657      	mov	r7, sl
 8000778:	464e      	mov	r6, r9
 800077a:	4645      	mov	r5, r8
 800077c:	46de      	mov	lr, fp
 800077e:	b5e0      	push	{r5, r6, r7, lr}
 8000780:	b083      	sub	sp, #12
 8000782:	9000      	str	r0, [sp, #0]
 8000784:	9101      	str	r1, [sp, #4]
 8000786:	030c      	lsls	r4, r1, #12
 8000788:	004f      	lsls	r7, r1, #1
 800078a:	0fce      	lsrs	r6, r1, #31
 800078c:	0a61      	lsrs	r1, r4, #9
 800078e:	9c00      	ldr	r4, [sp, #0]
 8000790:	031d      	lsls	r5, r3, #12
 8000792:	0f64      	lsrs	r4, r4, #29
 8000794:	430c      	orrs	r4, r1
 8000796:	9900      	ldr	r1, [sp, #0]
 8000798:	9200      	str	r2, [sp, #0]
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	00c8      	lsls	r0, r1, #3
 800079e:	0059      	lsls	r1, r3, #1
 80007a0:	0d4b      	lsrs	r3, r1, #21
 80007a2:	4699      	mov	r9, r3
 80007a4:	9a00      	ldr	r2, [sp, #0]
 80007a6:	9b01      	ldr	r3, [sp, #4]
 80007a8:	0a6d      	lsrs	r5, r5, #9
 80007aa:	0fd9      	lsrs	r1, r3, #31
 80007ac:	0f53      	lsrs	r3, r2, #29
 80007ae:	432b      	orrs	r3, r5
 80007b0:	469a      	mov	sl, r3
 80007b2:	9b00      	ldr	r3, [sp, #0]
 80007b4:	0d7f      	lsrs	r7, r7, #21
 80007b6:	00da      	lsls	r2, r3, #3
 80007b8:	4694      	mov	ip, r2
 80007ba:	464a      	mov	r2, r9
 80007bc:	46b0      	mov	r8, r6
 80007be:	1aba      	subs	r2, r7, r2
 80007c0:	428e      	cmp	r6, r1
 80007c2:	d100      	bne.n	80007c6 <__aeabi_dadd+0x52>
 80007c4:	e0b0      	b.n	8000928 <__aeabi_dadd+0x1b4>
 80007c6:	2a00      	cmp	r2, #0
 80007c8:	dc00      	bgt.n	80007cc <__aeabi_dadd+0x58>
 80007ca:	e078      	b.n	80008be <__aeabi_dadd+0x14a>
 80007cc:	4649      	mov	r1, r9
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_dadd+0x60>
 80007d2:	e0e9      	b.n	80009a8 <__aeabi_dadd+0x234>
 80007d4:	49c9      	ldr	r1, [pc, #804]	@ (8000afc <__aeabi_dadd+0x388>)
 80007d6:	428f      	cmp	r7, r1
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x68>
 80007da:	e195      	b.n	8000b08 <__aeabi_dadd+0x394>
 80007dc:	2501      	movs	r5, #1
 80007de:	2a38      	cmp	r2, #56	@ 0x38
 80007e0:	dc16      	bgt.n	8000810 <__aeabi_dadd+0x9c>
 80007e2:	2180      	movs	r1, #128	@ 0x80
 80007e4:	4653      	mov	r3, sl
 80007e6:	0409      	lsls	r1, r1, #16
 80007e8:	430b      	orrs	r3, r1
 80007ea:	469a      	mov	sl, r3
 80007ec:	2a1f      	cmp	r2, #31
 80007ee:	dd00      	ble.n	80007f2 <__aeabi_dadd+0x7e>
 80007f0:	e1e7      	b.n	8000bc2 <__aeabi_dadd+0x44e>
 80007f2:	2120      	movs	r1, #32
 80007f4:	4655      	mov	r5, sl
 80007f6:	1a8b      	subs	r3, r1, r2
 80007f8:	4661      	mov	r1, ip
 80007fa:	409d      	lsls	r5, r3
 80007fc:	40d1      	lsrs	r1, r2
 80007fe:	430d      	orrs	r5, r1
 8000800:	4661      	mov	r1, ip
 8000802:	4099      	lsls	r1, r3
 8000804:	1e4b      	subs	r3, r1, #1
 8000806:	4199      	sbcs	r1, r3
 8000808:	4653      	mov	r3, sl
 800080a:	40d3      	lsrs	r3, r2
 800080c:	430d      	orrs	r5, r1
 800080e:	1ae4      	subs	r4, r4, r3
 8000810:	1b45      	subs	r5, r0, r5
 8000812:	42a8      	cmp	r0, r5
 8000814:	4180      	sbcs	r0, r0
 8000816:	4240      	negs	r0, r0
 8000818:	1a24      	subs	r4, r4, r0
 800081a:	0223      	lsls	r3, r4, #8
 800081c:	d400      	bmi.n	8000820 <__aeabi_dadd+0xac>
 800081e:	e10f      	b.n	8000a40 <__aeabi_dadd+0x2cc>
 8000820:	0264      	lsls	r4, r4, #9
 8000822:	0a64      	lsrs	r4, r4, #9
 8000824:	2c00      	cmp	r4, #0
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0xb6>
 8000828:	e139      	b.n	8000a9e <__aeabi_dadd+0x32a>
 800082a:	0020      	movs	r0, r4
 800082c:	f001 ff2a 	bl	8002684 <__clzsi2>
 8000830:	0003      	movs	r3, r0
 8000832:	3b08      	subs	r3, #8
 8000834:	2120      	movs	r1, #32
 8000836:	0028      	movs	r0, r5
 8000838:	1aca      	subs	r2, r1, r3
 800083a:	40d0      	lsrs	r0, r2
 800083c:	409c      	lsls	r4, r3
 800083e:	0002      	movs	r2, r0
 8000840:	409d      	lsls	r5, r3
 8000842:	4322      	orrs	r2, r4
 8000844:	429f      	cmp	r7, r3
 8000846:	dd00      	ble.n	800084a <__aeabi_dadd+0xd6>
 8000848:	e173      	b.n	8000b32 <__aeabi_dadd+0x3be>
 800084a:	1bd8      	subs	r0, r3, r7
 800084c:	3001      	adds	r0, #1
 800084e:	1a09      	subs	r1, r1, r0
 8000850:	002c      	movs	r4, r5
 8000852:	408d      	lsls	r5, r1
 8000854:	40c4      	lsrs	r4, r0
 8000856:	1e6b      	subs	r3, r5, #1
 8000858:	419d      	sbcs	r5, r3
 800085a:	0013      	movs	r3, r2
 800085c:	40c2      	lsrs	r2, r0
 800085e:	408b      	lsls	r3, r1
 8000860:	4325      	orrs	r5, r4
 8000862:	2700      	movs	r7, #0
 8000864:	0014      	movs	r4, r2
 8000866:	431d      	orrs	r5, r3
 8000868:	076b      	lsls	r3, r5, #29
 800086a:	d009      	beq.n	8000880 <__aeabi_dadd+0x10c>
 800086c:	230f      	movs	r3, #15
 800086e:	402b      	ands	r3, r5
 8000870:	2b04      	cmp	r3, #4
 8000872:	d005      	beq.n	8000880 <__aeabi_dadd+0x10c>
 8000874:	1d2b      	adds	r3, r5, #4
 8000876:	42ab      	cmp	r3, r5
 8000878:	41ad      	sbcs	r5, r5
 800087a:	426d      	negs	r5, r5
 800087c:	1964      	adds	r4, r4, r5
 800087e:	001d      	movs	r5, r3
 8000880:	0223      	lsls	r3, r4, #8
 8000882:	d400      	bmi.n	8000886 <__aeabi_dadd+0x112>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x36e>
 8000886:	4a9d      	ldr	r2, [pc, #628]	@ (8000afc <__aeabi_dadd+0x388>)
 8000888:	3701      	adds	r7, #1
 800088a:	4297      	cmp	r7, r2
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x11c>
 800088e:	e0d3      	b.n	8000a38 <__aeabi_dadd+0x2c4>
 8000890:	4646      	mov	r6, r8
 8000892:	499b      	ldr	r1, [pc, #620]	@ (8000b00 <__aeabi_dadd+0x38c>)
 8000894:	08ed      	lsrs	r5, r5, #3
 8000896:	4021      	ands	r1, r4
 8000898:	074a      	lsls	r2, r1, #29
 800089a:	432a      	orrs	r2, r5
 800089c:	057c      	lsls	r4, r7, #21
 800089e:	024d      	lsls	r5, r1, #9
 80008a0:	0b2d      	lsrs	r5, r5, #12
 80008a2:	0d64      	lsrs	r4, r4, #21
 80008a4:	0524      	lsls	r4, r4, #20
 80008a6:	432c      	orrs	r4, r5
 80008a8:	07f6      	lsls	r6, r6, #31
 80008aa:	4334      	orrs	r4, r6
 80008ac:	0010      	movs	r0, r2
 80008ae:	0021      	movs	r1, r4
 80008b0:	b003      	add	sp, #12
 80008b2:	bcf0      	pop	{r4, r5, r6, r7}
 80008b4:	46bb      	mov	fp, r7
 80008b6:	46b2      	mov	sl, r6
 80008b8:	46a9      	mov	r9, r5
 80008ba:	46a0      	mov	r8, r4
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008be:	2a00      	cmp	r2, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dadd+0x150>
 80008c2:	e084      	b.n	80009ce <__aeabi_dadd+0x25a>
 80008c4:	464a      	mov	r2, r9
 80008c6:	1bd2      	subs	r2, r2, r7
 80008c8:	2f00      	cmp	r7, #0
 80008ca:	d000      	beq.n	80008ce <__aeabi_dadd+0x15a>
 80008cc:	e16d      	b.n	8000baa <__aeabi_dadd+0x436>
 80008ce:	0025      	movs	r5, r4
 80008d0:	4305      	orrs	r5, r0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_dadd+0x162>
 80008d4:	e127      	b.n	8000b26 <__aeabi_dadd+0x3b2>
 80008d6:	1e56      	subs	r6, r2, #1
 80008d8:	2a01      	cmp	r2, #1
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x16a>
 80008dc:	e23b      	b.n	8000d56 <__aeabi_dadd+0x5e2>
 80008de:	4d87      	ldr	r5, [pc, #540]	@ (8000afc <__aeabi_dadd+0x388>)
 80008e0:	42aa      	cmp	r2, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x172>
 80008e4:	e26a      	b.n	8000dbc <__aeabi_dadd+0x648>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2e38      	cmp	r6, #56	@ 0x38
 80008ea:	dc12      	bgt.n	8000912 <__aeabi_dadd+0x19e>
 80008ec:	0032      	movs	r2, r6
 80008ee:	2a1f      	cmp	r2, #31
 80008f0:	dd00      	ble.n	80008f4 <__aeabi_dadd+0x180>
 80008f2:	e1f8      	b.n	8000ce6 <__aeabi_dadd+0x572>
 80008f4:	2620      	movs	r6, #32
 80008f6:	0025      	movs	r5, r4
 80008f8:	1ab6      	subs	r6, r6, r2
 80008fa:	0007      	movs	r7, r0
 80008fc:	4653      	mov	r3, sl
 80008fe:	40b0      	lsls	r0, r6
 8000900:	40d4      	lsrs	r4, r2
 8000902:	40b5      	lsls	r5, r6
 8000904:	40d7      	lsrs	r7, r2
 8000906:	1e46      	subs	r6, r0, #1
 8000908:	41b0      	sbcs	r0, r6
 800090a:	1b1b      	subs	r3, r3, r4
 800090c:	469a      	mov	sl, r3
 800090e:	433d      	orrs	r5, r7
 8000910:	4305      	orrs	r5, r0
 8000912:	4662      	mov	r2, ip
 8000914:	1b55      	subs	r5, r2, r5
 8000916:	45ac      	cmp	ip, r5
 8000918:	4192      	sbcs	r2, r2
 800091a:	4653      	mov	r3, sl
 800091c:	4252      	negs	r2, r2
 800091e:	000e      	movs	r6, r1
 8000920:	464f      	mov	r7, r9
 8000922:	4688      	mov	r8, r1
 8000924:	1a9c      	subs	r4, r3, r2
 8000926:	e778      	b.n	800081a <__aeabi_dadd+0xa6>
 8000928:	2a00      	cmp	r2, #0
 800092a:	dc00      	bgt.n	800092e <__aeabi_dadd+0x1ba>
 800092c:	e08e      	b.n	8000a4c <__aeabi_dadd+0x2d8>
 800092e:	4649      	mov	r1, r9
 8000930:	2900      	cmp	r1, #0
 8000932:	d175      	bne.n	8000a20 <__aeabi_dadd+0x2ac>
 8000934:	4661      	mov	r1, ip
 8000936:	4653      	mov	r3, sl
 8000938:	4319      	orrs	r1, r3
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x1ca>
 800093c:	e0f6      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 800093e:	1e51      	subs	r1, r2, #1
 8000940:	2a01      	cmp	r2, #1
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x1d2>
 8000944:	e191      	b.n	8000c6a <__aeabi_dadd+0x4f6>
 8000946:	4d6d      	ldr	r5, [pc, #436]	@ (8000afc <__aeabi_dadd+0x388>)
 8000948:	42aa      	cmp	r2, r5
 800094a:	d100      	bne.n	800094e <__aeabi_dadd+0x1da>
 800094c:	e0dc      	b.n	8000b08 <__aeabi_dadd+0x394>
 800094e:	2501      	movs	r5, #1
 8000950:	2938      	cmp	r1, #56	@ 0x38
 8000952:	dc14      	bgt.n	800097e <__aeabi_dadd+0x20a>
 8000954:	000a      	movs	r2, r1
 8000956:	2a1f      	cmp	r2, #31
 8000958:	dd00      	ble.n	800095c <__aeabi_dadd+0x1e8>
 800095a:	e1a2      	b.n	8000ca2 <__aeabi_dadd+0x52e>
 800095c:	2120      	movs	r1, #32
 800095e:	4653      	mov	r3, sl
 8000960:	1a89      	subs	r1, r1, r2
 8000962:	408b      	lsls	r3, r1
 8000964:	001d      	movs	r5, r3
 8000966:	4663      	mov	r3, ip
 8000968:	40d3      	lsrs	r3, r2
 800096a:	431d      	orrs	r5, r3
 800096c:	4663      	mov	r3, ip
 800096e:	408b      	lsls	r3, r1
 8000970:	0019      	movs	r1, r3
 8000972:	1e4b      	subs	r3, r1, #1
 8000974:	4199      	sbcs	r1, r3
 8000976:	4653      	mov	r3, sl
 8000978:	40d3      	lsrs	r3, r2
 800097a:	430d      	orrs	r5, r1
 800097c:	18e4      	adds	r4, r4, r3
 800097e:	182d      	adds	r5, r5, r0
 8000980:	4285      	cmp	r5, r0
 8000982:	4180      	sbcs	r0, r0
 8000984:	4240      	negs	r0, r0
 8000986:	1824      	adds	r4, r4, r0
 8000988:	0223      	lsls	r3, r4, #8
 800098a:	d559      	bpl.n	8000a40 <__aeabi_dadd+0x2cc>
 800098c:	4b5b      	ldr	r3, [pc, #364]	@ (8000afc <__aeabi_dadd+0x388>)
 800098e:	3701      	adds	r7, #1
 8000990:	429f      	cmp	r7, r3
 8000992:	d051      	beq.n	8000a38 <__aeabi_dadd+0x2c4>
 8000994:	2101      	movs	r1, #1
 8000996:	4b5a      	ldr	r3, [pc, #360]	@ (8000b00 <__aeabi_dadd+0x38c>)
 8000998:	086a      	lsrs	r2, r5, #1
 800099a:	401c      	ands	r4, r3
 800099c:	4029      	ands	r1, r5
 800099e:	430a      	orrs	r2, r1
 80009a0:	07e5      	lsls	r5, r4, #31
 80009a2:	4315      	orrs	r5, r2
 80009a4:	0864      	lsrs	r4, r4, #1
 80009a6:	e75f      	b.n	8000868 <__aeabi_dadd+0xf4>
 80009a8:	4661      	mov	r1, ip
 80009aa:	4653      	mov	r3, sl
 80009ac:	4319      	orrs	r1, r3
 80009ae:	d100      	bne.n	80009b2 <__aeabi_dadd+0x23e>
 80009b0:	e0bc      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 80009b2:	1e51      	subs	r1, r2, #1
 80009b4:	2a01      	cmp	r2, #1
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x246>
 80009b8:	e164      	b.n	8000c84 <__aeabi_dadd+0x510>
 80009ba:	4d50      	ldr	r5, [pc, #320]	@ (8000afc <__aeabi_dadd+0x388>)
 80009bc:	42aa      	cmp	r2, r5
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x24e>
 80009c0:	e16a      	b.n	8000c98 <__aeabi_dadd+0x524>
 80009c2:	2501      	movs	r5, #1
 80009c4:	2938      	cmp	r1, #56	@ 0x38
 80009c6:	dd00      	ble.n	80009ca <__aeabi_dadd+0x256>
 80009c8:	e722      	b.n	8000810 <__aeabi_dadd+0x9c>
 80009ca:	000a      	movs	r2, r1
 80009cc:	e70e      	b.n	80007ec <__aeabi_dadd+0x78>
 80009ce:	4a4d      	ldr	r2, [pc, #308]	@ (8000b04 <__aeabi_dadd+0x390>)
 80009d0:	1c7d      	adds	r5, r7, #1
 80009d2:	4215      	tst	r5, r2
 80009d4:	d000      	beq.n	80009d8 <__aeabi_dadd+0x264>
 80009d6:	e0d0      	b.n	8000b7a <__aeabi_dadd+0x406>
 80009d8:	0025      	movs	r5, r4
 80009da:	4662      	mov	r2, ip
 80009dc:	4653      	mov	r3, sl
 80009de:	4305      	orrs	r5, r0
 80009e0:	431a      	orrs	r2, r3
 80009e2:	2f00      	cmp	r7, #0
 80009e4:	d000      	beq.n	80009e8 <__aeabi_dadd+0x274>
 80009e6:	e137      	b.n	8000c58 <__aeabi_dadd+0x4e4>
 80009e8:	2d00      	cmp	r5, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x27a>
 80009ec:	e1a8      	b.n	8000d40 <__aeabi_dadd+0x5cc>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0x280>
 80009f2:	e16a      	b.n	8000cca <__aeabi_dadd+0x556>
 80009f4:	4663      	mov	r3, ip
 80009f6:	1ac5      	subs	r5, r0, r3
 80009f8:	4653      	mov	r3, sl
 80009fa:	1ae2      	subs	r2, r4, r3
 80009fc:	42a8      	cmp	r0, r5
 80009fe:	419b      	sbcs	r3, r3
 8000a00:	425b      	negs	r3, r3
 8000a02:	1ad3      	subs	r3, r2, r3
 8000a04:	021a      	lsls	r2, r3, #8
 8000a06:	d400      	bmi.n	8000a0a <__aeabi_dadd+0x296>
 8000a08:	e203      	b.n	8000e12 <__aeabi_dadd+0x69e>
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	1a1d      	subs	r5, r3, r0
 8000a0e:	45ac      	cmp	ip, r5
 8000a10:	4192      	sbcs	r2, r2
 8000a12:	4653      	mov	r3, sl
 8000a14:	4252      	negs	r2, r2
 8000a16:	1b1c      	subs	r4, r3, r4
 8000a18:	000e      	movs	r6, r1
 8000a1a:	4688      	mov	r8, r1
 8000a1c:	1aa4      	subs	r4, r4, r2
 8000a1e:	e723      	b.n	8000868 <__aeabi_dadd+0xf4>
 8000a20:	4936      	ldr	r1, [pc, #216]	@ (8000afc <__aeabi_dadd+0x388>)
 8000a22:	428f      	cmp	r7, r1
 8000a24:	d070      	beq.n	8000b08 <__aeabi_dadd+0x394>
 8000a26:	2501      	movs	r5, #1
 8000a28:	2a38      	cmp	r2, #56	@ 0x38
 8000a2a:	dca8      	bgt.n	800097e <__aeabi_dadd+0x20a>
 8000a2c:	2180      	movs	r1, #128	@ 0x80
 8000a2e:	4653      	mov	r3, sl
 8000a30:	0409      	lsls	r1, r1, #16
 8000a32:	430b      	orrs	r3, r1
 8000a34:	469a      	mov	sl, r3
 8000a36:	e78e      	b.n	8000956 <__aeabi_dadd+0x1e2>
 8000a38:	003c      	movs	r4, r7
 8000a3a:	2500      	movs	r5, #0
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	e731      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000a40:	2307      	movs	r3, #7
 8000a42:	402b      	ands	r3, r5
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d000      	beq.n	8000a4a <__aeabi_dadd+0x2d6>
 8000a48:	e710      	b.n	800086c <__aeabi_dadd+0xf8>
 8000a4a:	e093      	b.n	8000b74 <__aeabi_dadd+0x400>
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	d074      	beq.n	8000b3a <__aeabi_dadd+0x3c6>
 8000a50:	464a      	mov	r2, r9
 8000a52:	1bd2      	subs	r2, r2, r7
 8000a54:	2f00      	cmp	r7, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x2e6>
 8000a58:	e0c7      	b.n	8000bea <__aeabi_dadd+0x476>
 8000a5a:	4928      	ldr	r1, [pc, #160]	@ (8000afc <__aeabi_dadd+0x388>)
 8000a5c:	4589      	cmp	r9, r1
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x2ee>
 8000a60:	e185      	b.n	8000d6e <__aeabi_dadd+0x5fa>
 8000a62:	2501      	movs	r5, #1
 8000a64:	2a38      	cmp	r2, #56	@ 0x38
 8000a66:	dc12      	bgt.n	8000a8e <__aeabi_dadd+0x31a>
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	0409      	lsls	r1, r1, #16
 8000a6c:	430c      	orrs	r4, r1
 8000a6e:	2a1f      	cmp	r2, #31
 8000a70:	dd00      	ble.n	8000a74 <__aeabi_dadd+0x300>
 8000a72:	e1ab      	b.n	8000dcc <__aeabi_dadd+0x658>
 8000a74:	2120      	movs	r1, #32
 8000a76:	0025      	movs	r5, r4
 8000a78:	1a89      	subs	r1, r1, r2
 8000a7a:	0007      	movs	r7, r0
 8000a7c:	4088      	lsls	r0, r1
 8000a7e:	408d      	lsls	r5, r1
 8000a80:	40d7      	lsrs	r7, r2
 8000a82:	1e41      	subs	r1, r0, #1
 8000a84:	4188      	sbcs	r0, r1
 8000a86:	40d4      	lsrs	r4, r2
 8000a88:	433d      	orrs	r5, r7
 8000a8a:	4305      	orrs	r5, r0
 8000a8c:	44a2      	add	sl, r4
 8000a8e:	4465      	add	r5, ip
 8000a90:	4565      	cmp	r5, ip
 8000a92:	4192      	sbcs	r2, r2
 8000a94:	4252      	negs	r2, r2
 8000a96:	4452      	add	r2, sl
 8000a98:	0014      	movs	r4, r2
 8000a9a:	464f      	mov	r7, r9
 8000a9c:	e774      	b.n	8000988 <__aeabi_dadd+0x214>
 8000a9e:	0028      	movs	r0, r5
 8000aa0:	f001 fdf0 	bl	8002684 <__clzsi2>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	3318      	adds	r3, #24
 8000aa8:	2b1f      	cmp	r3, #31
 8000aaa:	dc00      	bgt.n	8000aae <__aeabi_dadd+0x33a>
 8000aac:	e6c2      	b.n	8000834 <__aeabi_dadd+0xc0>
 8000aae:	002a      	movs	r2, r5
 8000ab0:	3808      	subs	r0, #8
 8000ab2:	4082      	lsls	r2, r0
 8000ab4:	429f      	cmp	r7, r3
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x346>
 8000ab8:	e0a9      	b.n	8000c0e <__aeabi_dadd+0x49a>
 8000aba:	1bdb      	subs	r3, r3, r7
 8000abc:	1c58      	adds	r0, r3, #1
 8000abe:	281f      	cmp	r0, #31
 8000ac0:	dc00      	bgt.n	8000ac4 <__aeabi_dadd+0x350>
 8000ac2:	e1ac      	b.n	8000e1e <__aeabi_dadd+0x6aa>
 8000ac4:	0015      	movs	r5, r2
 8000ac6:	3b1f      	subs	r3, #31
 8000ac8:	40dd      	lsrs	r5, r3
 8000aca:	2820      	cmp	r0, #32
 8000acc:	d005      	beq.n	8000ada <__aeabi_dadd+0x366>
 8000ace:	2340      	movs	r3, #64	@ 0x40
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	1e53      	subs	r3, r2, #1
 8000ad6:	419a      	sbcs	r2, r3
 8000ad8:	4315      	orrs	r5, r2
 8000ada:	2307      	movs	r3, #7
 8000adc:	2700      	movs	r7, #0
 8000ade:	402b      	ands	r3, r5
 8000ae0:	e7b0      	b.n	8000a44 <__aeabi_dadd+0x2d0>
 8000ae2:	08ed      	lsrs	r5, r5, #3
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <__aeabi_dadd+0x388>)
 8000ae6:	0762      	lsls	r2, r4, #29
 8000ae8:	432a      	orrs	r2, r5
 8000aea:	08e4      	lsrs	r4, r4, #3
 8000aec:	429f      	cmp	r7, r3
 8000aee:	d00f      	beq.n	8000b10 <__aeabi_dadd+0x39c>
 8000af0:	0324      	lsls	r4, r4, #12
 8000af2:	0b25      	lsrs	r5, r4, #12
 8000af4:	057c      	lsls	r4, r7, #21
 8000af6:	0d64      	lsrs	r4, r4, #21
 8000af8:	e6d4      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	000007ff 	.word	0x000007ff
 8000b00:	ff7fffff 	.word	0xff7fffff
 8000b04:	000007fe 	.word	0x000007fe
 8000b08:	08c0      	lsrs	r0, r0, #3
 8000b0a:	0762      	lsls	r2, r4, #29
 8000b0c:	4302      	orrs	r2, r0
 8000b0e:	08e4      	lsrs	r4, r4, #3
 8000b10:	0013      	movs	r3, r2
 8000b12:	4323      	orrs	r3, r4
 8000b14:	d100      	bne.n	8000b18 <__aeabi_dadd+0x3a4>
 8000b16:	e186      	b.n	8000e26 <__aeabi_dadd+0x6b2>
 8000b18:	2580      	movs	r5, #128	@ 0x80
 8000b1a:	032d      	lsls	r5, r5, #12
 8000b1c:	4325      	orrs	r5, r4
 8000b1e:	032d      	lsls	r5, r5, #12
 8000b20:	4cc3      	ldr	r4, [pc, #780]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000b22:	0b2d      	lsrs	r5, r5, #12
 8000b24:	e6be      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000b26:	4660      	mov	r0, ip
 8000b28:	4654      	mov	r4, sl
 8000b2a:	000e      	movs	r6, r1
 8000b2c:	0017      	movs	r7, r2
 8000b2e:	08c5      	lsrs	r5, r0, #3
 8000b30:	e7d8      	b.n	8000ae4 <__aeabi_dadd+0x370>
 8000b32:	4cc0      	ldr	r4, [pc, #768]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000b34:	1aff      	subs	r7, r7, r3
 8000b36:	4014      	ands	r4, r2
 8000b38:	e696      	b.n	8000868 <__aeabi_dadd+0xf4>
 8000b3a:	4abf      	ldr	r2, [pc, #764]	@ (8000e38 <__aeabi_dadd+0x6c4>)
 8000b3c:	1c79      	adds	r1, r7, #1
 8000b3e:	4211      	tst	r1, r2
 8000b40:	d16b      	bne.n	8000c1a <__aeabi_dadd+0x4a6>
 8000b42:	0022      	movs	r2, r4
 8000b44:	4302      	orrs	r2, r0
 8000b46:	2f00      	cmp	r7, #0
 8000b48:	d000      	beq.n	8000b4c <__aeabi_dadd+0x3d8>
 8000b4a:	e0db      	b.n	8000d04 <__aeabi_dadd+0x590>
 8000b4c:	2a00      	cmp	r2, #0
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_dadd+0x3de>
 8000b50:	e12d      	b.n	8000dae <__aeabi_dadd+0x63a>
 8000b52:	4662      	mov	r2, ip
 8000b54:	4653      	mov	r3, sl
 8000b56:	431a      	orrs	r2, r3
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x3e8>
 8000b5a:	e0b6      	b.n	8000cca <__aeabi_dadd+0x556>
 8000b5c:	4663      	mov	r3, ip
 8000b5e:	18c5      	adds	r5, r0, r3
 8000b60:	4285      	cmp	r5, r0
 8000b62:	4180      	sbcs	r0, r0
 8000b64:	4454      	add	r4, sl
 8000b66:	4240      	negs	r0, r0
 8000b68:	1824      	adds	r4, r4, r0
 8000b6a:	0223      	lsls	r3, r4, #8
 8000b6c:	d502      	bpl.n	8000b74 <__aeabi_dadd+0x400>
 8000b6e:	000f      	movs	r7, r1
 8000b70:	4bb0      	ldr	r3, [pc, #704]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000b72:	401c      	ands	r4, r3
 8000b74:	003a      	movs	r2, r7
 8000b76:	0028      	movs	r0, r5
 8000b78:	e7d8      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 8000b7a:	4662      	mov	r2, ip
 8000b7c:	1a85      	subs	r5, r0, r2
 8000b7e:	42a8      	cmp	r0, r5
 8000b80:	4192      	sbcs	r2, r2
 8000b82:	4653      	mov	r3, sl
 8000b84:	4252      	negs	r2, r2
 8000b86:	4691      	mov	r9, r2
 8000b88:	1ae3      	subs	r3, r4, r3
 8000b8a:	001a      	movs	r2, r3
 8000b8c:	464b      	mov	r3, r9
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	0013      	movs	r3, r2
 8000b92:	4691      	mov	r9, r2
 8000b94:	021a      	lsls	r2, r3, #8
 8000b96:	d454      	bmi.n	8000c42 <__aeabi_dadd+0x4ce>
 8000b98:	464a      	mov	r2, r9
 8000b9a:	464c      	mov	r4, r9
 8000b9c:	432a      	orrs	r2, r5
 8000b9e:	d000      	beq.n	8000ba2 <__aeabi_dadd+0x42e>
 8000ba0:	e640      	b.n	8000824 <__aeabi_dadd+0xb0>
 8000ba2:	2600      	movs	r6, #0
 8000ba4:	2400      	movs	r4, #0
 8000ba6:	2500      	movs	r5, #0
 8000ba8:	e67c      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000baa:	4da1      	ldr	r5, [pc, #644]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000bac:	45a9      	cmp	r9, r5
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_dadd+0x43e>
 8000bb0:	e090      	b.n	8000cd4 <__aeabi_dadd+0x560>
 8000bb2:	2501      	movs	r5, #1
 8000bb4:	2a38      	cmp	r2, #56	@ 0x38
 8000bb6:	dd00      	ble.n	8000bba <__aeabi_dadd+0x446>
 8000bb8:	e6ab      	b.n	8000912 <__aeabi_dadd+0x19e>
 8000bba:	2580      	movs	r5, #128	@ 0x80
 8000bbc:	042d      	lsls	r5, r5, #16
 8000bbe:	432c      	orrs	r4, r5
 8000bc0:	e695      	b.n	80008ee <__aeabi_dadd+0x17a>
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	4655      	mov	r5, sl
 8000bc6:	3920      	subs	r1, #32
 8000bc8:	40cd      	lsrs	r5, r1
 8000bca:	46a9      	mov	r9, r5
 8000bcc:	2a20      	cmp	r2, #32
 8000bce:	d006      	beq.n	8000bde <__aeabi_dadd+0x46a>
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4653      	mov	r3, sl
 8000bd4:	1a8a      	subs	r2, r1, r2
 8000bd6:	4093      	lsls	r3, r2
 8000bd8:	4662      	mov	r2, ip
 8000bda:	431a      	orrs	r2, r3
 8000bdc:	4694      	mov	ip, r2
 8000bde:	4665      	mov	r5, ip
 8000be0:	1e6b      	subs	r3, r5, #1
 8000be2:	419d      	sbcs	r5, r3
 8000be4:	464b      	mov	r3, r9
 8000be6:	431d      	orrs	r5, r3
 8000be8:	e612      	b.n	8000810 <__aeabi_dadd+0x9c>
 8000bea:	0021      	movs	r1, r4
 8000bec:	4301      	orrs	r1, r0
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_dadd+0x47e>
 8000bf0:	e0c4      	b.n	8000d7c <__aeabi_dadd+0x608>
 8000bf2:	1e51      	subs	r1, r2, #1
 8000bf4:	2a01      	cmp	r2, #1
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_dadd+0x486>
 8000bf8:	e0fb      	b.n	8000df2 <__aeabi_dadd+0x67e>
 8000bfa:	4d8d      	ldr	r5, [pc, #564]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000bfc:	42aa      	cmp	r2, r5
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_dadd+0x48e>
 8000c00:	e0b5      	b.n	8000d6e <__aeabi_dadd+0x5fa>
 8000c02:	2501      	movs	r5, #1
 8000c04:	2938      	cmp	r1, #56	@ 0x38
 8000c06:	dd00      	ble.n	8000c0a <__aeabi_dadd+0x496>
 8000c08:	e741      	b.n	8000a8e <__aeabi_dadd+0x31a>
 8000c0a:	000a      	movs	r2, r1
 8000c0c:	e72f      	b.n	8000a6e <__aeabi_dadd+0x2fa>
 8000c0e:	4c89      	ldr	r4, [pc, #548]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000c10:	1aff      	subs	r7, r7, r3
 8000c12:	4014      	ands	r4, r2
 8000c14:	0762      	lsls	r2, r4, #29
 8000c16:	08e4      	lsrs	r4, r4, #3
 8000c18:	e76a      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000c1a:	4a85      	ldr	r2, [pc, #532]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000c1c:	4291      	cmp	r1, r2
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x4ae>
 8000c20:	e0e3      	b.n	8000dea <__aeabi_dadd+0x676>
 8000c22:	4663      	mov	r3, ip
 8000c24:	18c2      	adds	r2, r0, r3
 8000c26:	4282      	cmp	r2, r0
 8000c28:	4180      	sbcs	r0, r0
 8000c2a:	0023      	movs	r3, r4
 8000c2c:	4240      	negs	r0, r0
 8000c2e:	4453      	add	r3, sl
 8000c30:	181b      	adds	r3, r3, r0
 8000c32:	07dd      	lsls	r5, r3, #31
 8000c34:	085c      	lsrs	r4, r3, #1
 8000c36:	2307      	movs	r3, #7
 8000c38:	0852      	lsrs	r2, r2, #1
 8000c3a:	4315      	orrs	r5, r2
 8000c3c:	000f      	movs	r7, r1
 8000c3e:	402b      	ands	r3, r5
 8000c40:	e700      	b.n	8000a44 <__aeabi_dadd+0x2d0>
 8000c42:	4663      	mov	r3, ip
 8000c44:	1a1d      	subs	r5, r3, r0
 8000c46:	45ac      	cmp	ip, r5
 8000c48:	4192      	sbcs	r2, r2
 8000c4a:	4653      	mov	r3, sl
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	1b1c      	subs	r4, r3, r4
 8000c50:	000e      	movs	r6, r1
 8000c52:	4688      	mov	r8, r1
 8000c54:	1aa4      	subs	r4, r4, r2
 8000c56:	e5e5      	b.n	8000824 <__aeabi_dadd+0xb0>
 8000c58:	2d00      	cmp	r5, #0
 8000c5a:	d000      	beq.n	8000c5e <__aeabi_dadd+0x4ea>
 8000c5c:	e091      	b.n	8000d82 <__aeabi_dadd+0x60e>
 8000c5e:	2a00      	cmp	r2, #0
 8000c60:	d138      	bne.n	8000cd4 <__aeabi_dadd+0x560>
 8000c62:	2480      	movs	r4, #128	@ 0x80
 8000c64:	2600      	movs	r6, #0
 8000c66:	0324      	lsls	r4, r4, #12
 8000c68:	e756      	b.n	8000b18 <__aeabi_dadd+0x3a4>
 8000c6a:	4663      	mov	r3, ip
 8000c6c:	18c5      	adds	r5, r0, r3
 8000c6e:	4285      	cmp	r5, r0
 8000c70:	4180      	sbcs	r0, r0
 8000c72:	4454      	add	r4, sl
 8000c74:	4240      	negs	r0, r0
 8000c76:	1824      	adds	r4, r4, r0
 8000c78:	2701      	movs	r7, #1
 8000c7a:	0223      	lsls	r3, r4, #8
 8000c7c:	d400      	bmi.n	8000c80 <__aeabi_dadd+0x50c>
 8000c7e:	e6df      	b.n	8000a40 <__aeabi_dadd+0x2cc>
 8000c80:	2702      	movs	r7, #2
 8000c82:	e687      	b.n	8000994 <__aeabi_dadd+0x220>
 8000c84:	4663      	mov	r3, ip
 8000c86:	1ac5      	subs	r5, r0, r3
 8000c88:	42a8      	cmp	r0, r5
 8000c8a:	4180      	sbcs	r0, r0
 8000c8c:	4653      	mov	r3, sl
 8000c8e:	4240      	negs	r0, r0
 8000c90:	1ae4      	subs	r4, r4, r3
 8000c92:	2701      	movs	r7, #1
 8000c94:	1a24      	subs	r4, r4, r0
 8000c96:	e5c0      	b.n	800081a <__aeabi_dadd+0xa6>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	08c0      	lsrs	r0, r0, #3
 8000c9c:	4302      	orrs	r2, r0
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	e736      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	4653      	mov	r3, sl
 8000ca6:	3920      	subs	r1, #32
 8000ca8:	40cb      	lsrs	r3, r1
 8000caa:	4699      	mov	r9, r3
 8000cac:	2a20      	cmp	r2, #32
 8000cae:	d006      	beq.n	8000cbe <__aeabi_dadd+0x54a>
 8000cb0:	2140      	movs	r1, #64	@ 0x40
 8000cb2:	4653      	mov	r3, sl
 8000cb4:	1a8a      	subs	r2, r1, r2
 8000cb6:	4093      	lsls	r3, r2
 8000cb8:	4662      	mov	r2, ip
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	4694      	mov	ip, r2
 8000cbe:	4665      	mov	r5, ip
 8000cc0:	1e6b      	subs	r3, r5, #1
 8000cc2:	419d      	sbcs	r5, r3
 8000cc4:	464b      	mov	r3, r9
 8000cc6:	431d      	orrs	r5, r3
 8000cc8:	e659      	b.n	800097e <__aeabi_dadd+0x20a>
 8000cca:	0762      	lsls	r2, r4, #29
 8000ccc:	08c0      	lsrs	r0, r0, #3
 8000cce:	4302      	orrs	r2, r0
 8000cd0:	08e4      	lsrs	r4, r4, #3
 8000cd2:	e70d      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000cd4:	4653      	mov	r3, sl
 8000cd6:	075a      	lsls	r2, r3, #29
 8000cd8:	4663      	mov	r3, ip
 8000cda:	08d8      	lsrs	r0, r3, #3
 8000cdc:	4653      	mov	r3, sl
 8000cde:	000e      	movs	r6, r1
 8000ce0:	4302      	orrs	r2, r0
 8000ce2:	08dc      	lsrs	r4, r3, #3
 8000ce4:	e714      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000ce6:	0015      	movs	r5, r2
 8000ce8:	0026      	movs	r6, r4
 8000cea:	3d20      	subs	r5, #32
 8000cec:	40ee      	lsrs	r6, r5
 8000cee:	2a20      	cmp	r2, #32
 8000cf0:	d003      	beq.n	8000cfa <__aeabi_dadd+0x586>
 8000cf2:	2540      	movs	r5, #64	@ 0x40
 8000cf4:	1aaa      	subs	r2, r5, r2
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	4320      	orrs	r0, r4
 8000cfa:	1e42      	subs	r2, r0, #1
 8000cfc:	4190      	sbcs	r0, r2
 8000cfe:	0005      	movs	r5, r0
 8000d00:	4335      	orrs	r5, r6
 8000d02:	e606      	b.n	8000912 <__aeabi_dadd+0x19e>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d07c      	beq.n	8000e02 <__aeabi_dadd+0x68e>
 8000d08:	4662      	mov	r2, ip
 8000d0a:	4653      	mov	r3, sl
 8000d0c:	08c0      	lsrs	r0, r0, #3
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	d100      	bne.n	8000d14 <__aeabi_dadd+0x5a0>
 8000d12:	e6fa      	b.n	8000b0a <__aeabi_dadd+0x396>
 8000d14:	0762      	lsls	r2, r4, #29
 8000d16:	4310      	orrs	r0, r2
 8000d18:	2280      	movs	r2, #128	@ 0x80
 8000d1a:	08e4      	lsrs	r4, r4, #3
 8000d1c:	0312      	lsls	r2, r2, #12
 8000d1e:	4214      	tst	r4, r2
 8000d20:	d008      	beq.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d22:	08d9      	lsrs	r1, r3, #3
 8000d24:	4211      	tst	r1, r2
 8000d26:	d105      	bne.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d28:	4663      	mov	r3, ip
 8000d2a:	08d8      	lsrs	r0, r3, #3
 8000d2c:	4653      	mov	r3, sl
 8000d2e:	000c      	movs	r4, r1
 8000d30:	075b      	lsls	r3, r3, #29
 8000d32:	4318      	orrs	r0, r3
 8000d34:	0f42      	lsrs	r2, r0, #29
 8000d36:	00c0      	lsls	r0, r0, #3
 8000d38:	08c0      	lsrs	r0, r0, #3
 8000d3a:	0752      	lsls	r2, r2, #29
 8000d3c:	4302      	orrs	r2, r0
 8000d3e:	e6e7      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000d40:	2a00      	cmp	r2, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_dadd+0x5d2>
 8000d44:	e72d      	b.n	8000ba2 <__aeabi_dadd+0x42e>
 8000d46:	4663      	mov	r3, ip
 8000d48:	08d8      	lsrs	r0, r3, #3
 8000d4a:	4653      	mov	r3, sl
 8000d4c:	075a      	lsls	r2, r3, #29
 8000d4e:	000e      	movs	r6, r1
 8000d50:	4302      	orrs	r2, r0
 8000d52:	08dc      	lsrs	r4, r3, #3
 8000d54:	e6cc      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000d56:	4663      	mov	r3, ip
 8000d58:	1a1d      	subs	r5, r3, r0
 8000d5a:	45ac      	cmp	ip, r5
 8000d5c:	4192      	sbcs	r2, r2
 8000d5e:	4653      	mov	r3, sl
 8000d60:	4252      	negs	r2, r2
 8000d62:	1b1c      	subs	r4, r3, r4
 8000d64:	000e      	movs	r6, r1
 8000d66:	4688      	mov	r8, r1
 8000d68:	1aa4      	subs	r4, r4, r2
 8000d6a:	3701      	adds	r7, #1
 8000d6c:	e555      	b.n	800081a <__aeabi_dadd+0xa6>
 8000d6e:	4663      	mov	r3, ip
 8000d70:	08d9      	lsrs	r1, r3, #3
 8000d72:	4653      	mov	r3, sl
 8000d74:	075a      	lsls	r2, r3, #29
 8000d76:	430a      	orrs	r2, r1
 8000d78:	08dc      	lsrs	r4, r3, #3
 8000d7a:	e6c9      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000d7c:	4660      	mov	r0, ip
 8000d7e:	4654      	mov	r4, sl
 8000d80:	e6d4      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 8000d82:	08c0      	lsrs	r0, r0, #3
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	d100      	bne.n	8000d8a <__aeabi_dadd+0x616>
 8000d88:	e6bf      	b.n	8000b0a <__aeabi_dadd+0x396>
 8000d8a:	0762      	lsls	r2, r4, #29
 8000d8c:	4310      	orrs	r0, r2
 8000d8e:	2280      	movs	r2, #128	@ 0x80
 8000d90:	08e4      	lsrs	r4, r4, #3
 8000d92:	0312      	lsls	r2, r2, #12
 8000d94:	4214      	tst	r4, r2
 8000d96:	d0cd      	beq.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d98:	08dd      	lsrs	r5, r3, #3
 8000d9a:	4215      	tst	r5, r2
 8000d9c:	d1ca      	bne.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d9e:	4663      	mov	r3, ip
 8000da0:	08d8      	lsrs	r0, r3, #3
 8000da2:	4653      	mov	r3, sl
 8000da4:	075b      	lsls	r3, r3, #29
 8000da6:	000e      	movs	r6, r1
 8000da8:	002c      	movs	r4, r5
 8000daa:	4318      	orrs	r0, r3
 8000dac:	e7c2      	b.n	8000d34 <__aeabi_dadd+0x5c0>
 8000dae:	4663      	mov	r3, ip
 8000db0:	08d9      	lsrs	r1, r3, #3
 8000db2:	4653      	mov	r3, sl
 8000db4:	075a      	lsls	r2, r3, #29
 8000db6:	430a      	orrs	r2, r1
 8000db8:	08dc      	lsrs	r4, r3, #3
 8000dba:	e699      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000dbc:	4663      	mov	r3, ip
 8000dbe:	08d8      	lsrs	r0, r3, #3
 8000dc0:	4653      	mov	r3, sl
 8000dc2:	075a      	lsls	r2, r3, #29
 8000dc4:	000e      	movs	r6, r1
 8000dc6:	4302      	orrs	r2, r0
 8000dc8:	08dc      	lsrs	r4, r3, #3
 8000dca:	e6a1      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0027      	movs	r7, r4
 8000dd0:	3920      	subs	r1, #32
 8000dd2:	40cf      	lsrs	r7, r1
 8000dd4:	2a20      	cmp	r2, #32
 8000dd6:	d003      	beq.n	8000de0 <__aeabi_dadd+0x66c>
 8000dd8:	2140      	movs	r1, #64	@ 0x40
 8000dda:	1a8a      	subs	r2, r1, r2
 8000ddc:	4094      	lsls	r4, r2
 8000dde:	4320      	orrs	r0, r4
 8000de0:	1e42      	subs	r2, r0, #1
 8000de2:	4190      	sbcs	r0, r2
 8000de4:	0005      	movs	r5, r0
 8000de6:	433d      	orrs	r5, r7
 8000de8:	e651      	b.n	8000a8e <__aeabi_dadd+0x31a>
 8000dea:	000c      	movs	r4, r1
 8000dec:	2500      	movs	r5, #0
 8000dee:	2200      	movs	r2, #0
 8000df0:	e558      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000df2:	4460      	add	r0, ip
 8000df4:	4560      	cmp	r0, ip
 8000df6:	4192      	sbcs	r2, r2
 8000df8:	4454      	add	r4, sl
 8000dfa:	4252      	negs	r2, r2
 8000dfc:	0005      	movs	r5, r0
 8000dfe:	18a4      	adds	r4, r4, r2
 8000e00:	e73a      	b.n	8000c78 <__aeabi_dadd+0x504>
 8000e02:	4653      	mov	r3, sl
 8000e04:	075a      	lsls	r2, r3, #29
 8000e06:	4663      	mov	r3, ip
 8000e08:	08d9      	lsrs	r1, r3, #3
 8000e0a:	4653      	mov	r3, sl
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	08dc      	lsrs	r4, r3, #3
 8000e10:	e67e      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000e12:	001a      	movs	r2, r3
 8000e14:	001c      	movs	r4, r3
 8000e16:	432a      	orrs	r2, r5
 8000e18:	d000      	beq.n	8000e1c <__aeabi_dadd+0x6a8>
 8000e1a:	e6ab      	b.n	8000b74 <__aeabi_dadd+0x400>
 8000e1c:	e6c1      	b.n	8000ba2 <__aeabi_dadd+0x42e>
 8000e1e:	2120      	movs	r1, #32
 8000e20:	2500      	movs	r5, #0
 8000e22:	1a09      	subs	r1, r1, r0
 8000e24:	e519      	b.n	800085a <__aeabi_dadd+0xe6>
 8000e26:	2200      	movs	r2, #0
 8000e28:	2500      	movs	r5, #0
 8000e2a:	4c01      	ldr	r4, [pc, #4]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000e2c:	e53a      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	000007ff 	.word	0x000007ff
 8000e34:	ff7fffff 	.word	0xff7fffff
 8000e38:	000007fe 	.word	0x000007fe

08000e3c <__aeabi_ddiv>:
 8000e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3e:	46de      	mov	lr, fp
 8000e40:	4645      	mov	r5, r8
 8000e42:	4657      	mov	r7, sl
 8000e44:	464e      	mov	r6, r9
 8000e46:	b5e0      	push	{r5, r6, r7, lr}
 8000e48:	b087      	sub	sp, #28
 8000e4a:	9200      	str	r2, [sp, #0]
 8000e4c:	9301      	str	r3, [sp, #4]
 8000e4e:	030b      	lsls	r3, r1, #12
 8000e50:	0b1b      	lsrs	r3, r3, #12
 8000e52:	469b      	mov	fp, r3
 8000e54:	0fca      	lsrs	r2, r1, #31
 8000e56:	004b      	lsls	r3, r1, #1
 8000e58:	0004      	movs	r4, r0
 8000e5a:	4680      	mov	r8, r0
 8000e5c:	0d5b      	lsrs	r3, r3, #21
 8000e5e:	9202      	str	r2, [sp, #8]
 8000e60:	d100      	bne.n	8000e64 <__aeabi_ddiv+0x28>
 8000e62:	e16a      	b.n	800113a <__aeabi_ddiv+0x2fe>
 8000e64:	4ad4      	ldr	r2, [pc, #848]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d100      	bne.n	8000e6c <__aeabi_ddiv+0x30>
 8000e6a:	e18c      	b.n	8001186 <__aeabi_ddiv+0x34a>
 8000e6c:	4659      	mov	r1, fp
 8000e6e:	0f42      	lsrs	r2, r0, #29
 8000e70:	00c9      	lsls	r1, r1, #3
 8000e72:	430a      	orrs	r2, r1
 8000e74:	2180      	movs	r1, #128	@ 0x80
 8000e76:	0409      	lsls	r1, r1, #16
 8000e78:	4311      	orrs	r1, r2
 8000e7a:	00c2      	lsls	r2, r0, #3
 8000e7c:	4690      	mov	r8, r2
 8000e7e:	4acf      	ldr	r2, [pc, #828]	@ (80011bc <__aeabi_ddiv+0x380>)
 8000e80:	4689      	mov	r9, r1
 8000e82:	4692      	mov	sl, r2
 8000e84:	449a      	add	sl, r3
 8000e86:	2300      	movs	r3, #0
 8000e88:	2400      	movs	r4, #0
 8000e8a:	9303      	str	r3, [sp, #12]
 8000e8c:	9e00      	ldr	r6, [sp, #0]
 8000e8e:	9f01      	ldr	r7, [sp, #4]
 8000e90:	033b      	lsls	r3, r7, #12
 8000e92:	0b1b      	lsrs	r3, r3, #12
 8000e94:	469b      	mov	fp, r3
 8000e96:	007b      	lsls	r3, r7, #1
 8000e98:	0030      	movs	r0, r6
 8000e9a:	0d5b      	lsrs	r3, r3, #21
 8000e9c:	0ffd      	lsrs	r5, r7, #31
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d100      	bne.n	8000ea4 <__aeabi_ddiv+0x68>
 8000ea2:	e128      	b.n	80010f6 <__aeabi_ddiv+0x2ba>
 8000ea4:	4ac4      	ldr	r2, [pc, #784]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d100      	bne.n	8000eac <__aeabi_ddiv+0x70>
 8000eaa:	e177      	b.n	800119c <__aeabi_ddiv+0x360>
 8000eac:	4659      	mov	r1, fp
 8000eae:	0f72      	lsrs	r2, r6, #29
 8000eb0:	00c9      	lsls	r1, r1, #3
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	2180      	movs	r1, #128	@ 0x80
 8000eb6:	0409      	lsls	r1, r1, #16
 8000eb8:	4311      	orrs	r1, r2
 8000eba:	468b      	mov	fp, r1
 8000ebc:	49bf      	ldr	r1, [pc, #764]	@ (80011bc <__aeabi_ddiv+0x380>)
 8000ebe:	00f2      	lsls	r2, r6, #3
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	4651      	mov	r1, sl
 8000ec4:	4463      	add	r3, ip
 8000ec6:	1acb      	subs	r3, r1, r3
 8000ec8:	469a      	mov	sl, r3
 8000eca:	2300      	movs	r3, #0
 8000ecc:	9e02      	ldr	r6, [sp, #8]
 8000ece:	406e      	eors	r6, r5
 8000ed0:	2c0f      	cmp	r4, #15
 8000ed2:	d827      	bhi.n	8000f24 <__aeabi_ddiv+0xe8>
 8000ed4:	49ba      	ldr	r1, [pc, #744]	@ (80011c0 <__aeabi_ddiv+0x384>)
 8000ed6:	00a4      	lsls	r4, r4, #2
 8000ed8:	5909      	ldr	r1, [r1, r4]
 8000eda:	468f      	mov	pc, r1
 8000edc:	46cb      	mov	fp, r9
 8000ede:	4642      	mov	r2, r8
 8000ee0:	9e02      	ldr	r6, [sp, #8]
 8000ee2:	9b03      	ldr	r3, [sp, #12]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d016      	beq.n	8000f16 <__aeabi_ddiv+0xda>
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d100      	bne.n	8000eee <__aeabi_ddiv+0xb2>
 8000eec:	e2a6      	b.n	800143c <__aeabi_ddiv+0x600>
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d000      	beq.n	8000ef4 <__aeabi_ddiv+0xb8>
 8000ef2:	e0df      	b.n	80010b4 <__aeabi_ddiv+0x278>
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2400      	movs	r4, #0
 8000efa:	4690      	mov	r8, r2
 8000efc:	051b      	lsls	r3, r3, #20
 8000efe:	4323      	orrs	r3, r4
 8000f00:	07f6      	lsls	r6, r6, #31
 8000f02:	4333      	orrs	r3, r6
 8000f04:	4640      	mov	r0, r8
 8000f06:	0019      	movs	r1, r3
 8000f08:	b007      	add	sp, #28
 8000f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f0c:	46bb      	mov	fp, r7
 8000f0e:	46b2      	mov	sl, r6
 8000f10:	46a9      	mov	r9, r5
 8000f12:	46a0      	mov	r8, r4
 8000f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f16:	2200      	movs	r2, #0
 8000f18:	2400      	movs	r4, #0
 8000f1a:	4690      	mov	r8, r2
 8000f1c:	4ba6      	ldr	r3, [pc, #664]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000f1e:	e7ed      	b.n	8000efc <__aeabi_ddiv+0xc0>
 8000f20:	002e      	movs	r6, r5
 8000f22:	e7df      	b.n	8000ee4 <__aeabi_ddiv+0xa8>
 8000f24:	45cb      	cmp	fp, r9
 8000f26:	d200      	bcs.n	8000f2a <__aeabi_ddiv+0xee>
 8000f28:	e1d4      	b.n	80012d4 <__aeabi_ddiv+0x498>
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_ddiv+0xf2>
 8000f2c:	e1cf      	b.n	80012ce <__aeabi_ddiv+0x492>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	425b      	negs	r3, r3
 8000f32:	469c      	mov	ip, r3
 8000f34:	4644      	mov	r4, r8
 8000f36:	4648      	mov	r0, r9
 8000f38:	2700      	movs	r7, #0
 8000f3a:	44e2      	add	sl, ip
 8000f3c:	465b      	mov	r3, fp
 8000f3e:	0e15      	lsrs	r5, r2, #24
 8000f40:	021b      	lsls	r3, r3, #8
 8000f42:	431d      	orrs	r5, r3
 8000f44:	0c19      	lsrs	r1, r3, #16
 8000f46:	042b      	lsls	r3, r5, #16
 8000f48:	0212      	lsls	r2, r2, #8
 8000f4a:	9500      	str	r5, [sp, #0]
 8000f4c:	0c1d      	lsrs	r5, r3, #16
 8000f4e:	4691      	mov	r9, r2
 8000f50:	9102      	str	r1, [sp, #8]
 8000f52:	9503      	str	r5, [sp, #12]
 8000f54:	f7ff f97a 	bl	800024c <__aeabi_uidivmod>
 8000f58:	0002      	movs	r2, r0
 8000f5a:	436a      	muls	r2, r5
 8000f5c:	040b      	lsls	r3, r1, #16
 8000f5e:	0c21      	lsrs	r1, r4, #16
 8000f60:	4680      	mov	r8, r0
 8000f62:	4319      	orrs	r1, r3
 8000f64:	428a      	cmp	r2, r1
 8000f66:	d909      	bls.n	8000f7c <__aeabi_ddiv+0x140>
 8000f68:	9d00      	ldr	r5, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	46ac      	mov	ip, r5
 8000f6e:	425b      	negs	r3, r3
 8000f70:	4461      	add	r1, ip
 8000f72:	469c      	mov	ip, r3
 8000f74:	44e0      	add	r8, ip
 8000f76:	428d      	cmp	r5, r1
 8000f78:	d800      	bhi.n	8000f7c <__aeabi_ddiv+0x140>
 8000f7a:	e1fb      	b.n	8001374 <__aeabi_ddiv+0x538>
 8000f7c:	1a88      	subs	r0, r1, r2
 8000f7e:	9902      	ldr	r1, [sp, #8]
 8000f80:	f7ff f964 	bl	800024c <__aeabi_uidivmod>
 8000f84:	9a03      	ldr	r2, [sp, #12]
 8000f86:	0424      	lsls	r4, r4, #16
 8000f88:	4342      	muls	r2, r0
 8000f8a:	0409      	lsls	r1, r1, #16
 8000f8c:	0c24      	lsrs	r4, r4, #16
 8000f8e:	0003      	movs	r3, r0
 8000f90:	430c      	orrs	r4, r1
 8000f92:	42a2      	cmp	r2, r4
 8000f94:	d906      	bls.n	8000fa4 <__aeabi_ddiv+0x168>
 8000f96:	9900      	ldr	r1, [sp, #0]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	468c      	mov	ip, r1
 8000f9c:	4464      	add	r4, ip
 8000f9e:	42a1      	cmp	r1, r4
 8000fa0:	d800      	bhi.n	8000fa4 <__aeabi_ddiv+0x168>
 8000fa2:	e1e1      	b.n	8001368 <__aeabi_ddiv+0x52c>
 8000fa4:	1aa0      	subs	r0, r4, r2
 8000fa6:	4642      	mov	r2, r8
 8000fa8:	0412      	lsls	r2, r2, #16
 8000faa:	431a      	orrs	r2, r3
 8000fac:	4693      	mov	fp, r2
 8000fae:	464b      	mov	r3, r9
 8000fb0:	4659      	mov	r1, fp
 8000fb2:	0c1b      	lsrs	r3, r3, #16
 8000fb4:	001d      	movs	r5, r3
 8000fb6:	9304      	str	r3, [sp, #16]
 8000fb8:	040b      	lsls	r3, r1, #16
 8000fba:	4649      	mov	r1, r9
 8000fbc:	0409      	lsls	r1, r1, #16
 8000fbe:	0c09      	lsrs	r1, r1, #16
 8000fc0:	000c      	movs	r4, r1
 8000fc2:	0c1b      	lsrs	r3, r3, #16
 8000fc4:	435c      	muls	r4, r3
 8000fc6:	0c12      	lsrs	r2, r2, #16
 8000fc8:	436b      	muls	r3, r5
 8000fca:	4688      	mov	r8, r1
 8000fcc:	4351      	muls	r1, r2
 8000fce:	436a      	muls	r2, r5
 8000fd0:	0c25      	lsrs	r5, r4, #16
 8000fd2:	46ac      	mov	ip, r5
 8000fd4:	185b      	adds	r3, r3, r1
 8000fd6:	4463      	add	r3, ip
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d903      	bls.n	8000fe4 <__aeabi_ddiv+0x1a8>
 8000fdc:	2180      	movs	r1, #128	@ 0x80
 8000fde:	0249      	lsls	r1, r1, #9
 8000fe0:	468c      	mov	ip, r1
 8000fe2:	4462      	add	r2, ip
 8000fe4:	0c19      	lsrs	r1, r3, #16
 8000fe6:	0424      	lsls	r4, r4, #16
 8000fe8:	041b      	lsls	r3, r3, #16
 8000fea:	0c24      	lsrs	r4, r4, #16
 8000fec:	188a      	adds	r2, r1, r2
 8000fee:	191c      	adds	r4, r3, r4
 8000ff0:	4290      	cmp	r0, r2
 8000ff2:	d302      	bcc.n	8000ffa <__aeabi_ddiv+0x1be>
 8000ff4:	d116      	bne.n	8001024 <__aeabi_ddiv+0x1e8>
 8000ff6:	42a7      	cmp	r7, r4
 8000ff8:	d214      	bcs.n	8001024 <__aeabi_ddiv+0x1e8>
 8000ffa:	465b      	mov	r3, fp
 8000ffc:	9d00      	ldr	r5, [sp, #0]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	444f      	add	r7, r9
 8001002:	9305      	str	r3, [sp, #20]
 8001004:	454f      	cmp	r7, r9
 8001006:	419b      	sbcs	r3, r3
 8001008:	46ac      	mov	ip, r5
 800100a:	425b      	negs	r3, r3
 800100c:	4463      	add	r3, ip
 800100e:	18c0      	adds	r0, r0, r3
 8001010:	4285      	cmp	r5, r0
 8001012:	d300      	bcc.n	8001016 <__aeabi_ddiv+0x1da>
 8001014:	e1a1      	b.n	800135a <__aeabi_ddiv+0x51e>
 8001016:	4282      	cmp	r2, r0
 8001018:	d900      	bls.n	800101c <__aeabi_ddiv+0x1e0>
 800101a:	e1f6      	b.n	800140a <__aeabi_ddiv+0x5ce>
 800101c:	d100      	bne.n	8001020 <__aeabi_ddiv+0x1e4>
 800101e:	e1f1      	b.n	8001404 <__aeabi_ddiv+0x5c8>
 8001020:	9b05      	ldr	r3, [sp, #20]
 8001022:	469b      	mov	fp, r3
 8001024:	1b3c      	subs	r4, r7, r4
 8001026:	42a7      	cmp	r7, r4
 8001028:	41bf      	sbcs	r7, r7
 800102a:	9d00      	ldr	r5, [sp, #0]
 800102c:	1a80      	subs	r0, r0, r2
 800102e:	427f      	negs	r7, r7
 8001030:	1bc0      	subs	r0, r0, r7
 8001032:	4285      	cmp	r5, r0
 8001034:	d100      	bne.n	8001038 <__aeabi_ddiv+0x1fc>
 8001036:	e1d0      	b.n	80013da <__aeabi_ddiv+0x59e>
 8001038:	9902      	ldr	r1, [sp, #8]
 800103a:	f7ff f907 	bl	800024c <__aeabi_uidivmod>
 800103e:	9a03      	ldr	r2, [sp, #12]
 8001040:	040b      	lsls	r3, r1, #16
 8001042:	4342      	muls	r2, r0
 8001044:	0c21      	lsrs	r1, r4, #16
 8001046:	0007      	movs	r7, r0
 8001048:	4319      	orrs	r1, r3
 800104a:	428a      	cmp	r2, r1
 800104c:	d900      	bls.n	8001050 <__aeabi_ddiv+0x214>
 800104e:	e178      	b.n	8001342 <__aeabi_ddiv+0x506>
 8001050:	1a88      	subs	r0, r1, r2
 8001052:	9902      	ldr	r1, [sp, #8]
 8001054:	f7ff f8fa 	bl	800024c <__aeabi_uidivmod>
 8001058:	9a03      	ldr	r2, [sp, #12]
 800105a:	0424      	lsls	r4, r4, #16
 800105c:	4342      	muls	r2, r0
 800105e:	0409      	lsls	r1, r1, #16
 8001060:	0c24      	lsrs	r4, r4, #16
 8001062:	0003      	movs	r3, r0
 8001064:	430c      	orrs	r4, r1
 8001066:	42a2      	cmp	r2, r4
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x230>
 800106a:	e15d      	b.n	8001328 <__aeabi_ddiv+0x4ec>
 800106c:	4641      	mov	r1, r8
 800106e:	1aa4      	subs	r4, r4, r2
 8001070:	043a      	lsls	r2, r7, #16
 8001072:	431a      	orrs	r2, r3
 8001074:	9d04      	ldr	r5, [sp, #16]
 8001076:	0413      	lsls	r3, r2, #16
 8001078:	0c1b      	lsrs	r3, r3, #16
 800107a:	4359      	muls	r1, r3
 800107c:	4647      	mov	r7, r8
 800107e:	436b      	muls	r3, r5
 8001080:	469c      	mov	ip, r3
 8001082:	0c10      	lsrs	r0, r2, #16
 8001084:	4347      	muls	r7, r0
 8001086:	0c0b      	lsrs	r3, r1, #16
 8001088:	44bc      	add	ip, r7
 800108a:	4463      	add	r3, ip
 800108c:	4368      	muls	r0, r5
 800108e:	429f      	cmp	r7, r3
 8001090:	d903      	bls.n	800109a <__aeabi_ddiv+0x25e>
 8001092:	2580      	movs	r5, #128	@ 0x80
 8001094:	026d      	lsls	r5, r5, #9
 8001096:	46ac      	mov	ip, r5
 8001098:	4460      	add	r0, ip
 800109a:	0c1f      	lsrs	r7, r3, #16
 800109c:	0409      	lsls	r1, r1, #16
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	0c09      	lsrs	r1, r1, #16
 80010a2:	183f      	adds	r7, r7, r0
 80010a4:	185b      	adds	r3, r3, r1
 80010a6:	42bc      	cmp	r4, r7
 80010a8:	d200      	bcs.n	80010ac <__aeabi_ddiv+0x270>
 80010aa:	e102      	b.n	80012b2 <__aeabi_ddiv+0x476>
 80010ac:	d100      	bne.n	80010b0 <__aeabi_ddiv+0x274>
 80010ae:	e0fd      	b.n	80012ac <__aeabi_ddiv+0x470>
 80010b0:	2301      	movs	r3, #1
 80010b2:	431a      	orrs	r2, r3
 80010b4:	4b43      	ldr	r3, [pc, #268]	@ (80011c4 <__aeabi_ddiv+0x388>)
 80010b6:	4453      	add	r3, sl
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	dc00      	bgt.n	80010be <__aeabi_ddiv+0x282>
 80010bc:	e0ae      	b.n	800121c <__aeabi_ddiv+0x3e0>
 80010be:	0751      	lsls	r1, r2, #29
 80010c0:	d000      	beq.n	80010c4 <__aeabi_ddiv+0x288>
 80010c2:	e198      	b.n	80013f6 <__aeabi_ddiv+0x5ba>
 80010c4:	4659      	mov	r1, fp
 80010c6:	01c9      	lsls	r1, r1, #7
 80010c8:	d506      	bpl.n	80010d8 <__aeabi_ddiv+0x29c>
 80010ca:	4659      	mov	r1, fp
 80010cc:	4b3e      	ldr	r3, [pc, #248]	@ (80011c8 <__aeabi_ddiv+0x38c>)
 80010ce:	4019      	ands	r1, r3
 80010d0:	2380      	movs	r3, #128	@ 0x80
 80010d2:	468b      	mov	fp, r1
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	4453      	add	r3, sl
 80010d8:	493c      	ldr	r1, [pc, #240]	@ (80011cc <__aeabi_ddiv+0x390>)
 80010da:	428b      	cmp	r3, r1
 80010dc:	dd00      	ble.n	80010e0 <__aeabi_ddiv+0x2a4>
 80010de:	e71a      	b.n	8000f16 <__aeabi_ddiv+0xda>
 80010e0:	4659      	mov	r1, fp
 80010e2:	08d2      	lsrs	r2, r2, #3
 80010e4:	0749      	lsls	r1, r1, #29
 80010e6:	4311      	orrs	r1, r2
 80010e8:	465a      	mov	r2, fp
 80010ea:	055b      	lsls	r3, r3, #21
 80010ec:	0254      	lsls	r4, r2, #9
 80010ee:	4688      	mov	r8, r1
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	0d5b      	lsrs	r3, r3, #21
 80010f4:	e702      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80010f6:	465a      	mov	r2, fp
 80010f8:	9b00      	ldr	r3, [sp, #0]
 80010fa:	431a      	orrs	r2, r3
 80010fc:	d100      	bne.n	8001100 <__aeabi_ddiv+0x2c4>
 80010fe:	e07e      	b.n	80011fe <__aeabi_ddiv+0x3c2>
 8001100:	465b      	mov	r3, fp
 8001102:	2b00      	cmp	r3, #0
 8001104:	d100      	bne.n	8001108 <__aeabi_ddiv+0x2cc>
 8001106:	e100      	b.n	800130a <__aeabi_ddiv+0x4ce>
 8001108:	4658      	mov	r0, fp
 800110a:	f001 fabb 	bl	8002684 <__clzsi2>
 800110e:	0002      	movs	r2, r0
 8001110:	0003      	movs	r3, r0
 8001112:	3a0b      	subs	r2, #11
 8001114:	271d      	movs	r7, #29
 8001116:	9e00      	ldr	r6, [sp, #0]
 8001118:	1aba      	subs	r2, r7, r2
 800111a:	0019      	movs	r1, r3
 800111c:	4658      	mov	r0, fp
 800111e:	40d6      	lsrs	r6, r2
 8001120:	3908      	subs	r1, #8
 8001122:	4088      	lsls	r0, r1
 8001124:	0032      	movs	r2, r6
 8001126:	4302      	orrs	r2, r0
 8001128:	4693      	mov	fp, r2
 800112a:	9a00      	ldr	r2, [sp, #0]
 800112c:	408a      	lsls	r2, r1
 800112e:	4928      	ldr	r1, [pc, #160]	@ (80011d0 <__aeabi_ddiv+0x394>)
 8001130:	4453      	add	r3, sl
 8001132:	468a      	mov	sl, r1
 8001134:	449a      	add	sl, r3
 8001136:	2300      	movs	r3, #0
 8001138:	e6c8      	b.n	8000ecc <__aeabi_ddiv+0x90>
 800113a:	465b      	mov	r3, fp
 800113c:	4303      	orrs	r3, r0
 800113e:	4699      	mov	r9, r3
 8001140:	d056      	beq.n	80011f0 <__aeabi_ddiv+0x3b4>
 8001142:	465b      	mov	r3, fp
 8001144:	2b00      	cmp	r3, #0
 8001146:	d100      	bne.n	800114a <__aeabi_ddiv+0x30e>
 8001148:	e0cd      	b.n	80012e6 <__aeabi_ddiv+0x4aa>
 800114a:	4658      	mov	r0, fp
 800114c:	f001 fa9a 	bl	8002684 <__clzsi2>
 8001150:	230b      	movs	r3, #11
 8001152:	425b      	negs	r3, r3
 8001154:	469c      	mov	ip, r3
 8001156:	0002      	movs	r2, r0
 8001158:	4484      	add	ip, r0
 800115a:	4666      	mov	r6, ip
 800115c:	231d      	movs	r3, #29
 800115e:	1b9b      	subs	r3, r3, r6
 8001160:	0026      	movs	r6, r4
 8001162:	0011      	movs	r1, r2
 8001164:	4658      	mov	r0, fp
 8001166:	40de      	lsrs	r6, r3
 8001168:	3908      	subs	r1, #8
 800116a:	4088      	lsls	r0, r1
 800116c:	0033      	movs	r3, r6
 800116e:	4303      	orrs	r3, r0
 8001170:	4699      	mov	r9, r3
 8001172:	0023      	movs	r3, r4
 8001174:	408b      	lsls	r3, r1
 8001176:	4698      	mov	r8, r3
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <__aeabi_ddiv+0x398>)
 800117a:	2400      	movs	r4, #0
 800117c:	1a9b      	subs	r3, r3, r2
 800117e:	469a      	mov	sl, r3
 8001180:	2300      	movs	r3, #0
 8001182:	9303      	str	r3, [sp, #12]
 8001184:	e682      	b.n	8000e8c <__aeabi_ddiv+0x50>
 8001186:	465a      	mov	r2, fp
 8001188:	4302      	orrs	r2, r0
 800118a:	4691      	mov	r9, r2
 800118c:	d12a      	bne.n	80011e4 <__aeabi_ddiv+0x3a8>
 800118e:	2200      	movs	r2, #0
 8001190:	469a      	mov	sl, r3
 8001192:	2302      	movs	r3, #2
 8001194:	4690      	mov	r8, r2
 8001196:	2408      	movs	r4, #8
 8001198:	9303      	str	r3, [sp, #12]
 800119a:	e677      	b.n	8000e8c <__aeabi_ddiv+0x50>
 800119c:	465a      	mov	r2, fp
 800119e:	9b00      	ldr	r3, [sp, #0]
 80011a0:	431a      	orrs	r2, r3
 80011a2:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <__aeabi_ddiv+0x39c>)
 80011a4:	469c      	mov	ip, r3
 80011a6:	44e2      	add	sl, ip
 80011a8:	2a00      	cmp	r2, #0
 80011aa:	d117      	bne.n	80011dc <__aeabi_ddiv+0x3a0>
 80011ac:	2302      	movs	r3, #2
 80011ae:	431c      	orrs	r4, r3
 80011b0:	2300      	movs	r3, #0
 80011b2:	469b      	mov	fp, r3
 80011b4:	3302      	adds	r3, #2
 80011b6:	e689      	b.n	8000ecc <__aeabi_ddiv+0x90>
 80011b8:	000007ff 	.word	0x000007ff
 80011bc:	fffffc01 	.word	0xfffffc01
 80011c0:	0800c730 	.word	0x0800c730
 80011c4:	000003ff 	.word	0x000003ff
 80011c8:	feffffff 	.word	0xfeffffff
 80011cc:	000007fe 	.word	0x000007fe
 80011d0:	000003f3 	.word	0x000003f3
 80011d4:	fffffc0d 	.word	0xfffffc0d
 80011d8:	fffff801 	.word	0xfffff801
 80011dc:	2303      	movs	r3, #3
 80011de:	0032      	movs	r2, r6
 80011e0:	431c      	orrs	r4, r3
 80011e2:	e673      	b.n	8000ecc <__aeabi_ddiv+0x90>
 80011e4:	469a      	mov	sl, r3
 80011e6:	2303      	movs	r3, #3
 80011e8:	46d9      	mov	r9, fp
 80011ea:	240c      	movs	r4, #12
 80011ec:	9303      	str	r3, [sp, #12]
 80011ee:	e64d      	b.n	8000e8c <__aeabi_ddiv+0x50>
 80011f0:	2300      	movs	r3, #0
 80011f2:	4698      	mov	r8, r3
 80011f4:	469a      	mov	sl, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	2404      	movs	r4, #4
 80011fa:	9303      	str	r3, [sp, #12]
 80011fc:	e646      	b.n	8000e8c <__aeabi_ddiv+0x50>
 80011fe:	2301      	movs	r3, #1
 8001200:	431c      	orrs	r4, r3
 8001202:	2300      	movs	r3, #0
 8001204:	469b      	mov	fp, r3
 8001206:	3301      	adds	r3, #1
 8001208:	e660      	b.n	8000ecc <__aeabi_ddiv+0x90>
 800120a:	2300      	movs	r3, #0
 800120c:	2480      	movs	r4, #128	@ 0x80
 800120e:	4698      	mov	r8, r3
 8001210:	2600      	movs	r6, #0
 8001212:	4b92      	ldr	r3, [pc, #584]	@ (800145c <__aeabi_ddiv+0x620>)
 8001214:	0324      	lsls	r4, r4, #12
 8001216:	e671      	b.n	8000efc <__aeabi_ddiv+0xc0>
 8001218:	2201      	movs	r2, #1
 800121a:	4252      	negs	r2, r2
 800121c:	2101      	movs	r1, #1
 800121e:	1ac9      	subs	r1, r1, r3
 8001220:	2938      	cmp	r1, #56	@ 0x38
 8001222:	dd00      	ble.n	8001226 <__aeabi_ddiv+0x3ea>
 8001224:	e666      	b.n	8000ef4 <__aeabi_ddiv+0xb8>
 8001226:	291f      	cmp	r1, #31
 8001228:	dc00      	bgt.n	800122c <__aeabi_ddiv+0x3f0>
 800122a:	e0ab      	b.n	8001384 <__aeabi_ddiv+0x548>
 800122c:	201f      	movs	r0, #31
 800122e:	4240      	negs	r0, r0
 8001230:	1ac3      	subs	r3, r0, r3
 8001232:	4658      	mov	r0, fp
 8001234:	40d8      	lsrs	r0, r3
 8001236:	0003      	movs	r3, r0
 8001238:	2920      	cmp	r1, #32
 800123a:	d004      	beq.n	8001246 <__aeabi_ddiv+0x40a>
 800123c:	4658      	mov	r0, fp
 800123e:	4988      	ldr	r1, [pc, #544]	@ (8001460 <__aeabi_ddiv+0x624>)
 8001240:	4451      	add	r1, sl
 8001242:	4088      	lsls	r0, r1
 8001244:	4302      	orrs	r2, r0
 8001246:	1e51      	subs	r1, r2, #1
 8001248:	418a      	sbcs	r2, r1
 800124a:	431a      	orrs	r2, r3
 800124c:	2307      	movs	r3, #7
 800124e:	0019      	movs	r1, r3
 8001250:	2400      	movs	r4, #0
 8001252:	4011      	ands	r1, r2
 8001254:	4213      	tst	r3, r2
 8001256:	d00c      	beq.n	8001272 <__aeabi_ddiv+0x436>
 8001258:	230f      	movs	r3, #15
 800125a:	4013      	ands	r3, r2
 800125c:	2b04      	cmp	r3, #4
 800125e:	d100      	bne.n	8001262 <__aeabi_ddiv+0x426>
 8001260:	e0f9      	b.n	8001456 <__aeabi_ddiv+0x61a>
 8001262:	1d11      	adds	r1, r2, #4
 8001264:	4291      	cmp	r1, r2
 8001266:	419b      	sbcs	r3, r3
 8001268:	000a      	movs	r2, r1
 800126a:	425b      	negs	r3, r3
 800126c:	0759      	lsls	r1, r3, #29
 800126e:	025b      	lsls	r3, r3, #9
 8001270:	0b1c      	lsrs	r4, r3, #12
 8001272:	08d2      	lsrs	r2, r2, #3
 8001274:	430a      	orrs	r2, r1
 8001276:	4690      	mov	r8, r2
 8001278:	2300      	movs	r3, #0
 800127a:	e63f      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800127c:	2480      	movs	r4, #128	@ 0x80
 800127e:	464b      	mov	r3, r9
 8001280:	0324      	lsls	r4, r4, #12
 8001282:	4223      	tst	r3, r4
 8001284:	d009      	beq.n	800129a <__aeabi_ddiv+0x45e>
 8001286:	465b      	mov	r3, fp
 8001288:	4223      	tst	r3, r4
 800128a:	d106      	bne.n	800129a <__aeabi_ddiv+0x45e>
 800128c:	431c      	orrs	r4, r3
 800128e:	0324      	lsls	r4, r4, #12
 8001290:	002e      	movs	r6, r5
 8001292:	4690      	mov	r8, r2
 8001294:	4b71      	ldr	r3, [pc, #452]	@ (800145c <__aeabi_ddiv+0x620>)
 8001296:	0b24      	lsrs	r4, r4, #12
 8001298:	e630      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800129a:	2480      	movs	r4, #128	@ 0x80
 800129c:	464b      	mov	r3, r9
 800129e:	0324      	lsls	r4, r4, #12
 80012a0:	431c      	orrs	r4, r3
 80012a2:	0324      	lsls	r4, r4, #12
 80012a4:	9e02      	ldr	r6, [sp, #8]
 80012a6:	4b6d      	ldr	r3, [pc, #436]	@ (800145c <__aeabi_ddiv+0x620>)
 80012a8:	0b24      	lsrs	r4, r4, #12
 80012aa:	e627      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d100      	bne.n	80012b2 <__aeabi_ddiv+0x476>
 80012b0:	e700      	b.n	80010b4 <__aeabi_ddiv+0x278>
 80012b2:	9800      	ldr	r0, [sp, #0]
 80012b4:	1e51      	subs	r1, r2, #1
 80012b6:	4684      	mov	ip, r0
 80012b8:	4464      	add	r4, ip
 80012ba:	4284      	cmp	r4, r0
 80012bc:	d200      	bcs.n	80012c0 <__aeabi_ddiv+0x484>
 80012be:	e084      	b.n	80013ca <__aeabi_ddiv+0x58e>
 80012c0:	42bc      	cmp	r4, r7
 80012c2:	d200      	bcs.n	80012c6 <__aeabi_ddiv+0x48a>
 80012c4:	e0ae      	b.n	8001424 <__aeabi_ddiv+0x5e8>
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x48e>
 80012c8:	e0c1      	b.n	800144e <__aeabi_ddiv+0x612>
 80012ca:	000a      	movs	r2, r1
 80012cc:	e6f0      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80012ce:	4542      	cmp	r2, r8
 80012d0:	d900      	bls.n	80012d4 <__aeabi_ddiv+0x498>
 80012d2:	e62c      	b.n	8000f2e <__aeabi_ddiv+0xf2>
 80012d4:	464b      	mov	r3, r9
 80012d6:	07dc      	lsls	r4, r3, #31
 80012d8:	0858      	lsrs	r0, r3, #1
 80012da:	4643      	mov	r3, r8
 80012dc:	085b      	lsrs	r3, r3, #1
 80012de:	431c      	orrs	r4, r3
 80012e0:	4643      	mov	r3, r8
 80012e2:	07df      	lsls	r7, r3, #31
 80012e4:	e62a      	b.n	8000f3c <__aeabi_ddiv+0x100>
 80012e6:	f001 f9cd 	bl	8002684 <__clzsi2>
 80012ea:	2315      	movs	r3, #21
 80012ec:	469c      	mov	ip, r3
 80012ee:	4484      	add	ip, r0
 80012f0:	0002      	movs	r2, r0
 80012f2:	4663      	mov	r3, ip
 80012f4:	3220      	adds	r2, #32
 80012f6:	2b1c      	cmp	r3, #28
 80012f8:	dc00      	bgt.n	80012fc <__aeabi_ddiv+0x4c0>
 80012fa:	e72e      	b.n	800115a <__aeabi_ddiv+0x31e>
 80012fc:	0023      	movs	r3, r4
 80012fe:	3808      	subs	r0, #8
 8001300:	4083      	lsls	r3, r0
 8001302:	4699      	mov	r9, r3
 8001304:	2300      	movs	r3, #0
 8001306:	4698      	mov	r8, r3
 8001308:	e736      	b.n	8001178 <__aeabi_ddiv+0x33c>
 800130a:	f001 f9bb 	bl	8002684 <__clzsi2>
 800130e:	0002      	movs	r2, r0
 8001310:	0003      	movs	r3, r0
 8001312:	3215      	adds	r2, #21
 8001314:	3320      	adds	r3, #32
 8001316:	2a1c      	cmp	r2, #28
 8001318:	dc00      	bgt.n	800131c <__aeabi_ddiv+0x4e0>
 800131a:	e6fb      	b.n	8001114 <__aeabi_ddiv+0x2d8>
 800131c:	9900      	ldr	r1, [sp, #0]
 800131e:	3808      	subs	r0, #8
 8001320:	4081      	lsls	r1, r0
 8001322:	2200      	movs	r2, #0
 8001324:	468b      	mov	fp, r1
 8001326:	e702      	b.n	800112e <__aeabi_ddiv+0x2f2>
 8001328:	9900      	ldr	r1, [sp, #0]
 800132a:	3b01      	subs	r3, #1
 800132c:	468c      	mov	ip, r1
 800132e:	4464      	add	r4, ip
 8001330:	42a1      	cmp	r1, r4
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4fa>
 8001334:	e69a      	b.n	800106c <__aeabi_ddiv+0x230>
 8001336:	42a2      	cmp	r2, r4
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x500>
 800133a:	e697      	b.n	800106c <__aeabi_ddiv+0x230>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	4464      	add	r4, ip
 8001340:	e694      	b.n	800106c <__aeabi_ddiv+0x230>
 8001342:	46ac      	mov	ip, r5
 8001344:	4461      	add	r1, ip
 8001346:	3f01      	subs	r7, #1
 8001348:	428d      	cmp	r5, r1
 800134a:	d900      	bls.n	800134e <__aeabi_ddiv+0x512>
 800134c:	e680      	b.n	8001050 <__aeabi_ddiv+0x214>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x518>
 8001352:	e67d      	b.n	8001050 <__aeabi_ddiv+0x214>
 8001354:	1e87      	subs	r7, r0, #2
 8001356:	4461      	add	r1, ip
 8001358:	e67a      	b.n	8001050 <__aeabi_ddiv+0x214>
 800135a:	4285      	cmp	r5, r0
 800135c:	d000      	beq.n	8001360 <__aeabi_ddiv+0x524>
 800135e:	e65f      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 8001360:	45b9      	cmp	r9, r7
 8001362:	d900      	bls.n	8001366 <__aeabi_ddiv+0x52a>
 8001364:	e65c      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 8001366:	e656      	b.n	8001016 <__aeabi_ddiv+0x1da>
 8001368:	42a2      	cmp	r2, r4
 800136a:	d800      	bhi.n	800136e <__aeabi_ddiv+0x532>
 800136c:	e61a      	b.n	8000fa4 <__aeabi_ddiv+0x168>
 800136e:	1e83      	subs	r3, r0, #2
 8001370:	4464      	add	r4, ip
 8001372:	e617      	b.n	8000fa4 <__aeabi_ddiv+0x168>
 8001374:	428a      	cmp	r2, r1
 8001376:	d800      	bhi.n	800137a <__aeabi_ddiv+0x53e>
 8001378:	e600      	b.n	8000f7c <__aeabi_ddiv+0x140>
 800137a:	46ac      	mov	ip, r5
 800137c:	1e83      	subs	r3, r0, #2
 800137e:	4698      	mov	r8, r3
 8001380:	4461      	add	r1, ip
 8001382:	e5fb      	b.n	8000f7c <__aeabi_ddiv+0x140>
 8001384:	4837      	ldr	r0, [pc, #220]	@ (8001464 <__aeabi_ddiv+0x628>)
 8001386:	0014      	movs	r4, r2
 8001388:	4450      	add	r0, sl
 800138a:	4082      	lsls	r2, r0
 800138c:	465b      	mov	r3, fp
 800138e:	0017      	movs	r7, r2
 8001390:	4083      	lsls	r3, r0
 8001392:	40cc      	lsrs	r4, r1
 8001394:	1e7a      	subs	r2, r7, #1
 8001396:	4197      	sbcs	r7, r2
 8001398:	4323      	orrs	r3, r4
 800139a:	433b      	orrs	r3, r7
 800139c:	001a      	movs	r2, r3
 800139e:	465b      	mov	r3, fp
 80013a0:	40cb      	lsrs	r3, r1
 80013a2:	0751      	lsls	r1, r2, #29
 80013a4:	d009      	beq.n	80013ba <__aeabi_ddiv+0x57e>
 80013a6:	210f      	movs	r1, #15
 80013a8:	4011      	ands	r1, r2
 80013aa:	2904      	cmp	r1, #4
 80013ac:	d005      	beq.n	80013ba <__aeabi_ddiv+0x57e>
 80013ae:	1d11      	adds	r1, r2, #4
 80013b0:	4291      	cmp	r1, r2
 80013b2:	4192      	sbcs	r2, r2
 80013b4:	4252      	negs	r2, r2
 80013b6:	189b      	adds	r3, r3, r2
 80013b8:	000a      	movs	r2, r1
 80013ba:	0219      	lsls	r1, r3, #8
 80013bc:	d400      	bmi.n	80013c0 <__aeabi_ddiv+0x584>
 80013be:	e755      	b.n	800126c <__aeabi_ddiv+0x430>
 80013c0:	2200      	movs	r2, #0
 80013c2:	2301      	movs	r3, #1
 80013c4:	2400      	movs	r4, #0
 80013c6:	4690      	mov	r8, r2
 80013c8:	e598      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80013ca:	000a      	movs	r2, r1
 80013cc:	42bc      	cmp	r4, r7
 80013ce:	d000      	beq.n	80013d2 <__aeabi_ddiv+0x596>
 80013d0:	e66e      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80013d2:	454b      	cmp	r3, r9
 80013d4:	d000      	beq.n	80013d8 <__aeabi_ddiv+0x59c>
 80013d6:	e66b      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80013d8:	e66c      	b.n	80010b4 <__aeabi_ddiv+0x278>
 80013da:	4b23      	ldr	r3, [pc, #140]	@ (8001468 <__aeabi_ddiv+0x62c>)
 80013dc:	4a23      	ldr	r2, [pc, #140]	@ (800146c <__aeabi_ddiv+0x630>)
 80013de:	4453      	add	r3, sl
 80013e0:	4592      	cmp	sl, r2
 80013e2:	da00      	bge.n	80013e6 <__aeabi_ddiv+0x5aa>
 80013e4:	e718      	b.n	8001218 <__aeabi_ddiv+0x3dc>
 80013e6:	2101      	movs	r1, #1
 80013e8:	4249      	negs	r1, r1
 80013ea:	1d0a      	adds	r2, r1, #4
 80013ec:	428a      	cmp	r2, r1
 80013ee:	4189      	sbcs	r1, r1
 80013f0:	4249      	negs	r1, r1
 80013f2:	448b      	add	fp, r1
 80013f4:	e666      	b.n	80010c4 <__aeabi_ddiv+0x288>
 80013f6:	210f      	movs	r1, #15
 80013f8:	4011      	ands	r1, r2
 80013fa:	2904      	cmp	r1, #4
 80013fc:	d100      	bne.n	8001400 <__aeabi_ddiv+0x5c4>
 80013fe:	e661      	b.n	80010c4 <__aeabi_ddiv+0x288>
 8001400:	0011      	movs	r1, r2
 8001402:	e7f2      	b.n	80013ea <__aeabi_ddiv+0x5ae>
 8001404:	42bc      	cmp	r4, r7
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x5ce>
 8001408:	e60a      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 800140a:	2302      	movs	r3, #2
 800140c:	425b      	negs	r3, r3
 800140e:	469c      	mov	ip, r3
 8001410:	9900      	ldr	r1, [sp, #0]
 8001412:	444f      	add	r7, r9
 8001414:	454f      	cmp	r7, r9
 8001416:	419b      	sbcs	r3, r3
 8001418:	44e3      	add	fp, ip
 800141a:	468c      	mov	ip, r1
 800141c:	425b      	negs	r3, r3
 800141e:	4463      	add	r3, ip
 8001420:	18c0      	adds	r0, r0, r3
 8001422:	e5ff      	b.n	8001024 <__aeabi_ddiv+0x1e8>
 8001424:	4649      	mov	r1, r9
 8001426:	9d00      	ldr	r5, [sp, #0]
 8001428:	0048      	lsls	r0, r1, #1
 800142a:	4548      	cmp	r0, r9
 800142c:	4189      	sbcs	r1, r1
 800142e:	46ac      	mov	ip, r5
 8001430:	4249      	negs	r1, r1
 8001432:	4461      	add	r1, ip
 8001434:	4681      	mov	r9, r0
 8001436:	3a02      	subs	r2, #2
 8001438:	1864      	adds	r4, r4, r1
 800143a:	e7c7      	b.n	80013cc <__aeabi_ddiv+0x590>
 800143c:	2480      	movs	r4, #128	@ 0x80
 800143e:	465b      	mov	r3, fp
 8001440:	0324      	lsls	r4, r4, #12
 8001442:	431c      	orrs	r4, r3
 8001444:	0324      	lsls	r4, r4, #12
 8001446:	4690      	mov	r8, r2
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <__aeabi_ddiv+0x620>)
 800144a:	0b24      	lsrs	r4, r4, #12
 800144c:	e556      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800144e:	4599      	cmp	r9, r3
 8001450:	d3e8      	bcc.n	8001424 <__aeabi_ddiv+0x5e8>
 8001452:	000a      	movs	r2, r1
 8001454:	e7bd      	b.n	80013d2 <__aeabi_ddiv+0x596>
 8001456:	2300      	movs	r3, #0
 8001458:	e708      	b.n	800126c <__aeabi_ddiv+0x430>
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	000007ff 	.word	0x000007ff
 8001460:	0000043e 	.word	0x0000043e
 8001464:	0000041e 	.word	0x0000041e
 8001468:	000003ff 	.word	0x000003ff
 800146c:	fffffc02 	.word	0xfffffc02

08001470 <__eqdf2>:
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	4657      	mov	r7, sl
 8001474:	46de      	mov	lr, fp
 8001476:	464e      	mov	r6, r9
 8001478:	4645      	mov	r5, r8
 800147a:	b5e0      	push	{r5, r6, r7, lr}
 800147c:	000d      	movs	r5, r1
 800147e:	0004      	movs	r4, r0
 8001480:	0fe8      	lsrs	r0, r5, #31
 8001482:	4683      	mov	fp, r0
 8001484:	0309      	lsls	r1, r1, #12
 8001486:	0fd8      	lsrs	r0, r3, #31
 8001488:	0b09      	lsrs	r1, r1, #12
 800148a:	4682      	mov	sl, r0
 800148c:	4819      	ldr	r0, [pc, #100]	@ (80014f4 <__eqdf2+0x84>)
 800148e:	468c      	mov	ip, r1
 8001490:	031f      	lsls	r7, r3, #12
 8001492:	0069      	lsls	r1, r5, #1
 8001494:	005e      	lsls	r6, r3, #1
 8001496:	0d49      	lsrs	r1, r1, #21
 8001498:	0b3f      	lsrs	r7, r7, #12
 800149a:	0d76      	lsrs	r6, r6, #21
 800149c:	4281      	cmp	r1, r0
 800149e:	d018      	beq.n	80014d2 <__eqdf2+0x62>
 80014a0:	4286      	cmp	r6, r0
 80014a2:	d00f      	beq.n	80014c4 <__eqdf2+0x54>
 80014a4:	2001      	movs	r0, #1
 80014a6:	42b1      	cmp	r1, r6
 80014a8:	d10d      	bne.n	80014c6 <__eqdf2+0x56>
 80014aa:	45bc      	cmp	ip, r7
 80014ac:	d10b      	bne.n	80014c6 <__eqdf2+0x56>
 80014ae:	4294      	cmp	r4, r2
 80014b0:	d109      	bne.n	80014c6 <__eqdf2+0x56>
 80014b2:	45d3      	cmp	fp, sl
 80014b4:	d01c      	beq.n	80014f0 <__eqdf2+0x80>
 80014b6:	2900      	cmp	r1, #0
 80014b8:	d105      	bne.n	80014c6 <__eqdf2+0x56>
 80014ba:	4660      	mov	r0, ip
 80014bc:	4320      	orrs	r0, r4
 80014be:	1e43      	subs	r3, r0, #1
 80014c0:	4198      	sbcs	r0, r3
 80014c2:	e000      	b.n	80014c6 <__eqdf2+0x56>
 80014c4:	2001      	movs	r0, #1
 80014c6:	bcf0      	pop	{r4, r5, r6, r7}
 80014c8:	46bb      	mov	fp, r7
 80014ca:	46b2      	mov	sl, r6
 80014cc:	46a9      	mov	r9, r5
 80014ce:	46a0      	mov	r8, r4
 80014d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d2:	2001      	movs	r0, #1
 80014d4:	428e      	cmp	r6, r1
 80014d6:	d1f6      	bne.n	80014c6 <__eqdf2+0x56>
 80014d8:	4661      	mov	r1, ip
 80014da:	4339      	orrs	r1, r7
 80014dc:	000f      	movs	r7, r1
 80014de:	4317      	orrs	r7, r2
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d1f0      	bne.n	80014c6 <__eqdf2+0x56>
 80014e4:	465b      	mov	r3, fp
 80014e6:	4652      	mov	r2, sl
 80014e8:	1a98      	subs	r0, r3, r2
 80014ea:	1e43      	subs	r3, r0, #1
 80014ec:	4198      	sbcs	r0, r3
 80014ee:	e7ea      	b.n	80014c6 <__eqdf2+0x56>
 80014f0:	2000      	movs	r0, #0
 80014f2:	e7e8      	b.n	80014c6 <__eqdf2+0x56>
 80014f4:	000007ff 	.word	0x000007ff

080014f8 <__gedf2>:
 80014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fa:	4657      	mov	r7, sl
 80014fc:	464e      	mov	r6, r9
 80014fe:	4645      	mov	r5, r8
 8001500:	46de      	mov	lr, fp
 8001502:	b5e0      	push	{r5, r6, r7, lr}
 8001504:	000d      	movs	r5, r1
 8001506:	030f      	lsls	r7, r1, #12
 8001508:	0b39      	lsrs	r1, r7, #12
 800150a:	b083      	sub	sp, #12
 800150c:	0004      	movs	r4, r0
 800150e:	4680      	mov	r8, r0
 8001510:	9101      	str	r1, [sp, #4]
 8001512:	0058      	lsls	r0, r3, #1
 8001514:	0fe9      	lsrs	r1, r5, #31
 8001516:	4f31      	ldr	r7, [pc, #196]	@ (80015dc <__gedf2+0xe4>)
 8001518:	0d40      	lsrs	r0, r0, #21
 800151a:	468c      	mov	ip, r1
 800151c:	006e      	lsls	r6, r5, #1
 800151e:	0319      	lsls	r1, r3, #12
 8001520:	4682      	mov	sl, r0
 8001522:	4691      	mov	r9, r2
 8001524:	0d76      	lsrs	r6, r6, #21
 8001526:	0b09      	lsrs	r1, r1, #12
 8001528:	0fd8      	lsrs	r0, r3, #31
 800152a:	42be      	cmp	r6, r7
 800152c:	d01f      	beq.n	800156e <__gedf2+0x76>
 800152e:	45ba      	cmp	sl, r7
 8001530:	d00f      	beq.n	8001552 <__gedf2+0x5a>
 8001532:	2e00      	cmp	r6, #0
 8001534:	d12f      	bne.n	8001596 <__gedf2+0x9e>
 8001536:	4655      	mov	r5, sl
 8001538:	9e01      	ldr	r6, [sp, #4]
 800153a:	4334      	orrs	r4, r6
 800153c:	2d00      	cmp	r5, #0
 800153e:	d127      	bne.n	8001590 <__gedf2+0x98>
 8001540:	430a      	orrs	r2, r1
 8001542:	d03a      	beq.n	80015ba <__gedf2+0xc2>
 8001544:	2c00      	cmp	r4, #0
 8001546:	d145      	bne.n	80015d4 <__gedf2+0xdc>
 8001548:	2800      	cmp	r0, #0
 800154a:	d11a      	bne.n	8001582 <__gedf2+0x8a>
 800154c:	2001      	movs	r0, #1
 800154e:	4240      	negs	r0, r0
 8001550:	e017      	b.n	8001582 <__gedf2+0x8a>
 8001552:	4311      	orrs	r1, r2
 8001554:	d13b      	bne.n	80015ce <__gedf2+0xd6>
 8001556:	2e00      	cmp	r6, #0
 8001558:	d102      	bne.n	8001560 <__gedf2+0x68>
 800155a:	9f01      	ldr	r7, [sp, #4]
 800155c:	4327      	orrs	r7, r4
 800155e:	d0f3      	beq.n	8001548 <__gedf2+0x50>
 8001560:	4584      	cmp	ip, r0
 8001562:	d109      	bne.n	8001578 <__gedf2+0x80>
 8001564:	4663      	mov	r3, ip
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0f0      	beq.n	800154c <__gedf2+0x54>
 800156a:	4660      	mov	r0, ip
 800156c:	e009      	b.n	8001582 <__gedf2+0x8a>
 800156e:	9f01      	ldr	r7, [sp, #4]
 8001570:	4327      	orrs	r7, r4
 8001572:	d12c      	bne.n	80015ce <__gedf2+0xd6>
 8001574:	45b2      	cmp	sl, r6
 8001576:	d024      	beq.n	80015c2 <__gedf2+0xca>
 8001578:	4663      	mov	r3, ip
 800157a:	2002      	movs	r0, #2
 800157c:	3b01      	subs	r3, #1
 800157e:	4018      	ands	r0, r3
 8001580:	3801      	subs	r0, #1
 8001582:	b003      	add	sp, #12
 8001584:	bcf0      	pop	{r4, r5, r6, r7}
 8001586:	46bb      	mov	fp, r7
 8001588:	46b2      	mov	sl, r6
 800158a:	46a9      	mov	r9, r5
 800158c:	46a0      	mov	r8, r4
 800158e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001590:	2c00      	cmp	r4, #0
 8001592:	d0d9      	beq.n	8001548 <__gedf2+0x50>
 8001594:	e7e4      	b.n	8001560 <__gedf2+0x68>
 8001596:	4654      	mov	r4, sl
 8001598:	2c00      	cmp	r4, #0
 800159a:	d0ed      	beq.n	8001578 <__gedf2+0x80>
 800159c:	4584      	cmp	ip, r0
 800159e:	d1eb      	bne.n	8001578 <__gedf2+0x80>
 80015a0:	4556      	cmp	r6, sl
 80015a2:	dce9      	bgt.n	8001578 <__gedf2+0x80>
 80015a4:	dbde      	blt.n	8001564 <__gedf2+0x6c>
 80015a6:	9b01      	ldr	r3, [sp, #4]
 80015a8:	428b      	cmp	r3, r1
 80015aa:	d8e5      	bhi.n	8001578 <__gedf2+0x80>
 80015ac:	d1da      	bne.n	8001564 <__gedf2+0x6c>
 80015ae:	45c8      	cmp	r8, r9
 80015b0:	d8e2      	bhi.n	8001578 <__gedf2+0x80>
 80015b2:	2000      	movs	r0, #0
 80015b4:	45c8      	cmp	r8, r9
 80015b6:	d2e4      	bcs.n	8001582 <__gedf2+0x8a>
 80015b8:	e7d4      	b.n	8001564 <__gedf2+0x6c>
 80015ba:	2000      	movs	r0, #0
 80015bc:	2c00      	cmp	r4, #0
 80015be:	d0e0      	beq.n	8001582 <__gedf2+0x8a>
 80015c0:	e7da      	b.n	8001578 <__gedf2+0x80>
 80015c2:	4311      	orrs	r1, r2
 80015c4:	d103      	bne.n	80015ce <__gedf2+0xd6>
 80015c6:	4584      	cmp	ip, r0
 80015c8:	d1d6      	bne.n	8001578 <__gedf2+0x80>
 80015ca:	2000      	movs	r0, #0
 80015cc:	e7d9      	b.n	8001582 <__gedf2+0x8a>
 80015ce:	2002      	movs	r0, #2
 80015d0:	4240      	negs	r0, r0
 80015d2:	e7d6      	b.n	8001582 <__gedf2+0x8a>
 80015d4:	4584      	cmp	ip, r0
 80015d6:	d0e6      	beq.n	80015a6 <__gedf2+0xae>
 80015d8:	e7ce      	b.n	8001578 <__gedf2+0x80>
 80015da:	46c0      	nop			@ (mov r8, r8)
 80015dc:	000007ff 	.word	0x000007ff

080015e0 <__ledf2>:
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	4657      	mov	r7, sl
 80015e4:	464e      	mov	r6, r9
 80015e6:	4645      	mov	r5, r8
 80015e8:	46de      	mov	lr, fp
 80015ea:	b5e0      	push	{r5, r6, r7, lr}
 80015ec:	000d      	movs	r5, r1
 80015ee:	030f      	lsls	r7, r1, #12
 80015f0:	0004      	movs	r4, r0
 80015f2:	4680      	mov	r8, r0
 80015f4:	0fe8      	lsrs	r0, r5, #31
 80015f6:	0b39      	lsrs	r1, r7, #12
 80015f8:	4684      	mov	ip, r0
 80015fa:	b083      	sub	sp, #12
 80015fc:	0058      	lsls	r0, r3, #1
 80015fe:	4f30      	ldr	r7, [pc, #192]	@ (80016c0 <__ledf2+0xe0>)
 8001600:	0d40      	lsrs	r0, r0, #21
 8001602:	9101      	str	r1, [sp, #4]
 8001604:	031e      	lsls	r6, r3, #12
 8001606:	0069      	lsls	r1, r5, #1
 8001608:	4682      	mov	sl, r0
 800160a:	4691      	mov	r9, r2
 800160c:	0d49      	lsrs	r1, r1, #21
 800160e:	0b36      	lsrs	r6, r6, #12
 8001610:	0fd8      	lsrs	r0, r3, #31
 8001612:	42b9      	cmp	r1, r7
 8001614:	d020      	beq.n	8001658 <__ledf2+0x78>
 8001616:	45ba      	cmp	sl, r7
 8001618:	d00f      	beq.n	800163a <__ledf2+0x5a>
 800161a:	2900      	cmp	r1, #0
 800161c:	d12b      	bne.n	8001676 <__ledf2+0x96>
 800161e:	9901      	ldr	r1, [sp, #4]
 8001620:	430c      	orrs	r4, r1
 8001622:	4651      	mov	r1, sl
 8001624:	2900      	cmp	r1, #0
 8001626:	d137      	bne.n	8001698 <__ledf2+0xb8>
 8001628:	4332      	orrs	r2, r6
 800162a:	d038      	beq.n	800169e <__ledf2+0xbe>
 800162c:	2c00      	cmp	r4, #0
 800162e:	d144      	bne.n	80016ba <__ledf2+0xda>
 8001630:	2800      	cmp	r0, #0
 8001632:	d119      	bne.n	8001668 <__ledf2+0x88>
 8001634:	2001      	movs	r0, #1
 8001636:	4240      	negs	r0, r0
 8001638:	e016      	b.n	8001668 <__ledf2+0x88>
 800163a:	4316      	orrs	r6, r2
 800163c:	d113      	bne.n	8001666 <__ledf2+0x86>
 800163e:	2900      	cmp	r1, #0
 8001640:	d102      	bne.n	8001648 <__ledf2+0x68>
 8001642:	9f01      	ldr	r7, [sp, #4]
 8001644:	4327      	orrs	r7, r4
 8001646:	d0f3      	beq.n	8001630 <__ledf2+0x50>
 8001648:	4584      	cmp	ip, r0
 800164a:	d020      	beq.n	800168e <__ledf2+0xae>
 800164c:	4663      	mov	r3, ip
 800164e:	2002      	movs	r0, #2
 8001650:	3b01      	subs	r3, #1
 8001652:	4018      	ands	r0, r3
 8001654:	3801      	subs	r0, #1
 8001656:	e007      	b.n	8001668 <__ledf2+0x88>
 8001658:	9f01      	ldr	r7, [sp, #4]
 800165a:	4327      	orrs	r7, r4
 800165c:	d103      	bne.n	8001666 <__ledf2+0x86>
 800165e:	458a      	cmp	sl, r1
 8001660:	d1f4      	bne.n	800164c <__ledf2+0x6c>
 8001662:	4316      	orrs	r6, r2
 8001664:	d01f      	beq.n	80016a6 <__ledf2+0xc6>
 8001666:	2002      	movs	r0, #2
 8001668:	b003      	add	sp, #12
 800166a:	bcf0      	pop	{r4, r5, r6, r7}
 800166c:	46bb      	mov	fp, r7
 800166e:	46b2      	mov	sl, r6
 8001670:	46a9      	mov	r9, r5
 8001672:	46a0      	mov	r8, r4
 8001674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001676:	4654      	mov	r4, sl
 8001678:	2c00      	cmp	r4, #0
 800167a:	d0e7      	beq.n	800164c <__ledf2+0x6c>
 800167c:	4584      	cmp	ip, r0
 800167e:	d1e5      	bne.n	800164c <__ledf2+0x6c>
 8001680:	4551      	cmp	r1, sl
 8001682:	dce3      	bgt.n	800164c <__ledf2+0x6c>
 8001684:	db03      	blt.n	800168e <__ledf2+0xae>
 8001686:	9b01      	ldr	r3, [sp, #4]
 8001688:	42b3      	cmp	r3, r6
 800168a:	d8df      	bhi.n	800164c <__ledf2+0x6c>
 800168c:	d00f      	beq.n	80016ae <__ledf2+0xce>
 800168e:	4663      	mov	r3, ip
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0cf      	beq.n	8001634 <__ledf2+0x54>
 8001694:	4660      	mov	r0, ip
 8001696:	e7e7      	b.n	8001668 <__ledf2+0x88>
 8001698:	2c00      	cmp	r4, #0
 800169a:	d0c9      	beq.n	8001630 <__ledf2+0x50>
 800169c:	e7d4      	b.n	8001648 <__ledf2+0x68>
 800169e:	2000      	movs	r0, #0
 80016a0:	2c00      	cmp	r4, #0
 80016a2:	d0e1      	beq.n	8001668 <__ledf2+0x88>
 80016a4:	e7d2      	b.n	800164c <__ledf2+0x6c>
 80016a6:	4584      	cmp	ip, r0
 80016a8:	d1d0      	bne.n	800164c <__ledf2+0x6c>
 80016aa:	2000      	movs	r0, #0
 80016ac:	e7dc      	b.n	8001668 <__ledf2+0x88>
 80016ae:	45c8      	cmp	r8, r9
 80016b0:	d8cc      	bhi.n	800164c <__ledf2+0x6c>
 80016b2:	2000      	movs	r0, #0
 80016b4:	45c8      	cmp	r8, r9
 80016b6:	d2d7      	bcs.n	8001668 <__ledf2+0x88>
 80016b8:	e7e9      	b.n	800168e <__ledf2+0xae>
 80016ba:	4584      	cmp	ip, r0
 80016bc:	d0e3      	beq.n	8001686 <__ledf2+0xa6>
 80016be:	e7c5      	b.n	800164c <__ledf2+0x6c>
 80016c0:	000007ff 	.word	0x000007ff

080016c4 <__aeabi_dmul>:
 80016c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c6:	4657      	mov	r7, sl
 80016c8:	46de      	mov	lr, fp
 80016ca:	464e      	mov	r6, r9
 80016cc:	4645      	mov	r5, r8
 80016ce:	b5e0      	push	{r5, r6, r7, lr}
 80016d0:	001f      	movs	r7, r3
 80016d2:	030b      	lsls	r3, r1, #12
 80016d4:	0b1b      	lsrs	r3, r3, #12
 80016d6:	0016      	movs	r6, r2
 80016d8:	469a      	mov	sl, r3
 80016da:	0fca      	lsrs	r2, r1, #31
 80016dc:	004b      	lsls	r3, r1, #1
 80016de:	0004      	movs	r4, r0
 80016e0:	4693      	mov	fp, r2
 80016e2:	b087      	sub	sp, #28
 80016e4:	0d5b      	lsrs	r3, r3, #21
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0x26>
 80016e8:	e0d5      	b.n	8001896 <__aeabi_dmul+0x1d2>
 80016ea:	4abb      	ldr	r2, [pc, #748]	@ (80019d8 <__aeabi_dmul+0x314>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2e>
 80016f0:	e0f8      	b.n	80018e4 <__aeabi_dmul+0x220>
 80016f2:	4651      	mov	r1, sl
 80016f4:	0f42      	lsrs	r2, r0, #29
 80016f6:	00c9      	lsls	r1, r1, #3
 80016f8:	430a      	orrs	r2, r1
 80016fa:	2180      	movs	r1, #128	@ 0x80
 80016fc:	0409      	lsls	r1, r1, #16
 80016fe:	4311      	orrs	r1, r2
 8001700:	00c2      	lsls	r2, r0, #3
 8001702:	4691      	mov	r9, r2
 8001704:	4ab5      	ldr	r2, [pc, #724]	@ (80019dc <__aeabi_dmul+0x318>)
 8001706:	468a      	mov	sl, r1
 8001708:	189d      	adds	r5, r3, r2
 800170a:	2300      	movs	r3, #0
 800170c:	4698      	mov	r8, r3
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	033c      	lsls	r4, r7, #12
 8001712:	007b      	lsls	r3, r7, #1
 8001714:	0ffa      	lsrs	r2, r7, #31
 8001716:	0030      	movs	r0, r6
 8001718:	0b24      	lsrs	r4, r4, #12
 800171a:	0d5b      	lsrs	r3, r3, #21
 800171c:	9200      	str	r2, [sp, #0]
 800171e:	d100      	bne.n	8001722 <__aeabi_dmul+0x5e>
 8001720:	e096      	b.n	8001850 <__aeabi_dmul+0x18c>
 8001722:	4aad      	ldr	r2, [pc, #692]	@ (80019d8 <__aeabi_dmul+0x314>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d031      	beq.n	800178c <__aeabi_dmul+0xc8>
 8001728:	0f72      	lsrs	r2, r6, #29
 800172a:	00e4      	lsls	r4, r4, #3
 800172c:	4322      	orrs	r2, r4
 800172e:	2480      	movs	r4, #128	@ 0x80
 8001730:	0424      	lsls	r4, r4, #16
 8001732:	4314      	orrs	r4, r2
 8001734:	4aa9      	ldr	r2, [pc, #676]	@ (80019dc <__aeabi_dmul+0x318>)
 8001736:	00f0      	lsls	r0, r6, #3
 8001738:	4694      	mov	ip, r2
 800173a:	4463      	add	r3, ip
 800173c:	195b      	adds	r3, r3, r5
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	9201      	str	r2, [sp, #4]
 8001742:	4642      	mov	r2, r8
 8001744:	2600      	movs	r6, #0
 8001746:	2a0a      	cmp	r2, #10
 8001748:	dc42      	bgt.n	80017d0 <__aeabi_dmul+0x10c>
 800174a:	465a      	mov	r2, fp
 800174c:	9900      	ldr	r1, [sp, #0]
 800174e:	404a      	eors	r2, r1
 8001750:	4693      	mov	fp, r2
 8001752:	4642      	mov	r2, r8
 8001754:	2a02      	cmp	r2, #2
 8001756:	dc32      	bgt.n	80017be <__aeabi_dmul+0xfa>
 8001758:	3a01      	subs	r2, #1
 800175a:	2a01      	cmp	r2, #1
 800175c:	d900      	bls.n	8001760 <__aeabi_dmul+0x9c>
 800175e:	e149      	b.n	80019f4 <__aeabi_dmul+0x330>
 8001760:	2e02      	cmp	r6, #2
 8001762:	d100      	bne.n	8001766 <__aeabi_dmul+0xa2>
 8001764:	e0ca      	b.n	80018fc <__aeabi_dmul+0x238>
 8001766:	2e01      	cmp	r6, #1
 8001768:	d13d      	bne.n	80017e6 <__aeabi_dmul+0x122>
 800176a:	2300      	movs	r3, #0
 800176c:	2400      	movs	r4, #0
 800176e:	2200      	movs	r2, #0
 8001770:	0010      	movs	r0, r2
 8001772:	465a      	mov	r2, fp
 8001774:	051b      	lsls	r3, r3, #20
 8001776:	4323      	orrs	r3, r4
 8001778:	07d2      	lsls	r2, r2, #31
 800177a:	4313      	orrs	r3, r2
 800177c:	0019      	movs	r1, r3
 800177e:	b007      	add	sp, #28
 8001780:	bcf0      	pop	{r4, r5, r6, r7}
 8001782:	46bb      	mov	fp, r7
 8001784:	46b2      	mov	sl, r6
 8001786:	46a9      	mov	r9, r5
 8001788:	46a0      	mov	r8, r4
 800178a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800178c:	4b92      	ldr	r3, [pc, #584]	@ (80019d8 <__aeabi_dmul+0x314>)
 800178e:	4326      	orrs	r6, r4
 8001790:	18eb      	adds	r3, r5, r3
 8001792:	2e00      	cmp	r6, #0
 8001794:	d100      	bne.n	8001798 <__aeabi_dmul+0xd4>
 8001796:	e0bb      	b.n	8001910 <__aeabi_dmul+0x24c>
 8001798:	2203      	movs	r2, #3
 800179a:	4641      	mov	r1, r8
 800179c:	4311      	orrs	r1, r2
 800179e:	465a      	mov	r2, fp
 80017a0:	4688      	mov	r8, r1
 80017a2:	9900      	ldr	r1, [sp, #0]
 80017a4:	404a      	eors	r2, r1
 80017a6:	2180      	movs	r1, #128	@ 0x80
 80017a8:	0109      	lsls	r1, r1, #4
 80017aa:	468c      	mov	ip, r1
 80017ac:	0029      	movs	r1, r5
 80017ae:	4461      	add	r1, ip
 80017b0:	9101      	str	r1, [sp, #4]
 80017b2:	4641      	mov	r1, r8
 80017b4:	290a      	cmp	r1, #10
 80017b6:	dd00      	ble.n	80017ba <__aeabi_dmul+0xf6>
 80017b8:	e233      	b.n	8001c22 <__aeabi_dmul+0x55e>
 80017ba:	4693      	mov	fp, r2
 80017bc:	2603      	movs	r6, #3
 80017be:	4642      	mov	r2, r8
 80017c0:	2701      	movs	r7, #1
 80017c2:	4097      	lsls	r7, r2
 80017c4:	21a6      	movs	r1, #166	@ 0xa6
 80017c6:	003a      	movs	r2, r7
 80017c8:	00c9      	lsls	r1, r1, #3
 80017ca:	400a      	ands	r2, r1
 80017cc:	420f      	tst	r7, r1
 80017ce:	d031      	beq.n	8001834 <__aeabi_dmul+0x170>
 80017d0:	9e02      	ldr	r6, [sp, #8]
 80017d2:	2e02      	cmp	r6, #2
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dmul+0x114>
 80017d6:	e235      	b.n	8001c44 <__aeabi_dmul+0x580>
 80017d8:	2e03      	cmp	r6, #3
 80017da:	d100      	bne.n	80017de <__aeabi_dmul+0x11a>
 80017dc:	e1d2      	b.n	8001b84 <__aeabi_dmul+0x4c0>
 80017de:	4654      	mov	r4, sl
 80017e0:	4648      	mov	r0, r9
 80017e2:	2e01      	cmp	r6, #1
 80017e4:	d0c1      	beq.n	800176a <__aeabi_dmul+0xa6>
 80017e6:	9a01      	ldr	r2, [sp, #4]
 80017e8:	4b7d      	ldr	r3, [pc, #500]	@ (80019e0 <__aeabi_dmul+0x31c>)
 80017ea:	4694      	mov	ip, r2
 80017ec:	4463      	add	r3, ip
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	dc00      	bgt.n	80017f4 <__aeabi_dmul+0x130>
 80017f2:	e0c0      	b.n	8001976 <__aeabi_dmul+0x2b2>
 80017f4:	0742      	lsls	r2, r0, #29
 80017f6:	d009      	beq.n	800180c <__aeabi_dmul+0x148>
 80017f8:	220f      	movs	r2, #15
 80017fa:	4002      	ands	r2, r0
 80017fc:	2a04      	cmp	r2, #4
 80017fe:	d005      	beq.n	800180c <__aeabi_dmul+0x148>
 8001800:	1d02      	adds	r2, r0, #4
 8001802:	4282      	cmp	r2, r0
 8001804:	4180      	sbcs	r0, r0
 8001806:	4240      	negs	r0, r0
 8001808:	1824      	adds	r4, r4, r0
 800180a:	0010      	movs	r0, r2
 800180c:	01e2      	lsls	r2, r4, #7
 800180e:	d506      	bpl.n	800181e <__aeabi_dmul+0x15a>
 8001810:	4b74      	ldr	r3, [pc, #464]	@ (80019e4 <__aeabi_dmul+0x320>)
 8001812:	9a01      	ldr	r2, [sp, #4]
 8001814:	401c      	ands	r4, r3
 8001816:	2380      	movs	r3, #128	@ 0x80
 8001818:	4694      	mov	ip, r2
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	4463      	add	r3, ip
 800181e:	4a72      	ldr	r2, [pc, #456]	@ (80019e8 <__aeabi_dmul+0x324>)
 8001820:	4293      	cmp	r3, r2
 8001822:	dc6b      	bgt.n	80018fc <__aeabi_dmul+0x238>
 8001824:	0762      	lsls	r2, r4, #29
 8001826:	08c0      	lsrs	r0, r0, #3
 8001828:	0264      	lsls	r4, r4, #9
 800182a:	055b      	lsls	r3, r3, #21
 800182c:	4302      	orrs	r2, r0
 800182e:	0b24      	lsrs	r4, r4, #12
 8001830:	0d5b      	lsrs	r3, r3, #21
 8001832:	e79d      	b.n	8001770 <__aeabi_dmul+0xac>
 8001834:	2190      	movs	r1, #144	@ 0x90
 8001836:	0089      	lsls	r1, r1, #2
 8001838:	420f      	tst	r7, r1
 800183a:	d163      	bne.n	8001904 <__aeabi_dmul+0x240>
 800183c:	2288      	movs	r2, #136	@ 0x88
 800183e:	423a      	tst	r2, r7
 8001840:	d100      	bne.n	8001844 <__aeabi_dmul+0x180>
 8001842:	e0d7      	b.n	80019f4 <__aeabi_dmul+0x330>
 8001844:	9b00      	ldr	r3, [sp, #0]
 8001846:	46a2      	mov	sl, r4
 8001848:	469b      	mov	fp, r3
 800184a:	4681      	mov	r9, r0
 800184c:	9602      	str	r6, [sp, #8]
 800184e:	e7bf      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001850:	0023      	movs	r3, r4
 8001852:	4333      	orrs	r3, r6
 8001854:	d100      	bne.n	8001858 <__aeabi_dmul+0x194>
 8001856:	e07f      	b.n	8001958 <__aeabi_dmul+0x294>
 8001858:	2c00      	cmp	r4, #0
 800185a:	d100      	bne.n	800185e <__aeabi_dmul+0x19a>
 800185c:	e1ad      	b.n	8001bba <__aeabi_dmul+0x4f6>
 800185e:	0020      	movs	r0, r4
 8001860:	f000 ff10 	bl	8002684 <__clzsi2>
 8001864:	0002      	movs	r2, r0
 8001866:	0003      	movs	r3, r0
 8001868:	3a0b      	subs	r2, #11
 800186a:	201d      	movs	r0, #29
 800186c:	0019      	movs	r1, r3
 800186e:	1a82      	subs	r2, r0, r2
 8001870:	0030      	movs	r0, r6
 8001872:	3908      	subs	r1, #8
 8001874:	40d0      	lsrs	r0, r2
 8001876:	408c      	lsls	r4, r1
 8001878:	4304      	orrs	r4, r0
 800187a:	0030      	movs	r0, r6
 800187c:	4088      	lsls	r0, r1
 800187e:	4a5b      	ldr	r2, [pc, #364]	@ (80019ec <__aeabi_dmul+0x328>)
 8001880:	1aeb      	subs	r3, r5, r3
 8001882:	4694      	mov	ip, r2
 8001884:	4463      	add	r3, ip
 8001886:	1c5a      	adds	r2, r3, #1
 8001888:	9201      	str	r2, [sp, #4]
 800188a:	4642      	mov	r2, r8
 800188c:	2600      	movs	r6, #0
 800188e:	2a0a      	cmp	r2, #10
 8001890:	dc00      	bgt.n	8001894 <__aeabi_dmul+0x1d0>
 8001892:	e75a      	b.n	800174a <__aeabi_dmul+0x86>
 8001894:	e79c      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001896:	4653      	mov	r3, sl
 8001898:	4303      	orrs	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	d054      	beq.n	8001948 <__aeabi_dmul+0x284>
 800189e:	4653      	mov	r3, sl
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d100      	bne.n	80018a6 <__aeabi_dmul+0x1e2>
 80018a4:	e177      	b.n	8001b96 <__aeabi_dmul+0x4d2>
 80018a6:	4650      	mov	r0, sl
 80018a8:	f000 feec 	bl	8002684 <__clzsi2>
 80018ac:	230b      	movs	r3, #11
 80018ae:	425b      	negs	r3, r3
 80018b0:	469c      	mov	ip, r3
 80018b2:	0002      	movs	r2, r0
 80018b4:	4484      	add	ip, r0
 80018b6:	0011      	movs	r1, r2
 80018b8:	4650      	mov	r0, sl
 80018ba:	3908      	subs	r1, #8
 80018bc:	4088      	lsls	r0, r1
 80018be:	231d      	movs	r3, #29
 80018c0:	4680      	mov	r8, r0
 80018c2:	4660      	mov	r0, ip
 80018c4:	1a1b      	subs	r3, r3, r0
 80018c6:	0020      	movs	r0, r4
 80018c8:	40d8      	lsrs	r0, r3
 80018ca:	0003      	movs	r3, r0
 80018cc:	4640      	mov	r0, r8
 80018ce:	4303      	orrs	r3, r0
 80018d0:	469a      	mov	sl, r3
 80018d2:	0023      	movs	r3, r4
 80018d4:	408b      	lsls	r3, r1
 80018d6:	4699      	mov	r9, r3
 80018d8:	2300      	movs	r3, #0
 80018da:	4d44      	ldr	r5, [pc, #272]	@ (80019ec <__aeabi_dmul+0x328>)
 80018dc:	4698      	mov	r8, r3
 80018de:	1aad      	subs	r5, r5, r2
 80018e0:	9302      	str	r3, [sp, #8]
 80018e2:	e715      	b.n	8001710 <__aeabi_dmul+0x4c>
 80018e4:	4652      	mov	r2, sl
 80018e6:	4302      	orrs	r2, r0
 80018e8:	4691      	mov	r9, r2
 80018ea:	d126      	bne.n	800193a <__aeabi_dmul+0x276>
 80018ec:	2200      	movs	r2, #0
 80018ee:	001d      	movs	r5, r3
 80018f0:	2302      	movs	r3, #2
 80018f2:	4692      	mov	sl, r2
 80018f4:	3208      	adds	r2, #8
 80018f6:	4690      	mov	r8, r2
 80018f8:	9302      	str	r3, [sp, #8]
 80018fa:	e709      	b.n	8001710 <__aeabi_dmul+0x4c>
 80018fc:	2400      	movs	r4, #0
 80018fe:	2200      	movs	r2, #0
 8001900:	4b35      	ldr	r3, [pc, #212]	@ (80019d8 <__aeabi_dmul+0x314>)
 8001902:	e735      	b.n	8001770 <__aeabi_dmul+0xac>
 8001904:	2300      	movs	r3, #0
 8001906:	2480      	movs	r4, #128	@ 0x80
 8001908:	469b      	mov	fp, r3
 800190a:	0324      	lsls	r4, r4, #12
 800190c:	4b32      	ldr	r3, [pc, #200]	@ (80019d8 <__aeabi_dmul+0x314>)
 800190e:	e72f      	b.n	8001770 <__aeabi_dmul+0xac>
 8001910:	2202      	movs	r2, #2
 8001912:	4641      	mov	r1, r8
 8001914:	4311      	orrs	r1, r2
 8001916:	2280      	movs	r2, #128	@ 0x80
 8001918:	0112      	lsls	r2, r2, #4
 800191a:	4694      	mov	ip, r2
 800191c:	002a      	movs	r2, r5
 800191e:	4462      	add	r2, ip
 8001920:	4688      	mov	r8, r1
 8001922:	9201      	str	r2, [sp, #4]
 8001924:	290a      	cmp	r1, #10
 8001926:	dd00      	ble.n	800192a <__aeabi_dmul+0x266>
 8001928:	e752      	b.n	80017d0 <__aeabi_dmul+0x10c>
 800192a:	465a      	mov	r2, fp
 800192c:	2000      	movs	r0, #0
 800192e:	9900      	ldr	r1, [sp, #0]
 8001930:	0004      	movs	r4, r0
 8001932:	404a      	eors	r2, r1
 8001934:	4693      	mov	fp, r2
 8001936:	2602      	movs	r6, #2
 8001938:	e70b      	b.n	8001752 <__aeabi_dmul+0x8e>
 800193a:	220c      	movs	r2, #12
 800193c:	001d      	movs	r5, r3
 800193e:	2303      	movs	r3, #3
 8001940:	4681      	mov	r9, r0
 8001942:	4690      	mov	r8, r2
 8001944:	9302      	str	r3, [sp, #8]
 8001946:	e6e3      	b.n	8001710 <__aeabi_dmul+0x4c>
 8001948:	2300      	movs	r3, #0
 800194a:	469a      	mov	sl, r3
 800194c:	3304      	adds	r3, #4
 800194e:	4698      	mov	r8, r3
 8001950:	3b03      	subs	r3, #3
 8001952:	2500      	movs	r5, #0
 8001954:	9302      	str	r3, [sp, #8]
 8001956:	e6db      	b.n	8001710 <__aeabi_dmul+0x4c>
 8001958:	4642      	mov	r2, r8
 800195a:	3301      	adds	r3, #1
 800195c:	431a      	orrs	r2, r3
 800195e:	002b      	movs	r3, r5
 8001960:	4690      	mov	r8, r2
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	9201      	str	r2, [sp, #4]
 8001966:	4642      	mov	r2, r8
 8001968:	2400      	movs	r4, #0
 800196a:	2000      	movs	r0, #0
 800196c:	2601      	movs	r6, #1
 800196e:	2a0a      	cmp	r2, #10
 8001970:	dc00      	bgt.n	8001974 <__aeabi_dmul+0x2b0>
 8001972:	e6ea      	b.n	800174a <__aeabi_dmul+0x86>
 8001974:	e72c      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001976:	2201      	movs	r2, #1
 8001978:	1ad2      	subs	r2, r2, r3
 800197a:	2a38      	cmp	r2, #56	@ 0x38
 800197c:	dd00      	ble.n	8001980 <__aeabi_dmul+0x2bc>
 800197e:	e6f4      	b.n	800176a <__aeabi_dmul+0xa6>
 8001980:	2a1f      	cmp	r2, #31
 8001982:	dc00      	bgt.n	8001986 <__aeabi_dmul+0x2c2>
 8001984:	e12a      	b.n	8001bdc <__aeabi_dmul+0x518>
 8001986:	211f      	movs	r1, #31
 8001988:	4249      	negs	r1, r1
 800198a:	1acb      	subs	r3, r1, r3
 800198c:	0021      	movs	r1, r4
 800198e:	40d9      	lsrs	r1, r3
 8001990:	000b      	movs	r3, r1
 8001992:	2a20      	cmp	r2, #32
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x2de>
 8001996:	4a16      	ldr	r2, [pc, #88]	@ (80019f0 <__aeabi_dmul+0x32c>)
 8001998:	9d01      	ldr	r5, [sp, #4]
 800199a:	4694      	mov	ip, r2
 800199c:	4465      	add	r5, ip
 800199e:	40ac      	lsls	r4, r5
 80019a0:	4320      	orrs	r0, r4
 80019a2:	1e42      	subs	r2, r0, #1
 80019a4:	4190      	sbcs	r0, r2
 80019a6:	4318      	orrs	r0, r3
 80019a8:	2307      	movs	r3, #7
 80019aa:	0019      	movs	r1, r3
 80019ac:	2400      	movs	r4, #0
 80019ae:	4001      	ands	r1, r0
 80019b0:	4203      	tst	r3, r0
 80019b2:	d00c      	beq.n	80019ce <__aeabi_dmul+0x30a>
 80019b4:	230f      	movs	r3, #15
 80019b6:	4003      	ands	r3, r0
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d100      	bne.n	80019be <__aeabi_dmul+0x2fa>
 80019bc:	e140      	b.n	8001c40 <__aeabi_dmul+0x57c>
 80019be:	1d03      	adds	r3, r0, #4
 80019c0:	4283      	cmp	r3, r0
 80019c2:	41a4      	sbcs	r4, r4
 80019c4:	0018      	movs	r0, r3
 80019c6:	4264      	negs	r4, r4
 80019c8:	0761      	lsls	r1, r4, #29
 80019ca:	0264      	lsls	r4, r4, #9
 80019cc:	0b24      	lsrs	r4, r4, #12
 80019ce:	08c2      	lsrs	r2, r0, #3
 80019d0:	2300      	movs	r3, #0
 80019d2:	430a      	orrs	r2, r1
 80019d4:	e6cc      	b.n	8001770 <__aeabi_dmul+0xac>
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	000007ff 	.word	0x000007ff
 80019dc:	fffffc01 	.word	0xfffffc01
 80019e0:	000003ff 	.word	0x000003ff
 80019e4:	feffffff 	.word	0xfeffffff
 80019e8:	000007fe 	.word	0x000007fe
 80019ec:	fffffc0d 	.word	0xfffffc0d
 80019f0:	0000043e 	.word	0x0000043e
 80019f4:	4649      	mov	r1, r9
 80019f6:	464a      	mov	r2, r9
 80019f8:	0409      	lsls	r1, r1, #16
 80019fa:	0c09      	lsrs	r1, r1, #16
 80019fc:	000d      	movs	r5, r1
 80019fe:	0c16      	lsrs	r6, r2, #16
 8001a00:	0c02      	lsrs	r2, r0, #16
 8001a02:	0400      	lsls	r0, r0, #16
 8001a04:	0c00      	lsrs	r0, r0, #16
 8001a06:	4345      	muls	r5, r0
 8001a08:	46ac      	mov	ip, r5
 8001a0a:	0005      	movs	r5, r0
 8001a0c:	4375      	muls	r5, r6
 8001a0e:	46a8      	mov	r8, r5
 8001a10:	0015      	movs	r5, r2
 8001a12:	000f      	movs	r7, r1
 8001a14:	4375      	muls	r5, r6
 8001a16:	9200      	str	r2, [sp, #0]
 8001a18:	9502      	str	r5, [sp, #8]
 8001a1a:	002a      	movs	r2, r5
 8001a1c:	9d00      	ldr	r5, [sp, #0]
 8001a1e:	436f      	muls	r7, r5
 8001a20:	4665      	mov	r5, ip
 8001a22:	0c2d      	lsrs	r5, r5, #16
 8001a24:	46a9      	mov	r9, r5
 8001a26:	4447      	add	r7, r8
 8001a28:	444f      	add	r7, r9
 8001a2a:	45b8      	cmp	r8, r7
 8001a2c:	d905      	bls.n	8001a3a <__aeabi_dmul+0x376>
 8001a2e:	0015      	movs	r5, r2
 8001a30:	2280      	movs	r2, #128	@ 0x80
 8001a32:	0252      	lsls	r2, r2, #9
 8001a34:	4690      	mov	r8, r2
 8001a36:	4445      	add	r5, r8
 8001a38:	9502      	str	r5, [sp, #8]
 8001a3a:	0c3d      	lsrs	r5, r7, #16
 8001a3c:	9503      	str	r5, [sp, #12]
 8001a3e:	4665      	mov	r5, ip
 8001a40:	042d      	lsls	r5, r5, #16
 8001a42:	043f      	lsls	r7, r7, #16
 8001a44:	0c2d      	lsrs	r5, r5, #16
 8001a46:	46ac      	mov	ip, r5
 8001a48:	003d      	movs	r5, r7
 8001a4a:	4465      	add	r5, ip
 8001a4c:	9504      	str	r5, [sp, #16]
 8001a4e:	0c25      	lsrs	r5, r4, #16
 8001a50:	0424      	lsls	r4, r4, #16
 8001a52:	0c24      	lsrs	r4, r4, #16
 8001a54:	46ac      	mov	ip, r5
 8001a56:	0025      	movs	r5, r4
 8001a58:	4375      	muls	r5, r6
 8001a5a:	46a8      	mov	r8, r5
 8001a5c:	4665      	mov	r5, ip
 8001a5e:	000f      	movs	r7, r1
 8001a60:	4369      	muls	r1, r5
 8001a62:	4441      	add	r1, r8
 8001a64:	4689      	mov	r9, r1
 8001a66:	4367      	muls	r7, r4
 8001a68:	0c39      	lsrs	r1, r7, #16
 8001a6a:	4449      	add	r1, r9
 8001a6c:	436e      	muls	r6, r5
 8001a6e:	4588      	cmp	r8, r1
 8001a70:	d903      	bls.n	8001a7a <__aeabi_dmul+0x3b6>
 8001a72:	2280      	movs	r2, #128	@ 0x80
 8001a74:	0252      	lsls	r2, r2, #9
 8001a76:	4690      	mov	r8, r2
 8001a78:	4446      	add	r6, r8
 8001a7a:	0c0d      	lsrs	r5, r1, #16
 8001a7c:	46a8      	mov	r8, r5
 8001a7e:	0035      	movs	r5, r6
 8001a80:	4445      	add	r5, r8
 8001a82:	9505      	str	r5, [sp, #20]
 8001a84:	9d03      	ldr	r5, [sp, #12]
 8001a86:	043f      	lsls	r7, r7, #16
 8001a88:	46a8      	mov	r8, r5
 8001a8a:	0c3f      	lsrs	r7, r7, #16
 8001a8c:	0409      	lsls	r1, r1, #16
 8001a8e:	19c9      	adds	r1, r1, r7
 8001a90:	4488      	add	r8, r1
 8001a92:	4645      	mov	r5, r8
 8001a94:	9503      	str	r5, [sp, #12]
 8001a96:	4655      	mov	r5, sl
 8001a98:	042e      	lsls	r6, r5, #16
 8001a9a:	0c36      	lsrs	r6, r6, #16
 8001a9c:	0c2f      	lsrs	r7, r5, #16
 8001a9e:	0035      	movs	r5, r6
 8001aa0:	4345      	muls	r5, r0
 8001aa2:	4378      	muls	r0, r7
 8001aa4:	4681      	mov	r9, r0
 8001aa6:	0038      	movs	r0, r7
 8001aa8:	46a8      	mov	r8, r5
 8001aaa:	0c2d      	lsrs	r5, r5, #16
 8001aac:	46aa      	mov	sl, r5
 8001aae:	9a00      	ldr	r2, [sp, #0]
 8001ab0:	4350      	muls	r0, r2
 8001ab2:	4372      	muls	r2, r6
 8001ab4:	444a      	add	r2, r9
 8001ab6:	4452      	add	r2, sl
 8001ab8:	4591      	cmp	r9, r2
 8001aba:	d903      	bls.n	8001ac4 <__aeabi_dmul+0x400>
 8001abc:	2580      	movs	r5, #128	@ 0x80
 8001abe:	026d      	lsls	r5, r5, #9
 8001ac0:	46a9      	mov	r9, r5
 8001ac2:	4448      	add	r0, r9
 8001ac4:	0c15      	lsrs	r5, r2, #16
 8001ac6:	46a9      	mov	r9, r5
 8001ac8:	4645      	mov	r5, r8
 8001aca:	042d      	lsls	r5, r5, #16
 8001acc:	0c2d      	lsrs	r5, r5, #16
 8001ace:	46a8      	mov	r8, r5
 8001ad0:	4665      	mov	r5, ip
 8001ad2:	437d      	muls	r5, r7
 8001ad4:	0412      	lsls	r2, r2, #16
 8001ad6:	4448      	add	r0, r9
 8001ad8:	4490      	add	r8, r2
 8001ada:	46a9      	mov	r9, r5
 8001adc:	0032      	movs	r2, r6
 8001ade:	4665      	mov	r5, ip
 8001ae0:	4362      	muls	r2, r4
 8001ae2:	436e      	muls	r6, r5
 8001ae4:	437c      	muls	r4, r7
 8001ae6:	0c17      	lsrs	r7, r2, #16
 8001ae8:	1936      	adds	r6, r6, r4
 8001aea:	19bf      	adds	r7, r7, r6
 8001aec:	42bc      	cmp	r4, r7
 8001aee:	d903      	bls.n	8001af8 <__aeabi_dmul+0x434>
 8001af0:	2480      	movs	r4, #128	@ 0x80
 8001af2:	0264      	lsls	r4, r4, #9
 8001af4:	46a4      	mov	ip, r4
 8001af6:	44e1      	add	r9, ip
 8001af8:	9c02      	ldr	r4, [sp, #8]
 8001afa:	9e03      	ldr	r6, [sp, #12]
 8001afc:	46a4      	mov	ip, r4
 8001afe:	9d05      	ldr	r5, [sp, #20]
 8001b00:	4466      	add	r6, ip
 8001b02:	428e      	cmp	r6, r1
 8001b04:	4189      	sbcs	r1, r1
 8001b06:	46ac      	mov	ip, r5
 8001b08:	0412      	lsls	r2, r2, #16
 8001b0a:	043c      	lsls	r4, r7, #16
 8001b0c:	0c12      	lsrs	r2, r2, #16
 8001b0e:	18a2      	adds	r2, r4, r2
 8001b10:	4462      	add	r2, ip
 8001b12:	4249      	negs	r1, r1
 8001b14:	1854      	adds	r4, r2, r1
 8001b16:	4446      	add	r6, r8
 8001b18:	46a4      	mov	ip, r4
 8001b1a:	4546      	cmp	r6, r8
 8001b1c:	41a4      	sbcs	r4, r4
 8001b1e:	4682      	mov	sl, r0
 8001b20:	4264      	negs	r4, r4
 8001b22:	46a0      	mov	r8, r4
 8001b24:	42aa      	cmp	r2, r5
 8001b26:	4192      	sbcs	r2, r2
 8001b28:	458c      	cmp	ip, r1
 8001b2a:	4189      	sbcs	r1, r1
 8001b2c:	44e2      	add	sl, ip
 8001b2e:	44d0      	add	r8, sl
 8001b30:	4249      	negs	r1, r1
 8001b32:	4252      	negs	r2, r2
 8001b34:	430a      	orrs	r2, r1
 8001b36:	45a0      	cmp	r8, r4
 8001b38:	41a4      	sbcs	r4, r4
 8001b3a:	4582      	cmp	sl, r0
 8001b3c:	4189      	sbcs	r1, r1
 8001b3e:	4264      	negs	r4, r4
 8001b40:	4249      	negs	r1, r1
 8001b42:	430c      	orrs	r4, r1
 8001b44:	4641      	mov	r1, r8
 8001b46:	0c3f      	lsrs	r7, r7, #16
 8001b48:	19d2      	adds	r2, r2, r7
 8001b4a:	1912      	adds	r2, r2, r4
 8001b4c:	0dcc      	lsrs	r4, r1, #23
 8001b4e:	9904      	ldr	r1, [sp, #16]
 8001b50:	0270      	lsls	r0, r6, #9
 8001b52:	4308      	orrs	r0, r1
 8001b54:	1e41      	subs	r1, r0, #1
 8001b56:	4188      	sbcs	r0, r1
 8001b58:	4641      	mov	r1, r8
 8001b5a:	444a      	add	r2, r9
 8001b5c:	0df6      	lsrs	r6, r6, #23
 8001b5e:	0252      	lsls	r2, r2, #9
 8001b60:	4330      	orrs	r0, r6
 8001b62:	0249      	lsls	r1, r1, #9
 8001b64:	4314      	orrs	r4, r2
 8001b66:	4308      	orrs	r0, r1
 8001b68:	01d2      	lsls	r2, r2, #7
 8001b6a:	d535      	bpl.n	8001bd8 <__aeabi_dmul+0x514>
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	0843      	lsrs	r3, r0, #1
 8001b70:	4002      	ands	r2, r0
 8001b72:	4313      	orrs	r3, r2
 8001b74:	07e0      	lsls	r0, r4, #31
 8001b76:	4318      	orrs	r0, r3
 8001b78:	0864      	lsrs	r4, r4, #1
 8001b7a:	e634      	b.n	80017e6 <__aeabi_dmul+0x122>
 8001b7c:	9b00      	ldr	r3, [sp, #0]
 8001b7e:	46a2      	mov	sl, r4
 8001b80:	469b      	mov	fp, r3
 8001b82:	4681      	mov	r9, r0
 8001b84:	2480      	movs	r4, #128	@ 0x80
 8001b86:	4653      	mov	r3, sl
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	431c      	orrs	r4, r3
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	464a      	mov	r2, r9
 8001b90:	4b2e      	ldr	r3, [pc, #184]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001b92:	0b24      	lsrs	r4, r4, #12
 8001b94:	e5ec      	b.n	8001770 <__aeabi_dmul+0xac>
 8001b96:	f000 fd75 	bl	8002684 <__clzsi2>
 8001b9a:	2315      	movs	r3, #21
 8001b9c:	469c      	mov	ip, r3
 8001b9e:	4484      	add	ip, r0
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	4663      	mov	r3, ip
 8001ba4:	3220      	adds	r2, #32
 8001ba6:	2b1c      	cmp	r3, #28
 8001ba8:	dc00      	bgt.n	8001bac <__aeabi_dmul+0x4e8>
 8001baa:	e684      	b.n	80018b6 <__aeabi_dmul+0x1f2>
 8001bac:	2300      	movs	r3, #0
 8001bae:	4699      	mov	r9, r3
 8001bb0:	0023      	movs	r3, r4
 8001bb2:	3808      	subs	r0, #8
 8001bb4:	4083      	lsls	r3, r0
 8001bb6:	469a      	mov	sl, r3
 8001bb8:	e68e      	b.n	80018d8 <__aeabi_dmul+0x214>
 8001bba:	f000 fd63 	bl	8002684 <__clzsi2>
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	3215      	adds	r2, #21
 8001bc4:	3320      	adds	r3, #32
 8001bc6:	2a1c      	cmp	r2, #28
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dmul+0x508>
 8001bca:	e64e      	b.n	800186a <__aeabi_dmul+0x1a6>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	0034      	movs	r4, r6
 8001bd0:	3a08      	subs	r2, #8
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	4094      	lsls	r4, r2
 8001bd6:	e652      	b.n	800187e <__aeabi_dmul+0x1ba>
 8001bd8:	9301      	str	r3, [sp, #4]
 8001bda:	e604      	b.n	80017e6 <__aeabi_dmul+0x122>
 8001bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <__aeabi_dmul+0x58c>)
 8001bde:	0021      	movs	r1, r4
 8001be0:	469c      	mov	ip, r3
 8001be2:	0003      	movs	r3, r0
 8001be4:	9d01      	ldr	r5, [sp, #4]
 8001be6:	40d3      	lsrs	r3, r2
 8001be8:	4465      	add	r5, ip
 8001bea:	40a9      	lsls	r1, r5
 8001bec:	4319      	orrs	r1, r3
 8001bee:	0003      	movs	r3, r0
 8001bf0:	40ab      	lsls	r3, r5
 8001bf2:	1e58      	subs	r0, r3, #1
 8001bf4:	4183      	sbcs	r3, r0
 8001bf6:	4319      	orrs	r1, r3
 8001bf8:	0008      	movs	r0, r1
 8001bfa:	40d4      	lsrs	r4, r2
 8001bfc:	074b      	lsls	r3, r1, #29
 8001bfe:	d009      	beq.n	8001c14 <__aeabi_dmul+0x550>
 8001c00:	230f      	movs	r3, #15
 8001c02:	400b      	ands	r3, r1
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d005      	beq.n	8001c14 <__aeabi_dmul+0x550>
 8001c08:	1d0b      	adds	r3, r1, #4
 8001c0a:	428b      	cmp	r3, r1
 8001c0c:	4180      	sbcs	r0, r0
 8001c0e:	4240      	negs	r0, r0
 8001c10:	1824      	adds	r4, r4, r0
 8001c12:	0018      	movs	r0, r3
 8001c14:	0223      	lsls	r3, r4, #8
 8001c16:	d400      	bmi.n	8001c1a <__aeabi_dmul+0x556>
 8001c18:	e6d6      	b.n	80019c8 <__aeabi_dmul+0x304>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	2400      	movs	r4, #0
 8001c1e:	2200      	movs	r2, #0
 8001c20:	e5a6      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c22:	290f      	cmp	r1, #15
 8001c24:	d1aa      	bne.n	8001b7c <__aeabi_dmul+0x4b8>
 8001c26:	2380      	movs	r3, #128	@ 0x80
 8001c28:	4652      	mov	r2, sl
 8001c2a:	031b      	lsls	r3, r3, #12
 8001c2c:	421a      	tst	r2, r3
 8001c2e:	d0a9      	beq.n	8001b84 <__aeabi_dmul+0x4c0>
 8001c30:	421c      	tst	r4, r3
 8001c32:	d1a7      	bne.n	8001b84 <__aeabi_dmul+0x4c0>
 8001c34:	431c      	orrs	r4, r3
 8001c36:	9b00      	ldr	r3, [sp, #0]
 8001c38:	0002      	movs	r2, r0
 8001c3a:	469b      	mov	fp, r3
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001c3e:	e597      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c40:	2400      	movs	r4, #0
 8001c42:	e6c1      	b.n	80019c8 <__aeabi_dmul+0x304>
 8001c44:	2400      	movs	r4, #0
 8001c46:	4b01      	ldr	r3, [pc, #4]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001c48:	0022      	movs	r2, r4
 8001c4a:	e591      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c4c:	000007ff 	.word	0x000007ff
 8001c50:	0000041e 	.word	0x0000041e

08001c54 <__aeabi_dsub>:
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c56:	464e      	mov	r6, r9
 8001c58:	4645      	mov	r5, r8
 8001c5a:	46de      	mov	lr, fp
 8001c5c:	4657      	mov	r7, sl
 8001c5e:	b5e0      	push	{r5, r6, r7, lr}
 8001c60:	b085      	sub	sp, #20
 8001c62:	9000      	str	r0, [sp, #0]
 8001c64:	9101      	str	r1, [sp, #4]
 8001c66:	030c      	lsls	r4, r1, #12
 8001c68:	004f      	lsls	r7, r1, #1
 8001c6a:	0fce      	lsrs	r6, r1, #31
 8001c6c:	0a61      	lsrs	r1, r4, #9
 8001c6e:	9c00      	ldr	r4, [sp, #0]
 8001c70:	46b0      	mov	r8, r6
 8001c72:	0f64      	lsrs	r4, r4, #29
 8001c74:	430c      	orrs	r4, r1
 8001c76:	9900      	ldr	r1, [sp, #0]
 8001c78:	0d7f      	lsrs	r7, r7, #21
 8001c7a:	00c8      	lsls	r0, r1, #3
 8001c7c:	0011      	movs	r1, r2
 8001c7e:	001a      	movs	r2, r3
 8001c80:	031b      	lsls	r3, r3, #12
 8001c82:	469c      	mov	ip, r3
 8001c84:	9100      	str	r1, [sp, #0]
 8001c86:	9201      	str	r2, [sp, #4]
 8001c88:	0051      	lsls	r1, r2, #1
 8001c8a:	0d4b      	lsrs	r3, r1, #21
 8001c8c:	4699      	mov	r9, r3
 8001c8e:	9b01      	ldr	r3, [sp, #4]
 8001c90:	9d00      	ldr	r5, [sp, #0]
 8001c92:	0fd9      	lsrs	r1, r3, #31
 8001c94:	4663      	mov	r3, ip
 8001c96:	0f6a      	lsrs	r2, r5, #29
 8001c98:	0a5b      	lsrs	r3, r3, #9
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	00ea      	lsls	r2, r5, #3
 8001c9e:	4694      	mov	ip, r2
 8001ca0:	4693      	mov	fp, r2
 8001ca2:	4ac1      	ldr	r2, [pc, #772]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001ca4:	9003      	str	r0, [sp, #12]
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	4591      	cmp	r9, r2
 8001caa:	d100      	bne.n	8001cae <__aeabi_dsub+0x5a>
 8001cac:	e0cd      	b.n	8001e4a <__aeabi_dsub+0x1f6>
 8001cae:	2501      	movs	r5, #1
 8001cb0:	4069      	eors	r1, r5
 8001cb2:	464d      	mov	r5, r9
 8001cb4:	1b7d      	subs	r5, r7, r5
 8001cb6:	46aa      	mov	sl, r5
 8001cb8:	428e      	cmp	r6, r1
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dsub+0x6a>
 8001cbc:	e080      	b.n	8001dc0 <__aeabi_dsub+0x16c>
 8001cbe:	2d00      	cmp	r5, #0
 8001cc0:	dc00      	bgt.n	8001cc4 <__aeabi_dsub+0x70>
 8001cc2:	e335      	b.n	8002330 <__aeabi_dsub+0x6dc>
 8001cc4:	4649      	mov	r1, r9
 8001cc6:	2900      	cmp	r1, #0
 8001cc8:	d100      	bne.n	8001ccc <__aeabi_dsub+0x78>
 8001cca:	e0df      	b.n	8001e8c <__aeabi_dsub+0x238>
 8001ccc:	4297      	cmp	r7, r2
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x7e>
 8001cd0:	e194      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001cd2:	4652      	mov	r2, sl
 8001cd4:	2501      	movs	r5, #1
 8001cd6:	2a38      	cmp	r2, #56	@ 0x38
 8001cd8:	dc19      	bgt.n	8001d0e <__aeabi_dsub+0xba>
 8001cda:	2280      	movs	r2, #128	@ 0x80
 8001cdc:	9b02      	ldr	r3, [sp, #8]
 8001cde:	0412      	lsls	r2, r2, #16
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	9302      	str	r3, [sp, #8]
 8001ce4:	4652      	mov	r2, sl
 8001ce6:	2a1f      	cmp	r2, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0x98>
 8001cea:	e1e3      	b.n	80020b4 <__aeabi_dsub+0x460>
 8001cec:	4653      	mov	r3, sl
 8001cee:	2220      	movs	r2, #32
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	9d02      	ldr	r5, [sp, #8]
 8001cf4:	1ad2      	subs	r2, r2, r3
 8001cf6:	4095      	lsls	r5, r2
 8001cf8:	40d9      	lsrs	r1, r3
 8001cfa:	430d      	orrs	r5, r1
 8001cfc:	4661      	mov	r1, ip
 8001cfe:	4091      	lsls	r1, r2
 8001d00:	000a      	movs	r2, r1
 8001d02:	1e51      	subs	r1, r2, #1
 8001d04:	418a      	sbcs	r2, r1
 8001d06:	4315      	orrs	r5, r2
 8001d08:	9a02      	ldr	r2, [sp, #8]
 8001d0a:	40da      	lsrs	r2, r3
 8001d0c:	1aa4      	subs	r4, r4, r2
 8001d0e:	1b45      	subs	r5, r0, r5
 8001d10:	42a8      	cmp	r0, r5
 8001d12:	4180      	sbcs	r0, r0
 8001d14:	4240      	negs	r0, r0
 8001d16:	1a24      	subs	r4, r4, r0
 8001d18:	0223      	lsls	r3, r4, #8
 8001d1a:	d400      	bmi.n	8001d1e <__aeabi_dsub+0xca>
 8001d1c:	e13d      	b.n	8001f9a <__aeabi_dsub+0x346>
 8001d1e:	0264      	lsls	r4, r4, #9
 8001d20:	0a64      	lsrs	r4, r4, #9
 8001d22:	2c00      	cmp	r4, #0
 8001d24:	d100      	bne.n	8001d28 <__aeabi_dsub+0xd4>
 8001d26:	e147      	b.n	8001fb8 <__aeabi_dsub+0x364>
 8001d28:	0020      	movs	r0, r4
 8001d2a:	f000 fcab 	bl	8002684 <__clzsi2>
 8001d2e:	0003      	movs	r3, r0
 8001d30:	3b08      	subs	r3, #8
 8001d32:	2120      	movs	r1, #32
 8001d34:	0028      	movs	r0, r5
 8001d36:	1aca      	subs	r2, r1, r3
 8001d38:	40d0      	lsrs	r0, r2
 8001d3a:	409c      	lsls	r4, r3
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	409d      	lsls	r5, r3
 8001d40:	4322      	orrs	r2, r4
 8001d42:	429f      	cmp	r7, r3
 8001d44:	dd00      	ble.n	8001d48 <__aeabi_dsub+0xf4>
 8001d46:	e177      	b.n	8002038 <__aeabi_dsub+0x3e4>
 8001d48:	1bd8      	subs	r0, r3, r7
 8001d4a:	3001      	adds	r0, #1
 8001d4c:	1a09      	subs	r1, r1, r0
 8001d4e:	002c      	movs	r4, r5
 8001d50:	408d      	lsls	r5, r1
 8001d52:	40c4      	lsrs	r4, r0
 8001d54:	1e6b      	subs	r3, r5, #1
 8001d56:	419d      	sbcs	r5, r3
 8001d58:	0013      	movs	r3, r2
 8001d5a:	40c2      	lsrs	r2, r0
 8001d5c:	408b      	lsls	r3, r1
 8001d5e:	4325      	orrs	r5, r4
 8001d60:	2700      	movs	r7, #0
 8001d62:	0014      	movs	r4, r2
 8001d64:	431d      	orrs	r5, r3
 8001d66:	076b      	lsls	r3, r5, #29
 8001d68:	d009      	beq.n	8001d7e <__aeabi_dsub+0x12a>
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	402b      	ands	r3, r5
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d005      	beq.n	8001d7e <__aeabi_dsub+0x12a>
 8001d72:	1d2b      	adds	r3, r5, #4
 8001d74:	42ab      	cmp	r3, r5
 8001d76:	41ad      	sbcs	r5, r5
 8001d78:	426d      	negs	r5, r5
 8001d7a:	1964      	adds	r4, r4, r5
 8001d7c:	001d      	movs	r5, r3
 8001d7e:	0223      	lsls	r3, r4, #8
 8001d80:	d400      	bmi.n	8001d84 <__aeabi_dsub+0x130>
 8001d82:	e140      	b.n	8002006 <__aeabi_dsub+0x3b2>
 8001d84:	4a88      	ldr	r2, [pc, #544]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001d86:	3701      	adds	r7, #1
 8001d88:	4297      	cmp	r7, r2
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x13a>
 8001d8c:	e101      	b.n	8001f92 <__aeabi_dsub+0x33e>
 8001d8e:	2601      	movs	r6, #1
 8001d90:	4643      	mov	r3, r8
 8001d92:	4986      	ldr	r1, [pc, #536]	@ (8001fac <__aeabi_dsub+0x358>)
 8001d94:	08ed      	lsrs	r5, r5, #3
 8001d96:	4021      	ands	r1, r4
 8001d98:	074a      	lsls	r2, r1, #29
 8001d9a:	432a      	orrs	r2, r5
 8001d9c:	057c      	lsls	r4, r7, #21
 8001d9e:	024d      	lsls	r5, r1, #9
 8001da0:	0b2d      	lsrs	r5, r5, #12
 8001da2:	0d64      	lsrs	r4, r4, #21
 8001da4:	401e      	ands	r6, r3
 8001da6:	0524      	lsls	r4, r4, #20
 8001da8:	432c      	orrs	r4, r5
 8001daa:	07f6      	lsls	r6, r6, #31
 8001dac:	4334      	orrs	r4, r6
 8001dae:	0010      	movs	r0, r2
 8001db0:	0021      	movs	r1, r4
 8001db2:	b005      	add	sp, #20
 8001db4:	bcf0      	pop	{r4, r5, r6, r7}
 8001db6:	46bb      	mov	fp, r7
 8001db8:	46b2      	mov	sl, r6
 8001dba:	46a9      	mov	r9, r5
 8001dbc:	46a0      	mov	r8, r4
 8001dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dc0:	2d00      	cmp	r5, #0
 8001dc2:	dc00      	bgt.n	8001dc6 <__aeabi_dsub+0x172>
 8001dc4:	e2d0      	b.n	8002368 <__aeabi_dsub+0x714>
 8001dc6:	4649      	mov	r1, r9
 8001dc8:	2900      	cmp	r1, #0
 8001dca:	d000      	beq.n	8001dce <__aeabi_dsub+0x17a>
 8001dcc:	e0d4      	b.n	8001f78 <__aeabi_dsub+0x324>
 8001dce:	4661      	mov	r1, ip
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4319      	orrs	r1, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x184>
 8001dd6:	e12b      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8001dd8:	1e69      	subs	r1, r5, #1
 8001dda:	2d01      	cmp	r5, #1
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_dsub+0x18c>
 8001dde:	e1d9      	b.n	8002194 <__aeabi_dsub+0x540>
 8001de0:	4295      	cmp	r5, r2
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x192>
 8001de4:	e10a      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001de6:	2501      	movs	r5, #1
 8001de8:	2938      	cmp	r1, #56	@ 0x38
 8001dea:	dc17      	bgt.n	8001e1c <__aeabi_dsub+0x1c8>
 8001dec:	468a      	mov	sl, r1
 8001dee:	4653      	mov	r3, sl
 8001df0:	2b1f      	cmp	r3, #31
 8001df2:	dd00      	ble.n	8001df6 <__aeabi_dsub+0x1a2>
 8001df4:	e1e7      	b.n	80021c6 <__aeabi_dsub+0x572>
 8001df6:	2220      	movs	r2, #32
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	9b02      	ldr	r3, [sp, #8]
 8001dfc:	4661      	mov	r1, ip
 8001dfe:	4093      	lsls	r3, r2
 8001e00:	001d      	movs	r5, r3
 8001e02:	4653      	mov	r3, sl
 8001e04:	40d9      	lsrs	r1, r3
 8001e06:	4663      	mov	r3, ip
 8001e08:	4093      	lsls	r3, r2
 8001e0a:	001a      	movs	r2, r3
 8001e0c:	430d      	orrs	r5, r1
 8001e0e:	1e51      	subs	r1, r2, #1
 8001e10:	418a      	sbcs	r2, r1
 8001e12:	4653      	mov	r3, sl
 8001e14:	4315      	orrs	r5, r2
 8001e16:	9a02      	ldr	r2, [sp, #8]
 8001e18:	40da      	lsrs	r2, r3
 8001e1a:	18a4      	adds	r4, r4, r2
 8001e1c:	182d      	adds	r5, r5, r0
 8001e1e:	4285      	cmp	r5, r0
 8001e20:	4180      	sbcs	r0, r0
 8001e22:	4240      	negs	r0, r0
 8001e24:	1824      	adds	r4, r4, r0
 8001e26:	0223      	lsls	r3, r4, #8
 8001e28:	d400      	bmi.n	8001e2c <__aeabi_dsub+0x1d8>
 8001e2a:	e0b6      	b.n	8001f9a <__aeabi_dsub+0x346>
 8001e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001e2e:	3701      	adds	r7, #1
 8001e30:	429f      	cmp	r7, r3
 8001e32:	d100      	bne.n	8001e36 <__aeabi_dsub+0x1e2>
 8001e34:	e0ad      	b.n	8001f92 <__aeabi_dsub+0x33e>
 8001e36:	2101      	movs	r1, #1
 8001e38:	4b5c      	ldr	r3, [pc, #368]	@ (8001fac <__aeabi_dsub+0x358>)
 8001e3a:	086a      	lsrs	r2, r5, #1
 8001e3c:	401c      	ands	r4, r3
 8001e3e:	4029      	ands	r1, r5
 8001e40:	430a      	orrs	r2, r1
 8001e42:	07e5      	lsls	r5, r4, #31
 8001e44:	4315      	orrs	r5, r2
 8001e46:	0864      	lsrs	r4, r4, #1
 8001e48:	e78d      	b.n	8001d66 <__aeabi_dsub+0x112>
 8001e4a:	4a59      	ldr	r2, [pc, #356]	@ (8001fb0 <__aeabi_dsub+0x35c>)
 8001e4c:	9b02      	ldr	r3, [sp, #8]
 8001e4e:	4692      	mov	sl, r2
 8001e50:	4662      	mov	r2, ip
 8001e52:	44ba      	add	sl, r7
 8001e54:	431a      	orrs	r2, r3
 8001e56:	d02c      	beq.n	8001eb2 <__aeabi_dsub+0x25e>
 8001e58:	428e      	cmp	r6, r1
 8001e5a:	d02e      	beq.n	8001eba <__aeabi_dsub+0x266>
 8001e5c:	4652      	mov	r2, sl
 8001e5e:	2a00      	cmp	r2, #0
 8001e60:	d060      	beq.n	8001f24 <__aeabi_dsub+0x2d0>
 8001e62:	2f00      	cmp	r7, #0
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x214>
 8001e66:	e0db      	b.n	8002020 <__aeabi_dsub+0x3cc>
 8001e68:	4663      	mov	r3, ip
 8001e6a:	000e      	movs	r6, r1
 8001e6c:	9c02      	ldr	r4, [sp, #8]
 8001e6e:	08d8      	lsrs	r0, r3, #3
 8001e70:	0762      	lsls	r2, r4, #29
 8001e72:	4302      	orrs	r2, r0
 8001e74:	08e4      	lsrs	r4, r4, #3
 8001e76:	0013      	movs	r3, r2
 8001e78:	4323      	orrs	r3, r4
 8001e7a:	d100      	bne.n	8001e7e <__aeabi_dsub+0x22a>
 8001e7c:	e254      	b.n	8002328 <__aeabi_dsub+0x6d4>
 8001e7e:	2580      	movs	r5, #128	@ 0x80
 8001e80:	032d      	lsls	r5, r5, #12
 8001e82:	4325      	orrs	r5, r4
 8001e84:	032d      	lsls	r5, r5, #12
 8001e86:	4c48      	ldr	r4, [pc, #288]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001e88:	0b2d      	lsrs	r5, r5, #12
 8001e8a:	e78c      	b.n	8001da6 <__aeabi_dsub+0x152>
 8001e8c:	4661      	mov	r1, ip
 8001e8e:	9b02      	ldr	r3, [sp, #8]
 8001e90:	4319      	orrs	r1, r3
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x242>
 8001e94:	e0cc      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8001e96:	0029      	movs	r1, r5
 8001e98:	3901      	subs	r1, #1
 8001e9a:	2d01      	cmp	r5, #1
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x24c>
 8001e9e:	e188      	b.n	80021b2 <__aeabi_dsub+0x55e>
 8001ea0:	4295      	cmp	r5, r2
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x252>
 8001ea4:	e0aa      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001ea6:	2501      	movs	r5, #1
 8001ea8:	2938      	cmp	r1, #56	@ 0x38
 8001eaa:	dd00      	ble.n	8001eae <__aeabi_dsub+0x25a>
 8001eac:	e72f      	b.n	8001d0e <__aeabi_dsub+0xba>
 8001eae:	468a      	mov	sl, r1
 8001eb0:	e718      	b.n	8001ce4 <__aeabi_dsub+0x90>
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4051      	eors	r1, r2
 8001eb6:	428e      	cmp	r6, r1
 8001eb8:	d1d0      	bne.n	8001e5c <__aeabi_dsub+0x208>
 8001eba:	4653      	mov	r3, sl
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d100      	bne.n	8001ec2 <__aeabi_dsub+0x26e>
 8001ec0:	e0be      	b.n	8002040 <__aeabi_dsub+0x3ec>
 8001ec2:	2f00      	cmp	r7, #0
 8001ec4:	d000      	beq.n	8001ec8 <__aeabi_dsub+0x274>
 8001ec6:	e138      	b.n	800213a <__aeabi_dsub+0x4e6>
 8001ec8:	46ca      	mov	sl, r9
 8001eca:	0022      	movs	r2, r4
 8001ecc:	4302      	orrs	r2, r0
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x27e>
 8001ed0:	e1e2      	b.n	8002298 <__aeabi_dsub+0x644>
 8001ed2:	4653      	mov	r3, sl
 8001ed4:	1e59      	subs	r1, r3, #1
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d100      	bne.n	8001edc <__aeabi_dsub+0x288>
 8001eda:	e20d      	b.n	80022f8 <__aeabi_dsub+0x6a4>
 8001edc:	4a32      	ldr	r2, [pc, #200]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001ede:	4592      	cmp	sl, r2
 8001ee0:	d100      	bne.n	8001ee4 <__aeabi_dsub+0x290>
 8001ee2:	e1d2      	b.n	800228a <__aeabi_dsub+0x636>
 8001ee4:	2701      	movs	r7, #1
 8001ee6:	2938      	cmp	r1, #56	@ 0x38
 8001ee8:	dc13      	bgt.n	8001f12 <__aeabi_dsub+0x2be>
 8001eea:	291f      	cmp	r1, #31
 8001eec:	dd00      	ble.n	8001ef0 <__aeabi_dsub+0x29c>
 8001eee:	e1ee      	b.n	80022ce <__aeabi_dsub+0x67a>
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	9b02      	ldr	r3, [sp, #8]
 8001ef4:	1a52      	subs	r2, r2, r1
 8001ef6:	0025      	movs	r5, r4
 8001ef8:	0007      	movs	r7, r0
 8001efa:	469a      	mov	sl, r3
 8001efc:	40cc      	lsrs	r4, r1
 8001efe:	4090      	lsls	r0, r2
 8001f00:	4095      	lsls	r5, r2
 8001f02:	40cf      	lsrs	r7, r1
 8001f04:	44a2      	add	sl, r4
 8001f06:	1e42      	subs	r2, r0, #1
 8001f08:	4190      	sbcs	r0, r2
 8001f0a:	4653      	mov	r3, sl
 8001f0c:	432f      	orrs	r7, r5
 8001f0e:	4307      	orrs	r7, r0
 8001f10:	9302      	str	r3, [sp, #8]
 8001f12:	003d      	movs	r5, r7
 8001f14:	4465      	add	r5, ip
 8001f16:	4565      	cmp	r5, ip
 8001f18:	4192      	sbcs	r2, r2
 8001f1a:	9b02      	ldr	r3, [sp, #8]
 8001f1c:	4252      	negs	r2, r2
 8001f1e:	464f      	mov	r7, r9
 8001f20:	18d4      	adds	r4, r2, r3
 8001f22:	e780      	b.n	8001e26 <__aeabi_dsub+0x1d2>
 8001f24:	4a23      	ldr	r2, [pc, #140]	@ (8001fb4 <__aeabi_dsub+0x360>)
 8001f26:	1c7d      	adds	r5, r7, #1
 8001f28:	4215      	tst	r5, r2
 8001f2a:	d000      	beq.n	8001f2e <__aeabi_dsub+0x2da>
 8001f2c:	e0aa      	b.n	8002084 <__aeabi_dsub+0x430>
 8001f2e:	4662      	mov	r2, ip
 8001f30:	0025      	movs	r5, r4
 8001f32:	9b02      	ldr	r3, [sp, #8]
 8001f34:	4305      	orrs	r5, r0
 8001f36:	431a      	orrs	r2, r3
 8001f38:	2f00      	cmp	r7, #0
 8001f3a:	d000      	beq.n	8001f3e <__aeabi_dsub+0x2ea>
 8001f3c:	e0f5      	b.n	800212a <__aeabi_dsub+0x4d6>
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	d100      	bne.n	8001f44 <__aeabi_dsub+0x2f0>
 8001f42:	e16b      	b.n	800221c <__aeabi_dsub+0x5c8>
 8001f44:	2a00      	cmp	r2, #0
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x2f6>
 8001f48:	e152      	b.n	80021f0 <__aeabi_dsub+0x59c>
 8001f4a:	4663      	mov	r3, ip
 8001f4c:	1ac5      	subs	r5, r0, r3
 8001f4e:	9b02      	ldr	r3, [sp, #8]
 8001f50:	1ae2      	subs	r2, r4, r3
 8001f52:	42a8      	cmp	r0, r5
 8001f54:	419b      	sbcs	r3, r3
 8001f56:	425b      	negs	r3, r3
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	021a      	lsls	r2, r3, #8
 8001f5c:	d400      	bmi.n	8001f60 <__aeabi_dsub+0x30c>
 8001f5e:	e1d5      	b.n	800230c <__aeabi_dsub+0x6b8>
 8001f60:	4663      	mov	r3, ip
 8001f62:	1a1d      	subs	r5, r3, r0
 8001f64:	45ac      	cmp	ip, r5
 8001f66:	4192      	sbcs	r2, r2
 8001f68:	2601      	movs	r6, #1
 8001f6a:	9b02      	ldr	r3, [sp, #8]
 8001f6c:	4252      	negs	r2, r2
 8001f6e:	1b1c      	subs	r4, r3, r4
 8001f70:	4688      	mov	r8, r1
 8001f72:	1aa4      	subs	r4, r4, r2
 8001f74:	400e      	ands	r6, r1
 8001f76:	e6f6      	b.n	8001d66 <__aeabi_dsub+0x112>
 8001f78:	4297      	cmp	r7, r2
 8001f7a:	d03f      	beq.n	8001ffc <__aeabi_dsub+0x3a8>
 8001f7c:	4652      	mov	r2, sl
 8001f7e:	2501      	movs	r5, #1
 8001f80:	2a38      	cmp	r2, #56	@ 0x38
 8001f82:	dd00      	ble.n	8001f86 <__aeabi_dsub+0x332>
 8001f84:	e74a      	b.n	8001e1c <__aeabi_dsub+0x1c8>
 8001f86:	2280      	movs	r2, #128	@ 0x80
 8001f88:	9b02      	ldr	r3, [sp, #8]
 8001f8a:	0412      	lsls	r2, r2, #16
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	9302      	str	r3, [sp, #8]
 8001f90:	e72d      	b.n	8001dee <__aeabi_dsub+0x19a>
 8001f92:	003c      	movs	r4, r7
 8001f94:	2500      	movs	r5, #0
 8001f96:	2200      	movs	r2, #0
 8001f98:	e705      	b.n	8001da6 <__aeabi_dsub+0x152>
 8001f9a:	2307      	movs	r3, #7
 8001f9c:	402b      	ands	r3, r5
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d000      	beq.n	8001fa4 <__aeabi_dsub+0x350>
 8001fa2:	e6e2      	b.n	8001d6a <__aeabi_dsub+0x116>
 8001fa4:	e06b      	b.n	800207e <__aeabi_dsub+0x42a>
 8001fa6:	46c0      	nop			@ (mov r8, r8)
 8001fa8:	000007ff 	.word	0x000007ff
 8001fac:	ff7fffff 	.word	0xff7fffff
 8001fb0:	fffff801 	.word	0xfffff801
 8001fb4:	000007fe 	.word	0x000007fe
 8001fb8:	0028      	movs	r0, r5
 8001fba:	f000 fb63 	bl	8002684 <__clzsi2>
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	3318      	adds	r3, #24
 8001fc2:	2b1f      	cmp	r3, #31
 8001fc4:	dc00      	bgt.n	8001fc8 <__aeabi_dsub+0x374>
 8001fc6:	e6b4      	b.n	8001d32 <__aeabi_dsub+0xde>
 8001fc8:	002a      	movs	r2, r5
 8001fca:	3808      	subs	r0, #8
 8001fcc:	4082      	lsls	r2, r0
 8001fce:	429f      	cmp	r7, r3
 8001fd0:	dd00      	ble.n	8001fd4 <__aeabi_dsub+0x380>
 8001fd2:	e0b9      	b.n	8002148 <__aeabi_dsub+0x4f4>
 8001fd4:	1bdb      	subs	r3, r3, r7
 8001fd6:	1c58      	adds	r0, r3, #1
 8001fd8:	281f      	cmp	r0, #31
 8001fda:	dc00      	bgt.n	8001fde <__aeabi_dsub+0x38a>
 8001fdc:	e1a0      	b.n	8002320 <__aeabi_dsub+0x6cc>
 8001fde:	0015      	movs	r5, r2
 8001fe0:	3b1f      	subs	r3, #31
 8001fe2:	40dd      	lsrs	r5, r3
 8001fe4:	2820      	cmp	r0, #32
 8001fe6:	d005      	beq.n	8001ff4 <__aeabi_dsub+0x3a0>
 8001fe8:	2340      	movs	r3, #64	@ 0x40
 8001fea:	1a1b      	subs	r3, r3, r0
 8001fec:	409a      	lsls	r2, r3
 8001fee:	1e53      	subs	r3, r2, #1
 8001ff0:	419a      	sbcs	r2, r3
 8001ff2:	4315      	orrs	r5, r2
 8001ff4:	2307      	movs	r3, #7
 8001ff6:	2700      	movs	r7, #0
 8001ff8:	402b      	ands	r3, r5
 8001ffa:	e7d0      	b.n	8001f9e <__aeabi_dsub+0x34a>
 8001ffc:	08c0      	lsrs	r0, r0, #3
 8001ffe:	0762      	lsls	r2, r4, #29
 8002000:	4302      	orrs	r2, r0
 8002002:	08e4      	lsrs	r4, r4, #3
 8002004:	e737      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002006:	08ea      	lsrs	r2, r5, #3
 8002008:	0763      	lsls	r3, r4, #29
 800200a:	431a      	orrs	r2, r3
 800200c:	4bd3      	ldr	r3, [pc, #844]	@ (800235c <__aeabi_dsub+0x708>)
 800200e:	08e4      	lsrs	r4, r4, #3
 8002010:	429f      	cmp	r7, r3
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x3c2>
 8002014:	e72f      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002016:	0324      	lsls	r4, r4, #12
 8002018:	0b25      	lsrs	r5, r4, #12
 800201a:	057c      	lsls	r4, r7, #21
 800201c:	0d64      	lsrs	r4, r4, #21
 800201e:	e6c2      	b.n	8001da6 <__aeabi_dsub+0x152>
 8002020:	46ca      	mov	sl, r9
 8002022:	0022      	movs	r2, r4
 8002024:	4302      	orrs	r2, r0
 8002026:	d158      	bne.n	80020da <__aeabi_dsub+0x486>
 8002028:	4663      	mov	r3, ip
 800202a:	000e      	movs	r6, r1
 800202c:	9c02      	ldr	r4, [sp, #8]
 800202e:	9303      	str	r3, [sp, #12]
 8002030:	9b03      	ldr	r3, [sp, #12]
 8002032:	4657      	mov	r7, sl
 8002034:	08da      	lsrs	r2, r3, #3
 8002036:	e7e7      	b.n	8002008 <__aeabi_dsub+0x3b4>
 8002038:	4cc9      	ldr	r4, [pc, #804]	@ (8002360 <__aeabi_dsub+0x70c>)
 800203a:	1aff      	subs	r7, r7, r3
 800203c:	4014      	ands	r4, r2
 800203e:	e692      	b.n	8001d66 <__aeabi_dsub+0x112>
 8002040:	4dc8      	ldr	r5, [pc, #800]	@ (8002364 <__aeabi_dsub+0x710>)
 8002042:	1c7a      	adds	r2, r7, #1
 8002044:	422a      	tst	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x3f6>
 8002048:	e084      	b.n	8002154 <__aeabi_dsub+0x500>
 800204a:	0022      	movs	r2, r4
 800204c:	4302      	orrs	r2, r0
 800204e:	2f00      	cmp	r7, #0
 8002050:	d000      	beq.n	8002054 <__aeabi_dsub+0x400>
 8002052:	e0ef      	b.n	8002234 <__aeabi_dsub+0x5e0>
 8002054:	2a00      	cmp	r2, #0
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x406>
 8002058:	e0e5      	b.n	8002226 <__aeabi_dsub+0x5d2>
 800205a:	4662      	mov	r2, ip
 800205c:	9902      	ldr	r1, [sp, #8]
 800205e:	430a      	orrs	r2, r1
 8002060:	d100      	bne.n	8002064 <__aeabi_dsub+0x410>
 8002062:	e0c5      	b.n	80021f0 <__aeabi_dsub+0x59c>
 8002064:	4663      	mov	r3, ip
 8002066:	18c5      	adds	r5, r0, r3
 8002068:	468c      	mov	ip, r1
 800206a:	4285      	cmp	r5, r0
 800206c:	4180      	sbcs	r0, r0
 800206e:	4464      	add	r4, ip
 8002070:	4240      	negs	r0, r0
 8002072:	1824      	adds	r4, r4, r0
 8002074:	0223      	lsls	r3, r4, #8
 8002076:	d502      	bpl.n	800207e <__aeabi_dsub+0x42a>
 8002078:	4bb9      	ldr	r3, [pc, #740]	@ (8002360 <__aeabi_dsub+0x70c>)
 800207a:	3701      	adds	r7, #1
 800207c:	401c      	ands	r4, r3
 800207e:	46ba      	mov	sl, r7
 8002080:	9503      	str	r5, [sp, #12]
 8002082:	e7d5      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8002084:	4662      	mov	r2, ip
 8002086:	1a85      	subs	r5, r0, r2
 8002088:	42a8      	cmp	r0, r5
 800208a:	4192      	sbcs	r2, r2
 800208c:	4252      	negs	r2, r2
 800208e:	4691      	mov	r9, r2
 8002090:	9b02      	ldr	r3, [sp, #8]
 8002092:	1ae3      	subs	r3, r4, r3
 8002094:	001a      	movs	r2, r3
 8002096:	464b      	mov	r3, r9
 8002098:	1ad2      	subs	r2, r2, r3
 800209a:	0013      	movs	r3, r2
 800209c:	4691      	mov	r9, r2
 800209e:	021a      	lsls	r2, r3, #8
 80020a0:	d46c      	bmi.n	800217c <__aeabi_dsub+0x528>
 80020a2:	464a      	mov	r2, r9
 80020a4:	464c      	mov	r4, r9
 80020a6:	432a      	orrs	r2, r5
 80020a8:	d000      	beq.n	80020ac <__aeabi_dsub+0x458>
 80020aa:	e63a      	b.n	8001d22 <__aeabi_dsub+0xce>
 80020ac:	2600      	movs	r6, #0
 80020ae:	2400      	movs	r4, #0
 80020b0:	2500      	movs	r5, #0
 80020b2:	e678      	b.n	8001da6 <__aeabi_dsub+0x152>
 80020b4:	9902      	ldr	r1, [sp, #8]
 80020b6:	4653      	mov	r3, sl
 80020b8:	000d      	movs	r5, r1
 80020ba:	3a20      	subs	r2, #32
 80020bc:	40d5      	lsrs	r5, r2
 80020be:	2b20      	cmp	r3, #32
 80020c0:	d006      	beq.n	80020d0 <__aeabi_dsub+0x47c>
 80020c2:	2240      	movs	r2, #64	@ 0x40
 80020c4:	1ad2      	subs	r2, r2, r3
 80020c6:	000b      	movs	r3, r1
 80020c8:	4093      	lsls	r3, r2
 80020ca:	4662      	mov	r2, ip
 80020cc:	431a      	orrs	r2, r3
 80020ce:	4693      	mov	fp, r2
 80020d0:	465b      	mov	r3, fp
 80020d2:	1e5a      	subs	r2, r3, #1
 80020d4:	4193      	sbcs	r3, r2
 80020d6:	431d      	orrs	r5, r3
 80020d8:	e619      	b.n	8001d0e <__aeabi_dsub+0xba>
 80020da:	4653      	mov	r3, sl
 80020dc:	1e5a      	subs	r2, r3, #1
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d100      	bne.n	80020e4 <__aeabi_dsub+0x490>
 80020e2:	e0c6      	b.n	8002272 <__aeabi_dsub+0x61e>
 80020e4:	4e9d      	ldr	r6, [pc, #628]	@ (800235c <__aeabi_dsub+0x708>)
 80020e6:	45b2      	cmp	sl, r6
 80020e8:	d100      	bne.n	80020ec <__aeabi_dsub+0x498>
 80020ea:	e6bd      	b.n	8001e68 <__aeabi_dsub+0x214>
 80020ec:	4688      	mov	r8, r1
 80020ee:	000e      	movs	r6, r1
 80020f0:	2501      	movs	r5, #1
 80020f2:	2a38      	cmp	r2, #56	@ 0x38
 80020f4:	dc10      	bgt.n	8002118 <__aeabi_dsub+0x4c4>
 80020f6:	2a1f      	cmp	r2, #31
 80020f8:	dc7f      	bgt.n	80021fa <__aeabi_dsub+0x5a6>
 80020fa:	2120      	movs	r1, #32
 80020fc:	0025      	movs	r5, r4
 80020fe:	1a89      	subs	r1, r1, r2
 8002100:	0007      	movs	r7, r0
 8002102:	4088      	lsls	r0, r1
 8002104:	408d      	lsls	r5, r1
 8002106:	40d7      	lsrs	r7, r2
 8002108:	40d4      	lsrs	r4, r2
 800210a:	1e41      	subs	r1, r0, #1
 800210c:	4188      	sbcs	r0, r1
 800210e:	9b02      	ldr	r3, [sp, #8]
 8002110:	433d      	orrs	r5, r7
 8002112:	1b1b      	subs	r3, r3, r4
 8002114:	4305      	orrs	r5, r0
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	4662      	mov	r2, ip
 800211a:	1b55      	subs	r5, r2, r5
 800211c:	45ac      	cmp	ip, r5
 800211e:	4192      	sbcs	r2, r2
 8002120:	9b02      	ldr	r3, [sp, #8]
 8002122:	4252      	negs	r2, r2
 8002124:	464f      	mov	r7, r9
 8002126:	1a9c      	subs	r4, r3, r2
 8002128:	e5f6      	b.n	8001d18 <__aeabi_dsub+0xc4>
 800212a:	2d00      	cmp	r5, #0
 800212c:	d000      	beq.n	8002130 <__aeabi_dsub+0x4dc>
 800212e:	e0b7      	b.n	80022a0 <__aeabi_dsub+0x64c>
 8002130:	2a00      	cmp	r2, #0
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x4e2>
 8002134:	e0f0      	b.n	8002318 <__aeabi_dsub+0x6c4>
 8002136:	2601      	movs	r6, #1
 8002138:	400e      	ands	r6, r1
 800213a:	4663      	mov	r3, ip
 800213c:	9802      	ldr	r0, [sp, #8]
 800213e:	08d9      	lsrs	r1, r3, #3
 8002140:	0742      	lsls	r2, r0, #29
 8002142:	430a      	orrs	r2, r1
 8002144:	08c4      	lsrs	r4, r0, #3
 8002146:	e696      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002148:	4c85      	ldr	r4, [pc, #532]	@ (8002360 <__aeabi_dsub+0x70c>)
 800214a:	1aff      	subs	r7, r7, r3
 800214c:	4014      	ands	r4, r2
 800214e:	0762      	lsls	r2, r4, #29
 8002150:	08e4      	lsrs	r4, r4, #3
 8002152:	e760      	b.n	8002016 <__aeabi_dsub+0x3c2>
 8002154:	4981      	ldr	r1, [pc, #516]	@ (800235c <__aeabi_dsub+0x708>)
 8002156:	428a      	cmp	r2, r1
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x508>
 800215a:	e0c9      	b.n	80022f0 <__aeabi_dsub+0x69c>
 800215c:	4663      	mov	r3, ip
 800215e:	18c1      	adds	r1, r0, r3
 8002160:	4281      	cmp	r1, r0
 8002162:	4180      	sbcs	r0, r0
 8002164:	9b02      	ldr	r3, [sp, #8]
 8002166:	4240      	negs	r0, r0
 8002168:	18e3      	adds	r3, r4, r3
 800216a:	181b      	adds	r3, r3, r0
 800216c:	07dd      	lsls	r5, r3, #31
 800216e:	085c      	lsrs	r4, r3, #1
 8002170:	2307      	movs	r3, #7
 8002172:	0849      	lsrs	r1, r1, #1
 8002174:	430d      	orrs	r5, r1
 8002176:	0017      	movs	r7, r2
 8002178:	402b      	ands	r3, r5
 800217a:	e710      	b.n	8001f9e <__aeabi_dsub+0x34a>
 800217c:	4663      	mov	r3, ip
 800217e:	1a1d      	subs	r5, r3, r0
 8002180:	45ac      	cmp	ip, r5
 8002182:	4192      	sbcs	r2, r2
 8002184:	2601      	movs	r6, #1
 8002186:	9b02      	ldr	r3, [sp, #8]
 8002188:	4252      	negs	r2, r2
 800218a:	1b1c      	subs	r4, r3, r4
 800218c:	4688      	mov	r8, r1
 800218e:	1aa4      	subs	r4, r4, r2
 8002190:	400e      	ands	r6, r1
 8002192:	e5c6      	b.n	8001d22 <__aeabi_dsub+0xce>
 8002194:	4663      	mov	r3, ip
 8002196:	18c5      	adds	r5, r0, r3
 8002198:	9b02      	ldr	r3, [sp, #8]
 800219a:	4285      	cmp	r5, r0
 800219c:	4180      	sbcs	r0, r0
 800219e:	469c      	mov	ip, r3
 80021a0:	4240      	negs	r0, r0
 80021a2:	4464      	add	r4, ip
 80021a4:	1824      	adds	r4, r4, r0
 80021a6:	2701      	movs	r7, #1
 80021a8:	0223      	lsls	r3, r4, #8
 80021aa:	d400      	bmi.n	80021ae <__aeabi_dsub+0x55a>
 80021ac:	e6f5      	b.n	8001f9a <__aeabi_dsub+0x346>
 80021ae:	2702      	movs	r7, #2
 80021b0:	e641      	b.n	8001e36 <__aeabi_dsub+0x1e2>
 80021b2:	4663      	mov	r3, ip
 80021b4:	1ac5      	subs	r5, r0, r3
 80021b6:	42a8      	cmp	r0, r5
 80021b8:	4180      	sbcs	r0, r0
 80021ba:	9b02      	ldr	r3, [sp, #8]
 80021bc:	4240      	negs	r0, r0
 80021be:	1ae4      	subs	r4, r4, r3
 80021c0:	2701      	movs	r7, #1
 80021c2:	1a24      	subs	r4, r4, r0
 80021c4:	e5a8      	b.n	8001d18 <__aeabi_dsub+0xc4>
 80021c6:	9d02      	ldr	r5, [sp, #8]
 80021c8:	4652      	mov	r2, sl
 80021ca:	002b      	movs	r3, r5
 80021cc:	3a20      	subs	r2, #32
 80021ce:	40d3      	lsrs	r3, r2
 80021d0:	0019      	movs	r1, r3
 80021d2:	4653      	mov	r3, sl
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	d006      	beq.n	80021e6 <__aeabi_dsub+0x592>
 80021d8:	2240      	movs	r2, #64	@ 0x40
 80021da:	1ad2      	subs	r2, r2, r3
 80021dc:	002b      	movs	r3, r5
 80021de:	4093      	lsls	r3, r2
 80021e0:	4662      	mov	r2, ip
 80021e2:	431a      	orrs	r2, r3
 80021e4:	4693      	mov	fp, r2
 80021e6:	465d      	mov	r5, fp
 80021e8:	1e6b      	subs	r3, r5, #1
 80021ea:	419d      	sbcs	r5, r3
 80021ec:	430d      	orrs	r5, r1
 80021ee:	e615      	b.n	8001e1c <__aeabi_dsub+0x1c8>
 80021f0:	0762      	lsls	r2, r4, #29
 80021f2:	08c0      	lsrs	r0, r0, #3
 80021f4:	4302      	orrs	r2, r0
 80021f6:	08e4      	lsrs	r4, r4, #3
 80021f8:	e70d      	b.n	8002016 <__aeabi_dsub+0x3c2>
 80021fa:	0011      	movs	r1, r2
 80021fc:	0027      	movs	r7, r4
 80021fe:	3920      	subs	r1, #32
 8002200:	40cf      	lsrs	r7, r1
 8002202:	2a20      	cmp	r2, #32
 8002204:	d005      	beq.n	8002212 <__aeabi_dsub+0x5be>
 8002206:	2140      	movs	r1, #64	@ 0x40
 8002208:	1a8a      	subs	r2, r1, r2
 800220a:	4094      	lsls	r4, r2
 800220c:	0025      	movs	r5, r4
 800220e:	4305      	orrs	r5, r0
 8002210:	9503      	str	r5, [sp, #12]
 8002212:	9d03      	ldr	r5, [sp, #12]
 8002214:	1e6a      	subs	r2, r5, #1
 8002216:	4195      	sbcs	r5, r2
 8002218:	433d      	orrs	r5, r7
 800221a:	e77d      	b.n	8002118 <__aeabi_dsub+0x4c4>
 800221c:	2a00      	cmp	r2, #0
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x5ce>
 8002220:	e744      	b.n	80020ac <__aeabi_dsub+0x458>
 8002222:	2601      	movs	r6, #1
 8002224:	400e      	ands	r6, r1
 8002226:	4663      	mov	r3, ip
 8002228:	08d9      	lsrs	r1, r3, #3
 800222a:	9b02      	ldr	r3, [sp, #8]
 800222c:	075a      	lsls	r2, r3, #29
 800222e:	430a      	orrs	r2, r1
 8002230:	08dc      	lsrs	r4, r3, #3
 8002232:	e6f0      	b.n	8002016 <__aeabi_dsub+0x3c2>
 8002234:	2a00      	cmp	r2, #0
 8002236:	d028      	beq.n	800228a <__aeabi_dsub+0x636>
 8002238:	4662      	mov	r2, ip
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08c0      	lsrs	r0, r0, #3
 800223e:	433a      	orrs	r2, r7
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x5f0>
 8002242:	e6dc      	b.n	8001ffe <__aeabi_dsub+0x3aa>
 8002244:	0762      	lsls	r2, r4, #29
 8002246:	4310      	orrs	r0, r2
 8002248:	2280      	movs	r2, #128	@ 0x80
 800224a:	08e4      	lsrs	r4, r4, #3
 800224c:	0312      	lsls	r2, r2, #12
 800224e:	4214      	tst	r4, r2
 8002250:	d009      	beq.n	8002266 <__aeabi_dsub+0x612>
 8002252:	08fd      	lsrs	r5, r7, #3
 8002254:	4215      	tst	r5, r2
 8002256:	d106      	bne.n	8002266 <__aeabi_dsub+0x612>
 8002258:	4663      	mov	r3, ip
 800225a:	2601      	movs	r6, #1
 800225c:	002c      	movs	r4, r5
 800225e:	08d8      	lsrs	r0, r3, #3
 8002260:	077b      	lsls	r3, r7, #29
 8002262:	4318      	orrs	r0, r3
 8002264:	400e      	ands	r6, r1
 8002266:	0f42      	lsrs	r2, r0, #29
 8002268:	00c0      	lsls	r0, r0, #3
 800226a:	08c0      	lsrs	r0, r0, #3
 800226c:	0752      	lsls	r2, r2, #29
 800226e:	4302      	orrs	r2, r0
 8002270:	e601      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002272:	4663      	mov	r3, ip
 8002274:	1a1d      	subs	r5, r3, r0
 8002276:	45ac      	cmp	ip, r5
 8002278:	4192      	sbcs	r2, r2
 800227a:	9b02      	ldr	r3, [sp, #8]
 800227c:	4252      	negs	r2, r2
 800227e:	1b1c      	subs	r4, r3, r4
 8002280:	000e      	movs	r6, r1
 8002282:	4688      	mov	r8, r1
 8002284:	2701      	movs	r7, #1
 8002286:	1aa4      	subs	r4, r4, r2
 8002288:	e546      	b.n	8001d18 <__aeabi_dsub+0xc4>
 800228a:	4663      	mov	r3, ip
 800228c:	08d9      	lsrs	r1, r3, #3
 800228e:	9b02      	ldr	r3, [sp, #8]
 8002290:	075a      	lsls	r2, r3, #29
 8002292:	430a      	orrs	r2, r1
 8002294:	08dc      	lsrs	r4, r3, #3
 8002296:	e5ee      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002298:	4663      	mov	r3, ip
 800229a:	9c02      	ldr	r4, [sp, #8]
 800229c:	9303      	str	r3, [sp, #12]
 800229e:	e6c7      	b.n	8002030 <__aeabi_dsub+0x3dc>
 80022a0:	08c0      	lsrs	r0, r0, #3
 80022a2:	2a00      	cmp	r2, #0
 80022a4:	d100      	bne.n	80022a8 <__aeabi_dsub+0x654>
 80022a6:	e6aa      	b.n	8001ffe <__aeabi_dsub+0x3aa>
 80022a8:	0762      	lsls	r2, r4, #29
 80022aa:	4310      	orrs	r0, r2
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	08e4      	lsrs	r4, r4, #3
 80022b0:	0312      	lsls	r2, r2, #12
 80022b2:	4214      	tst	r4, r2
 80022b4:	d0d7      	beq.n	8002266 <__aeabi_dsub+0x612>
 80022b6:	9f02      	ldr	r7, [sp, #8]
 80022b8:	08fd      	lsrs	r5, r7, #3
 80022ba:	4215      	tst	r5, r2
 80022bc:	d1d3      	bne.n	8002266 <__aeabi_dsub+0x612>
 80022be:	4663      	mov	r3, ip
 80022c0:	2601      	movs	r6, #1
 80022c2:	08d8      	lsrs	r0, r3, #3
 80022c4:	077b      	lsls	r3, r7, #29
 80022c6:	002c      	movs	r4, r5
 80022c8:	4318      	orrs	r0, r3
 80022ca:	400e      	ands	r6, r1
 80022cc:	e7cb      	b.n	8002266 <__aeabi_dsub+0x612>
 80022ce:	000a      	movs	r2, r1
 80022d0:	0027      	movs	r7, r4
 80022d2:	3a20      	subs	r2, #32
 80022d4:	40d7      	lsrs	r7, r2
 80022d6:	2920      	cmp	r1, #32
 80022d8:	d005      	beq.n	80022e6 <__aeabi_dsub+0x692>
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	1a52      	subs	r2, r2, r1
 80022de:	4094      	lsls	r4, r2
 80022e0:	0025      	movs	r5, r4
 80022e2:	4305      	orrs	r5, r0
 80022e4:	9503      	str	r5, [sp, #12]
 80022e6:	9d03      	ldr	r5, [sp, #12]
 80022e8:	1e6a      	subs	r2, r5, #1
 80022ea:	4195      	sbcs	r5, r2
 80022ec:	432f      	orrs	r7, r5
 80022ee:	e610      	b.n	8001f12 <__aeabi_dsub+0x2be>
 80022f0:	0014      	movs	r4, r2
 80022f2:	2500      	movs	r5, #0
 80022f4:	2200      	movs	r2, #0
 80022f6:	e556      	b.n	8001da6 <__aeabi_dsub+0x152>
 80022f8:	9b02      	ldr	r3, [sp, #8]
 80022fa:	4460      	add	r0, ip
 80022fc:	4699      	mov	r9, r3
 80022fe:	4560      	cmp	r0, ip
 8002300:	4192      	sbcs	r2, r2
 8002302:	444c      	add	r4, r9
 8002304:	4252      	negs	r2, r2
 8002306:	0005      	movs	r5, r0
 8002308:	18a4      	adds	r4, r4, r2
 800230a:	e74c      	b.n	80021a6 <__aeabi_dsub+0x552>
 800230c:	001a      	movs	r2, r3
 800230e:	001c      	movs	r4, r3
 8002310:	432a      	orrs	r2, r5
 8002312:	d000      	beq.n	8002316 <__aeabi_dsub+0x6c2>
 8002314:	e6b3      	b.n	800207e <__aeabi_dsub+0x42a>
 8002316:	e6c9      	b.n	80020ac <__aeabi_dsub+0x458>
 8002318:	2480      	movs	r4, #128	@ 0x80
 800231a:	2600      	movs	r6, #0
 800231c:	0324      	lsls	r4, r4, #12
 800231e:	e5ae      	b.n	8001e7e <__aeabi_dsub+0x22a>
 8002320:	2120      	movs	r1, #32
 8002322:	2500      	movs	r5, #0
 8002324:	1a09      	subs	r1, r1, r0
 8002326:	e517      	b.n	8001d58 <__aeabi_dsub+0x104>
 8002328:	2200      	movs	r2, #0
 800232a:	2500      	movs	r5, #0
 800232c:	4c0b      	ldr	r4, [pc, #44]	@ (800235c <__aeabi_dsub+0x708>)
 800232e:	e53a      	b.n	8001da6 <__aeabi_dsub+0x152>
 8002330:	2d00      	cmp	r5, #0
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x6e2>
 8002334:	e5f6      	b.n	8001f24 <__aeabi_dsub+0x2d0>
 8002336:	464b      	mov	r3, r9
 8002338:	1bda      	subs	r2, r3, r7
 800233a:	4692      	mov	sl, r2
 800233c:	2f00      	cmp	r7, #0
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x6ee>
 8002340:	e66f      	b.n	8002022 <__aeabi_dsub+0x3ce>
 8002342:	2a38      	cmp	r2, #56	@ 0x38
 8002344:	dc05      	bgt.n	8002352 <__aeabi_dsub+0x6fe>
 8002346:	2680      	movs	r6, #128	@ 0x80
 8002348:	0436      	lsls	r6, r6, #16
 800234a:	4334      	orrs	r4, r6
 800234c:	4688      	mov	r8, r1
 800234e:	000e      	movs	r6, r1
 8002350:	e6d1      	b.n	80020f6 <__aeabi_dsub+0x4a2>
 8002352:	4688      	mov	r8, r1
 8002354:	000e      	movs	r6, r1
 8002356:	2501      	movs	r5, #1
 8002358:	e6de      	b.n	8002118 <__aeabi_dsub+0x4c4>
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	000007ff 	.word	0x000007ff
 8002360:	ff7fffff 	.word	0xff7fffff
 8002364:	000007fe 	.word	0x000007fe
 8002368:	2d00      	cmp	r5, #0
 800236a:	d100      	bne.n	800236e <__aeabi_dsub+0x71a>
 800236c:	e668      	b.n	8002040 <__aeabi_dsub+0x3ec>
 800236e:	464b      	mov	r3, r9
 8002370:	1bd9      	subs	r1, r3, r7
 8002372:	2f00      	cmp	r7, #0
 8002374:	d101      	bne.n	800237a <__aeabi_dsub+0x726>
 8002376:	468a      	mov	sl, r1
 8002378:	e5a7      	b.n	8001eca <__aeabi_dsub+0x276>
 800237a:	2701      	movs	r7, #1
 800237c:	2938      	cmp	r1, #56	@ 0x38
 800237e:	dd00      	ble.n	8002382 <__aeabi_dsub+0x72e>
 8002380:	e5c7      	b.n	8001f12 <__aeabi_dsub+0x2be>
 8002382:	2280      	movs	r2, #128	@ 0x80
 8002384:	0412      	lsls	r2, r2, #16
 8002386:	4314      	orrs	r4, r2
 8002388:	e5af      	b.n	8001eea <__aeabi_dsub+0x296>
 800238a:	46c0      	nop			@ (mov r8, r8)

0800238c <__aeabi_dcmpun>:
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	46c6      	mov	lr, r8
 8002390:	031e      	lsls	r6, r3, #12
 8002392:	0b36      	lsrs	r6, r6, #12
 8002394:	46b0      	mov	r8, r6
 8002396:	4e0d      	ldr	r6, [pc, #52]	@ (80023cc <__aeabi_dcmpun+0x40>)
 8002398:	030c      	lsls	r4, r1, #12
 800239a:	004d      	lsls	r5, r1, #1
 800239c:	005f      	lsls	r7, r3, #1
 800239e:	b500      	push	{lr}
 80023a0:	0b24      	lsrs	r4, r4, #12
 80023a2:	0d6d      	lsrs	r5, r5, #21
 80023a4:	0d7f      	lsrs	r7, r7, #21
 80023a6:	42b5      	cmp	r5, r6
 80023a8:	d00b      	beq.n	80023c2 <__aeabi_dcmpun+0x36>
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <__aeabi_dcmpun+0x40>)
 80023ac:	2000      	movs	r0, #0
 80023ae:	428f      	cmp	r7, r1
 80023b0:	d104      	bne.n	80023bc <__aeabi_dcmpun+0x30>
 80023b2:	4646      	mov	r6, r8
 80023b4:	4316      	orrs	r6, r2
 80023b6:	0030      	movs	r0, r6
 80023b8:	1e43      	subs	r3, r0, #1
 80023ba:	4198      	sbcs	r0, r3
 80023bc:	bc80      	pop	{r7}
 80023be:	46b8      	mov	r8, r7
 80023c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c2:	4304      	orrs	r4, r0
 80023c4:	2001      	movs	r0, #1
 80023c6:	2c00      	cmp	r4, #0
 80023c8:	d1f8      	bne.n	80023bc <__aeabi_dcmpun+0x30>
 80023ca:	e7ee      	b.n	80023aa <__aeabi_dcmpun+0x1e>
 80023cc:	000007ff 	.word	0x000007ff

080023d0 <__aeabi_d2iz>:
 80023d0:	000b      	movs	r3, r1
 80023d2:	0002      	movs	r2, r0
 80023d4:	b570      	push	{r4, r5, r6, lr}
 80023d6:	4d16      	ldr	r5, [pc, #88]	@ (8002430 <__aeabi_d2iz+0x60>)
 80023d8:	030c      	lsls	r4, r1, #12
 80023da:	b082      	sub	sp, #8
 80023dc:	0049      	lsls	r1, r1, #1
 80023de:	2000      	movs	r0, #0
 80023e0:	9200      	str	r2, [sp, #0]
 80023e2:	9301      	str	r3, [sp, #4]
 80023e4:	0b24      	lsrs	r4, r4, #12
 80023e6:	0d49      	lsrs	r1, r1, #21
 80023e8:	0fde      	lsrs	r6, r3, #31
 80023ea:	42a9      	cmp	r1, r5
 80023ec:	dd04      	ble.n	80023f8 <__aeabi_d2iz+0x28>
 80023ee:	4811      	ldr	r0, [pc, #68]	@ (8002434 <__aeabi_d2iz+0x64>)
 80023f0:	4281      	cmp	r1, r0
 80023f2:	dd03      	ble.n	80023fc <__aeabi_d2iz+0x2c>
 80023f4:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <__aeabi_d2iz+0x68>)
 80023f6:	18f0      	adds	r0, r6, r3
 80023f8:	b002      	add	sp, #8
 80023fa:	bd70      	pop	{r4, r5, r6, pc}
 80023fc:	2080      	movs	r0, #128	@ 0x80
 80023fe:	0340      	lsls	r0, r0, #13
 8002400:	4320      	orrs	r0, r4
 8002402:	4c0e      	ldr	r4, [pc, #56]	@ (800243c <__aeabi_d2iz+0x6c>)
 8002404:	1a64      	subs	r4, r4, r1
 8002406:	2c1f      	cmp	r4, #31
 8002408:	dd08      	ble.n	800241c <__aeabi_d2iz+0x4c>
 800240a:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <__aeabi_d2iz+0x70>)
 800240c:	1a5b      	subs	r3, r3, r1
 800240e:	40d8      	lsrs	r0, r3
 8002410:	0003      	movs	r3, r0
 8002412:	4258      	negs	r0, r3
 8002414:	2e00      	cmp	r6, #0
 8002416:	d1ef      	bne.n	80023f8 <__aeabi_d2iz+0x28>
 8002418:	0018      	movs	r0, r3
 800241a:	e7ed      	b.n	80023f8 <__aeabi_d2iz+0x28>
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <__aeabi_d2iz+0x74>)
 800241e:	9a00      	ldr	r2, [sp, #0]
 8002420:	469c      	mov	ip, r3
 8002422:	0003      	movs	r3, r0
 8002424:	4461      	add	r1, ip
 8002426:	408b      	lsls	r3, r1
 8002428:	40e2      	lsrs	r2, r4
 800242a:	4313      	orrs	r3, r2
 800242c:	e7f1      	b.n	8002412 <__aeabi_d2iz+0x42>
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	000003fe 	.word	0x000003fe
 8002434:	0000041d 	.word	0x0000041d
 8002438:	7fffffff 	.word	0x7fffffff
 800243c:	00000433 	.word	0x00000433
 8002440:	00000413 	.word	0x00000413
 8002444:	fffffbed 	.word	0xfffffbed

08002448 <__aeabi_i2d>:
 8002448:	b570      	push	{r4, r5, r6, lr}
 800244a:	2800      	cmp	r0, #0
 800244c:	d016      	beq.n	800247c <__aeabi_i2d+0x34>
 800244e:	17c3      	asrs	r3, r0, #31
 8002450:	18c5      	adds	r5, r0, r3
 8002452:	405d      	eors	r5, r3
 8002454:	0fc4      	lsrs	r4, r0, #31
 8002456:	0028      	movs	r0, r5
 8002458:	f000 f914 	bl	8002684 <__clzsi2>
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <__aeabi_i2d+0x58>)
 800245e:	1a1b      	subs	r3, r3, r0
 8002460:	055b      	lsls	r3, r3, #21
 8002462:	0d5b      	lsrs	r3, r3, #21
 8002464:	280a      	cmp	r0, #10
 8002466:	dc14      	bgt.n	8002492 <__aeabi_i2d+0x4a>
 8002468:	0002      	movs	r2, r0
 800246a:	002e      	movs	r6, r5
 800246c:	3215      	adds	r2, #21
 800246e:	4096      	lsls	r6, r2
 8002470:	220b      	movs	r2, #11
 8002472:	1a12      	subs	r2, r2, r0
 8002474:	40d5      	lsrs	r5, r2
 8002476:	032d      	lsls	r5, r5, #12
 8002478:	0b2d      	lsrs	r5, r5, #12
 800247a:	e003      	b.n	8002484 <__aeabi_i2d+0x3c>
 800247c:	2400      	movs	r4, #0
 800247e:	2300      	movs	r3, #0
 8002480:	2500      	movs	r5, #0
 8002482:	2600      	movs	r6, #0
 8002484:	051b      	lsls	r3, r3, #20
 8002486:	432b      	orrs	r3, r5
 8002488:	07e4      	lsls	r4, r4, #31
 800248a:	4323      	orrs	r3, r4
 800248c:	0030      	movs	r0, r6
 800248e:	0019      	movs	r1, r3
 8002490:	bd70      	pop	{r4, r5, r6, pc}
 8002492:	380b      	subs	r0, #11
 8002494:	4085      	lsls	r5, r0
 8002496:	032d      	lsls	r5, r5, #12
 8002498:	2600      	movs	r6, #0
 800249a:	0b2d      	lsrs	r5, r5, #12
 800249c:	e7f2      	b.n	8002484 <__aeabi_i2d+0x3c>
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	0000041e 	.word	0x0000041e

080024a4 <__aeabi_ui2d>:
 80024a4:	b510      	push	{r4, lr}
 80024a6:	1e04      	subs	r4, r0, #0
 80024a8:	d010      	beq.n	80024cc <__aeabi_ui2d+0x28>
 80024aa:	f000 f8eb 	bl	8002684 <__clzsi2>
 80024ae:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <__aeabi_ui2d+0x44>)
 80024b0:	1a1b      	subs	r3, r3, r0
 80024b2:	055b      	lsls	r3, r3, #21
 80024b4:	0d5b      	lsrs	r3, r3, #21
 80024b6:	280a      	cmp	r0, #10
 80024b8:	dc0f      	bgt.n	80024da <__aeabi_ui2d+0x36>
 80024ba:	220b      	movs	r2, #11
 80024bc:	0021      	movs	r1, r4
 80024be:	1a12      	subs	r2, r2, r0
 80024c0:	40d1      	lsrs	r1, r2
 80024c2:	3015      	adds	r0, #21
 80024c4:	030a      	lsls	r2, r1, #12
 80024c6:	4084      	lsls	r4, r0
 80024c8:	0b12      	lsrs	r2, r2, #12
 80024ca:	e001      	b.n	80024d0 <__aeabi_ui2d+0x2c>
 80024cc:	2300      	movs	r3, #0
 80024ce:	2200      	movs	r2, #0
 80024d0:	051b      	lsls	r3, r3, #20
 80024d2:	4313      	orrs	r3, r2
 80024d4:	0020      	movs	r0, r4
 80024d6:	0019      	movs	r1, r3
 80024d8:	bd10      	pop	{r4, pc}
 80024da:	0022      	movs	r2, r4
 80024dc:	380b      	subs	r0, #11
 80024de:	4082      	lsls	r2, r0
 80024e0:	0312      	lsls	r2, r2, #12
 80024e2:	2400      	movs	r4, #0
 80024e4:	0b12      	lsrs	r2, r2, #12
 80024e6:	e7f3      	b.n	80024d0 <__aeabi_ui2d+0x2c>
 80024e8:	0000041e 	.word	0x0000041e

080024ec <__aeabi_f2d>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0242      	lsls	r2, r0, #9
 80024f0:	0043      	lsls	r3, r0, #1
 80024f2:	0fc4      	lsrs	r4, r0, #31
 80024f4:	20fe      	movs	r0, #254	@ 0xfe
 80024f6:	0e1b      	lsrs	r3, r3, #24
 80024f8:	1c59      	adds	r1, r3, #1
 80024fa:	0a55      	lsrs	r5, r2, #9
 80024fc:	4208      	tst	r0, r1
 80024fe:	d00c      	beq.n	800251a <__aeabi_f2d+0x2e>
 8002500:	21e0      	movs	r1, #224	@ 0xe0
 8002502:	0089      	lsls	r1, r1, #2
 8002504:	468c      	mov	ip, r1
 8002506:	076d      	lsls	r5, r5, #29
 8002508:	0b12      	lsrs	r2, r2, #12
 800250a:	4463      	add	r3, ip
 800250c:	051b      	lsls	r3, r3, #20
 800250e:	4313      	orrs	r3, r2
 8002510:	07e4      	lsls	r4, r4, #31
 8002512:	4323      	orrs	r3, r4
 8002514:	0028      	movs	r0, r5
 8002516:	0019      	movs	r1, r3
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	2b00      	cmp	r3, #0
 800251c:	d114      	bne.n	8002548 <__aeabi_f2d+0x5c>
 800251e:	2d00      	cmp	r5, #0
 8002520:	d01b      	beq.n	800255a <__aeabi_f2d+0x6e>
 8002522:	0028      	movs	r0, r5
 8002524:	f000 f8ae 	bl	8002684 <__clzsi2>
 8002528:	280a      	cmp	r0, #10
 800252a:	dc1c      	bgt.n	8002566 <__aeabi_f2d+0x7a>
 800252c:	230b      	movs	r3, #11
 800252e:	002a      	movs	r2, r5
 8002530:	1a1b      	subs	r3, r3, r0
 8002532:	40da      	lsrs	r2, r3
 8002534:	0003      	movs	r3, r0
 8002536:	3315      	adds	r3, #21
 8002538:	409d      	lsls	r5, r3
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <__aeabi_f2d+0x88>)
 800253c:	0312      	lsls	r2, r2, #12
 800253e:	1a1b      	subs	r3, r3, r0
 8002540:	055b      	lsls	r3, r3, #21
 8002542:	0b12      	lsrs	r2, r2, #12
 8002544:	0d5b      	lsrs	r3, r3, #21
 8002546:	e7e1      	b.n	800250c <__aeabi_f2d+0x20>
 8002548:	2d00      	cmp	r5, #0
 800254a:	d009      	beq.n	8002560 <__aeabi_f2d+0x74>
 800254c:	0b13      	lsrs	r3, r2, #12
 800254e:	2280      	movs	r2, #128	@ 0x80
 8002550:	0312      	lsls	r2, r2, #12
 8002552:	431a      	orrs	r2, r3
 8002554:	076d      	lsls	r5, r5, #29
 8002556:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <__aeabi_f2d+0x8c>)
 8002558:	e7d8      	b.n	800250c <__aeabi_f2d+0x20>
 800255a:	2300      	movs	r3, #0
 800255c:	2200      	movs	r2, #0
 800255e:	e7d5      	b.n	800250c <__aeabi_f2d+0x20>
 8002560:	2200      	movs	r2, #0
 8002562:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <__aeabi_f2d+0x8c>)
 8002564:	e7d2      	b.n	800250c <__aeabi_f2d+0x20>
 8002566:	0003      	movs	r3, r0
 8002568:	002a      	movs	r2, r5
 800256a:	3b0b      	subs	r3, #11
 800256c:	409a      	lsls	r2, r3
 800256e:	2500      	movs	r5, #0
 8002570:	e7e3      	b.n	800253a <__aeabi_f2d+0x4e>
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	00000389 	.word	0x00000389
 8002578:	000007ff 	.word	0x000007ff

0800257c <__aeabi_d2f>:
 800257c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800257e:	004b      	lsls	r3, r1, #1
 8002580:	030f      	lsls	r7, r1, #12
 8002582:	0d5b      	lsrs	r3, r3, #21
 8002584:	4c3b      	ldr	r4, [pc, #236]	@ (8002674 <__aeabi_d2f+0xf8>)
 8002586:	0f45      	lsrs	r5, r0, #29
 8002588:	b083      	sub	sp, #12
 800258a:	0a7f      	lsrs	r7, r7, #9
 800258c:	1c5e      	adds	r6, r3, #1
 800258e:	432f      	orrs	r7, r5
 8002590:	9000      	str	r0, [sp, #0]
 8002592:	9101      	str	r1, [sp, #4]
 8002594:	0fca      	lsrs	r2, r1, #31
 8002596:	00c5      	lsls	r5, r0, #3
 8002598:	4226      	tst	r6, r4
 800259a:	d00b      	beq.n	80025b4 <__aeabi_d2f+0x38>
 800259c:	4936      	ldr	r1, [pc, #216]	@ (8002678 <__aeabi_d2f+0xfc>)
 800259e:	185c      	adds	r4, r3, r1
 80025a0:	2cfe      	cmp	r4, #254	@ 0xfe
 80025a2:	dd13      	ble.n	80025cc <__aeabi_d2f+0x50>
 80025a4:	20ff      	movs	r0, #255	@ 0xff
 80025a6:	2300      	movs	r3, #0
 80025a8:	05c0      	lsls	r0, r0, #23
 80025aa:	4318      	orrs	r0, r3
 80025ac:	07d2      	lsls	r2, r2, #31
 80025ae:	4310      	orrs	r0, r2
 80025b0:	b003      	add	sp, #12
 80025b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <__aeabi_d2f+0x42>
 80025b8:	2000      	movs	r0, #0
 80025ba:	2300      	movs	r3, #0
 80025bc:	e7f4      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025be:	433d      	orrs	r5, r7
 80025c0:	d0f0      	beq.n	80025a4 <__aeabi_d2f+0x28>
 80025c2:	2380      	movs	r3, #128	@ 0x80
 80025c4:	03db      	lsls	r3, r3, #15
 80025c6:	20ff      	movs	r0, #255	@ 0xff
 80025c8:	433b      	orrs	r3, r7
 80025ca:	e7ed      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025cc:	2c00      	cmp	r4, #0
 80025ce:	dd14      	ble.n	80025fa <__aeabi_d2f+0x7e>
 80025d0:	9b00      	ldr	r3, [sp, #0]
 80025d2:	00ff      	lsls	r7, r7, #3
 80025d4:	019b      	lsls	r3, r3, #6
 80025d6:	1e58      	subs	r0, r3, #1
 80025d8:	4183      	sbcs	r3, r0
 80025da:	0f69      	lsrs	r1, r5, #29
 80025dc:	433b      	orrs	r3, r7
 80025de:	430b      	orrs	r3, r1
 80025e0:	0759      	lsls	r1, r3, #29
 80025e2:	d041      	beq.n	8002668 <__aeabi_d2f+0xec>
 80025e4:	210f      	movs	r1, #15
 80025e6:	4019      	ands	r1, r3
 80025e8:	2904      	cmp	r1, #4
 80025ea:	d028      	beq.n	800263e <__aeabi_d2f+0xc2>
 80025ec:	3304      	adds	r3, #4
 80025ee:	0159      	lsls	r1, r3, #5
 80025f0:	d525      	bpl.n	800263e <__aeabi_d2f+0xc2>
 80025f2:	3401      	adds	r4, #1
 80025f4:	2300      	movs	r3, #0
 80025f6:	b2e0      	uxtb	r0, r4
 80025f8:	e7d6      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025fa:	0021      	movs	r1, r4
 80025fc:	3117      	adds	r1, #23
 80025fe:	dbdb      	blt.n	80025b8 <__aeabi_d2f+0x3c>
 8002600:	2180      	movs	r1, #128	@ 0x80
 8002602:	201e      	movs	r0, #30
 8002604:	0409      	lsls	r1, r1, #16
 8002606:	4339      	orrs	r1, r7
 8002608:	1b00      	subs	r0, r0, r4
 800260a:	281f      	cmp	r0, #31
 800260c:	dd1b      	ble.n	8002646 <__aeabi_d2f+0xca>
 800260e:	2602      	movs	r6, #2
 8002610:	4276      	negs	r6, r6
 8002612:	1b34      	subs	r4, r6, r4
 8002614:	000e      	movs	r6, r1
 8002616:	40e6      	lsrs	r6, r4
 8002618:	0034      	movs	r4, r6
 800261a:	2820      	cmp	r0, #32
 800261c:	d004      	beq.n	8002628 <__aeabi_d2f+0xac>
 800261e:	4817      	ldr	r0, [pc, #92]	@ (800267c <__aeabi_d2f+0x100>)
 8002620:	4684      	mov	ip, r0
 8002622:	4463      	add	r3, ip
 8002624:	4099      	lsls	r1, r3
 8002626:	430d      	orrs	r5, r1
 8002628:	002b      	movs	r3, r5
 800262a:	1e59      	subs	r1, r3, #1
 800262c:	418b      	sbcs	r3, r1
 800262e:	4323      	orrs	r3, r4
 8002630:	0759      	lsls	r1, r3, #29
 8002632:	d015      	beq.n	8002660 <__aeabi_d2f+0xe4>
 8002634:	210f      	movs	r1, #15
 8002636:	2400      	movs	r4, #0
 8002638:	4019      	ands	r1, r3
 800263a:	2904      	cmp	r1, #4
 800263c:	d117      	bne.n	800266e <__aeabi_d2f+0xf2>
 800263e:	019b      	lsls	r3, r3, #6
 8002640:	0a5b      	lsrs	r3, r3, #9
 8002642:	b2e0      	uxtb	r0, r4
 8002644:	e7b0      	b.n	80025a8 <__aeabi_d2f+0x2c>
 8002646:	4c0e      	ldr	r4, [pc, #56]	@ (8002680 <__aeabi_d2f+0x104>)
 8002648:	191c      	adds	r4, r3, r4
 800264a:	002b      	movs	r3, r5
 800264c:	40a5      	lsls	r5, r4
 800264e:	40c3      	lsrs	r3, r0
 8002650:	40a1      	lsls	r1, r4
 8002652:	1e68      	subs	r0, r5, #1
 8002654:	4185      	sbcs	r5, r0
 8002656:	4329      	orrs	r1, r5
 8002658:	430b      	orrs	r3, r1
 800265a:	2400      	movs	r4, #0
 800265c:	0759      	lsls	r1, r3, #29
 800265e:	d1c1      	bne.n	80025e4 <__aeabi_d2f+0x68>
 8002660:	019b      	lsls	r3, r3, #6
 8002662:	2000      	movs	r0, #0
 8002664:	0a5b      	lsrs	r3, r3, #9
 8002666:	e79f      	b.n	80025a8 <__aeabi_d2f+0x2c>
 8002668:	08db      	lsrs	r3, r3, #3
 800266a:	b2e0      	uxtb	r0, r4
 800266c:	e79c      	b.n	80025a8 <__aeabi_d2f+0x2c>
 800266e:	3304      	adds	r3, #4
 8002670:	e7e5      	b.n	800263e <__aeabi_d2f+0xc2>
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	000007fe 	.word	0x000007fe
 8002678:	fffffc80 	.word	0xfffffc80
 800267c:	fffffca2 	.word	0xfffffca2
 8002680:	fffffc82 	.word	0xfffffc82

08002684 <__clzsi2>:
 8002684:	211c      	movs	r1, #28
 8002686:	2301      	movs	r3, #1
 8002688:	041b      	lsls	r3, r3, #16
 800268a:	4298      	cmp	r0, r3
 800268c:	d301      	bcc.n	8002692 <__clzsi2+0xe>
 800268e:	0c00      	lsrs	r0, r0, #16
 8002690:	3910      	subs	r1, #16
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	4298      	cmp	r0, r3
 8002696:	d301      	bcc.n	800269c <__clzsi2+0x18>
 8002698:	0a00      	lsrs	r0, r0, #8
 800269a:	3908      	subs	r1, #8
 800269c:	091b      	lsrs	r3, r3, #4
 800269e:	4298      	cmp	r0, r3
 80026a0:	d301      	bcc.n	80026a6 <__clzsi2+0x22>
 80026a2:	0900      	lsrs	r0, r0, #4
 80026a4:	3904      	subs	r1, #4
 80026a6:	a202      	add	r2, pc, #8	@ (adr r2, 80026b0 <__clzsi2+0x2c>)
 80026a8:	5c10      	ldrb	r0, [r2, r0]
 80026aa:	1840      	adds	r0, r0, r1
 80026ac:	4770      	bx	lr
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	02020304 	.word	0x02020304
 80026b4:	01010101 	.word	0x01010101
	...

080026c0 <__clzdi2>:
 80026c0:	b510      	push	{r4, lr}
 80026c2:	2900      	cmp	r1, #0
 80026c4:	d103      	bne.n	80026ce <__clzdi2+0xe>
 80026c6:	f7ff ffdd 	bl	8002684 <__clzsi2>
 80026ca:	3020      	adds	r0, #32
 80026cc:	e002      	b.n	80026d4 <__clzdi2+0x14>
 80026ce:	0008      	movs	r0, r1
 80026d0:	f7ff ffd8 	bl	8002684 <__clzsi2>
 80026d4:	bd10      	pop	{r4, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)

080026d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026dc:	f3bf 8f4f 	dsb	sy
}
 80026e0:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e2:	4b04      	ldr	r3, [pc, #16]	@ (80026f4 <__NVIC_SystemReset+0x1c>)
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <__NVIC_SystemReset+0x20>)
 80026e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80026e8:	f3bf 8f4f 	dsb	sy
}
 80026ec:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	e7fd      	b.n	80026ee <__NVIC_SystemReset+0x16>
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	e000ed00 	.word	0xe000ed00
 80026f8:	05fa0004 	.word	0x05fa0004

080026fc <delayUS>:

/* USER CODE BEGIN PFP */

/* Helper Functions -----------------------------------------------*/

void delayUS(uint32_t us) {   // Sets the delay in microseconds.
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2, 0);  // set the counter value a 0
 8002704:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <delayUS+0x28>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2200      	movs	r2, #0
 800270a:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us)
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <delayUS+0x28>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	429a      	cmp	r2, r3
 8002718:	d8f9      	bhi.n	800270e <delayUS+0x12>
		;
}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	46c0      	nop			@ (mov r8, r8)
 800271e:	46bd      	mov	sp, r7
 8002720:	b002      	add	sp, #8
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200002a0 	.word	0x200002a0

08002728 <delayMS>:

void delayMS(uint32_t ms) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < ms; i++) {
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	e007      	b.n	8002746 <delayMS+0x1e>
		delayUS(1000);
 8002736:	23fa      	movs	r3, #250	@ 0xfa
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	0018      	movs	r0, r3
 800273c:	f7ff ffde 	bl	80026fc <delayUS>
	for (int i = 0; i < ms; i++) {
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3301      	adds	r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	429a      	cmp	r2, r3
 800274c:	d8f3      	bhi.n	8002736 <delayMS+0xe>
	}
}
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	46c0      	nop			@ (mov r8, r8)
 8002752:	46bd      	mov	sp, r7
 8002754:	b004      	add	sp, #16
 8002756:	bd80      	pop	{r7, pc}

08002758 <CopyArray>:

void CopyArray(uint8_t *source, uint8_t *dest, uint8_t count) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	1dfb      	adds	r3, r7, #7
 8002764:	701a      	strb	r2, [r3, #0]
	uint8_t copyIndex = 0;
 8002766:	2117      	movs	r1, #23
 8002768:	187b      	adds	r3, r7, r1
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 800276e:	187b      	adds	r3, r7, r1
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	e00f      	b.n	8002796 <CopyArray+0x3e>
		dest[copyIndex] = source[copyIndex];
 8002776:	2017      	movs	r0, #23
 8002778:	183b      	adds	r3, r7, r0
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	18d2      	adds	r2, r2, r3
 8002780:	183b      	adds	r3, r7, r0
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	18cb      	adds	r3, r1, r3
 8002788:	7812      	ldrb	r2, [r2, #0]
 800278a:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 800278c:	183b      	adds	r3, r7, r0
 800278e:	781a      	ldrb	r2, [r3, #0]
 8002790:	183b      	adds	r3, r7, r0
 8002792:	3201      	adds	r2, #1
 8002794:	701a      	strb	r2, [r3, #0]
 8002796:	2317      	movs	r3, #23
 8002798:	18fa      	adds	r2, r7, r3
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	7812      	ldrb	r2, [r2, #0]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d3e8      	bcc.n	8002776 <CopyArray+0x1e>
	}
}
 80027a4:	46c0      	nop			@ (mov r8, r8)
 80027a6:	46c0      	nop			@ (mov r8, r8)
 80027a8:	46bd      	mov	sp, r7
 80027aa:	b006      	add	sp, #24
 80027ac:	bd80      	pop	{r7, pc}

080027ae <FloatToUInt>:
	returnFloat[3] = floatToConvert[0];

	return retVal;
}

uint32_t FloatToUInt(float n) {
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
	return (uint32_t) (*(uint32_t*) &n);
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	681b      	ldr	r3, [r3, #0]
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b002      	add	sp, #8
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <Checksum>:
	return *((float*) &temp);
}

unsigned char Checksum(unsigned char *ptr, unsigned char len)
// Calculates the checksum when writing to a RAM register. The checksum is the inverse of the sum of the bytes.
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	000a      	movs	r2, r1
 80027cc:	1cfb      	adds	r3, r7, #3
 80027ce:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char checksum = 0;
 80027d0:	230e      	movs	r3, #14
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]

	for (i = 0; i < len; i++)
 80027d8:	230f      	movs	r3, #15
 80027da:	18fb      	adds	r3, r7, r3
 80027dc:	2200      	movs	r2, #0
 80027de:	701a      	strb	r2, [r3, #0]
 80027e0:	e010      	b.n	8002804 <Checksum+0x42>
		checksum += ptr[i];
 80027e2:	200f      	movs	r0, #15
 80027e4:	183b      	adds	r3, r7, r0
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	18d3      	adds	r3, r2, r3
 80027ec:	7819      	ldrb	r1, [r3, #0]
 80027ee:	220e      	movs	r2, #14
 80027f0:	18bb      	adds	r3, r7, r2
 80027f2:	18ba      	adds	r2, r7, r2
 80027f4:	7812      	ldrb	r2, [r2, #0]
 80027f6:	188a      	adds	r2, r1, r2
 80027f8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len; i++)
 80027fa:	183b      	adds	r3, r7, r0
 80027fc:	781a      	ldrb	r2, [r3, #0]
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	3201      	adds	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
 8002804:	230f      	movs	r3, #15
 8002806:	18fa      	adds	r2, r7, r3
 8002808:	1cfb      	adds	r3, r7, #3
 800280a:	7812      	ldrb	r2, [r2, #0]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d3e7      	bcc.n	80027e2 <Checksum+0x20>

	checksum = 0xff & ~checksum;
 8002812:	210e      	movs	r1, #14
 8002814:	187b      	adds	r3, r7, r1
 8002816:	187a      	adds	r2, r7, r1
 8002818:	7812      	ldrb	r2, [r2, #0]
 800281a:	43d2      	mvns	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]

	return (checksum);
 800281e:	187b      	adds	r3, r7, r1
 8002820:	781b      	ldrb	r3, [r3, #0]
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	b004      	add	sp, #16
 8002828:	bd80      	pop	{r7, pc}

0800282a <CRC8>:

unsigned char CRC8(unsigned char *ptr, unsigned char len)
//Calculates CRC8 for passed bytes. Used in i2c read and write functions
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	000a      	movs	r2, r1
 8002834:	1cfb      	adds	r3, r7, #3
 8002836:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char crc = 0;
 8002838:	230e      	movs	r3, #14
 800283a:	18fb      	adds	r3, r7, r3
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]
	while (len-- != 0) {
 8002840:	e03e      	b.n	80028c0 <CRC8+0x96>
		for (i = 0x80; i != 0; i /= 2) {
 8002842:	230f      	movs	r3, #15
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2280      	movs	r2, #128	@ 0x80
 8002848:	701a      	strb	r2, [r3, #0]
 800284a:	e031      	b.n	80028b0 <CRC8+0x86>
			if ((crc & 0x80) != 0) {
 800284c:	210e      	movs	r1, #14
 800284e:	187b      	adds	r3, r7, r1
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	b25b      	sxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	da0d      	bge.n	8002874 <CRC8+0x4a>
				crc *= 2;
 8002858:	187a      	adds	r2, r7, r1
 800285a:	187b      	adds	r3, r7, r1
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	18db      	adds	r3, r3, r3
 8002860:	7013      	strb	r3, [r2, #0]
				crc ^= 0x107;
 8002862:	187b      	adds	r3, r7, r1
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b25b      	sxtb	r3, r3
 8002868:	2207      	movs	r2, #7
 800286a:	4053      	eors	r3, r2
 800286c:	b25a      	sxtb	r2, r3
 800286e:	187b      	adds	r3, r7, r1
 8002870:	701a      	strb	r2, [r3, #0]
 8002872:	e005      	b.n	8002880 <CRC8+0x56>
			} else
				crc *= 2;
 8002874:	230e      	movs	r3, #14
 8002876:	18fa      	adds	r2, r7, r3
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	18db      	adds	r3, r3, r3
 800287e:	7013      	strb	r3, [r2, #0]

			if ((*ptr & i) != 0)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	220f      	movs	r2, #15
 8002886:	18ba      	adds	r2, r7, r2
 8002888:	7812      	ldrb	r2, [r2, #0]
 800288a:	4013      	ands	r3, r2
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <CRC8+0x7a>
				crc ^= 0x107;
 8002892:	210e      	movs	r1, #14
 8002894:	187b      	adds	r3, r7, r1
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	b25b      	sxtb	r3, r3
 800289a:	2207      	movs	r2, #7
 800289c:	4053      	eors	r3, r2
 800289e:	b25a      	sxtb	r2, r3
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	701a      	strb	r2, [r3, #0]
		for (i = 0x80; i != 0; i /= 2) {
 80028a4:	220f      	movs	r2, #15
 80028a6:	18bb      	adds	r3, r7, r2
 80028a8:	18ba      	adds	r2, r7, r2
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	0852      	lsrs	r2, r2, #1
 80028ae:	701a      	strb	r2, [r3, #0]
 80028b0:	230f      	movs	r3, #15
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1c8      	bne.n	800284c <CRC8+0x22>
		}
		ptr++;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	3301      	adds	r3, #1
 80028be:	607b      	str	r3, [r7, #4]
	while (len-- != 0) {
 80028c0:	1cfb      	adds	r3, r7, #3
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	1cfa      	adds	r2, r7, #3
 80028c6:	1e59      	subs	r1, r3, #1
 80028c8:	7011      	strb	r1, [r2, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1b9      	bne.n	8002842 <CRC8+0x18>
	}
	return (crc);
 80028ce:	230e      	movs	r3, #14
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}

080028dc <I2C_WriteReg>:

/* BQ Specific I2C Functions -----------------------------------------------*/
void I2C_WriteReg(uint8_t reg_addr, uint8_t *reg_data, uint8_t count) {
 80028dc:	b5b0      	push	{r4, r5, r7, lr}
 80028de:	b094      	sub	sp, #80	@ 0x50
 80028e0:	af04      	add	r7, sp, #16
 80028e2:	6039      	str	r1, [r7, #0]
 80028e4:	0011      	movs	r1, r2
 80028e6:	1dfb      	adds	r3, r7, #7
 80028e8:	1c02      	adds	r2, r0, #0
 80028ea:	701a      	strb	r2, [r3, #0]
 80028ec:	1dbb      	adds	r3, r7, #6
 80028ee:	1c0a      	adds	r2, r1, #0
 80028f0:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 80028f2:	2514      	movs	r5, #20
 80028f4:	1979      	adds	r1, r7, r5
 80028f6:	4a3c      	ldr	r2, [pc, #240]	@ (80029e8 <I2C_WriteReg+0x10c>)
 80028f8:	000b      	movs	r3, r1
 80028fa:	ca11      	ldmia	r2!, {r0, r4}
 80028fc:	c311      	stmia	r3!, {r0, r4}
 80028fe:	8810      	ldrh	r0, [r2, #0]
 8002900:	8018      	strh	r0, [r3, #0]
 8002902:	7892      	ldrb	r2, [r2, #2]
 8002904:	709a      	strb	r2, [r3, #2]
 8002906:	230b      	movs	r3, #11
 8002908:	18cb      	adds	r3, r1, r3
 800290a:	2215      	movs	r2, #21
 800290c:	2100      	movs	r1, #0
 800290e:	0018      	movs	r0, r3
 8002910:	f007 fe88 	bl	800a624 <memset>
			0x00, 0x00, 0x00, 0x00 };
#if CRC_MODE
	{
		uint8_t crc_count = 0;
 8002914:	2137      	movs	r1, #55	@ 0x37
 8002916:	187b      	adds	r3, r7, r1
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
		crc_count = count * 2;
 800291c:	187a      	adds	r2, r7, r1
 800291e:	1dbb      	adds	r3, r7, #6
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	18db      	adds	r3, r3, r3
 8002924:	7013      	strb	r3, [r2, #0]
		uint8_t crc1stByteBuffer[3] = { 0x10, reg_addr, reg_data[0] };
 8002926:	2110      	movs	r1, #16
 8002928:	187b      	adds	r3, r7, r1
 800292a:	2210      	movs	r2, #16
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	187b      	adds	r3, r7, r1
 8002930:	1dfa      	adds	r2, r7, #7
 8002932:	7812      	ldrb	r2, [r2, #0]
 8002934:	705a      	strb	r2, [r3, #1]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	781a      	ldrb	r2, [r3, #0]
 800293a:	187b      	adds	r3, r7, r1
 800293c:	709a      	strb	r2, [r3, #2]
		unsigned int j;
		unsigned int i;
		uint8_t temp_crc_buffer[3];

		TX_Buffer[0] = reg_data[0];
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	781a      	ldrb	r2, [r3, #0]
 8002942:	197b      	adds	r3, r7, r5
 8002944:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = CRC8(crc1stByteBuffer, 3);
 8002946:	187b      	adds	r3, r7, r1
 8002948:	2103      	movs	r1, #3
 800294a:	0018      	movs	r0, r3
 800294c:	f7ff ff6d 	bl	800282a <CRC8>
 8002950:	0003      	movs	r3, r0
 8002952:	001a      	movs	r2, r3
 8002954:	197b      	adds	r3, r7, r5
 8002956:	705a      	strb	r2, [r3, #1]

		j = 2;
 8002958:	2302      	movs	r3, #2
 800295a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (i = 1; i < count; i++) {
 800295c:	2301      	movs	r3, #1
 800295e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002960:	e025      	b.n	80029ae <I2C_WriteReg+0xd2>
			TX_Buffer[j] = reg_data[i];
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002966:	18d3      	adds	r3, r2, r3
 8002968:	7819      	ldrb	r1, [r3, #0]
 800296a:	2414      	movs	r4, #20
 800296c:	193a      	adds	r2, r7, r4
 800296e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002970:	18d3      	adds	r3, r2, r3
 8002972:	1c0a      	adds	r2, r1, #0
 8002974:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002978:	3301      	adds	r3, #1
 800297a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			temp_crc_buffer[0] = reg_data[i];
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002980:	18d3      	adds	r3, r2, r3
 8002982:	781a      	ldrb	r2, [r3, #0]
 8002984:	210c      	movs	r1, #12
 8002986:	187b      	adds	r3, r7, r1
 8002988:	701a      	strb	r2, [r3, #0]
			TX_Buffer[j] = CRC8(temp_crc_buffer, 1);
 800298a:	187b      	adds	r3, r7, r1
 800298c:	2101      	movs	r1, #1
 800298e:	0018      	movs	r0, r3
 8002990:	f7ff ff4b 	bl	800282a <CRC8>
 8002994:	0003      	movs	r3, r0
 8002996:	0019      	movs	r1, r3
 8002998:	193a      	adds	r2, r7, r4
 800299a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299c:	18d3      	adds	r3, r2, r3
 800299e:	1c0a      	adds	r2, r1, #0
 80029a0:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 80029a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029a4:	3301      	adds	r3, #1
 80029a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (i = 1; i < count; i++) {
 80029a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029aa:	3301      	adds	r3, #1
 80029ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029ae:	1dbb      	adds	r3, r7, #6
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d3d4      	bcc.n	8002962 <I2C_WriteReg+0x86>
		}

		HAL_I2C_Mem_Write(&hi2c1, DEV_ADDR, reg_addr, 1, TX_Buffer, crc_count,
 80029b8:	1dfb      	adds	r3, r7, #7
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	b299      	uxth	r1, r3
 80029be:	2337      	movs	r3, #55	@ 0x37
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	4809      	ldr	r0, [pc, #36]	@ (80029ec <I2C_WriteReg+0x110>)
 80029c8:	22fa      	movs	r2, #250	@ 0xfa
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	9202      	str	r2, [sp, #8]
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2314      	movs	r3, #20
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	2301      	movs	r3, #1
 80029d8:	000a      	movs	r2, r1
 80029da:	2110      	movs	r1, #16
 80029dc:	f003 fb44 	bl	8006068 <HAL_I2C_Mem_Write>

	}
#else
	HAL_I2C_Mem_Write(&hi2c1, DEV_ADDR, reg_addr, 1, reg_data, count, 1000);
#endif
}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b010      	add	sp, #64	@ 0x40
 80029e6:	bdb0      	pop	{r4, r5, r7, pc}
 80029e8:	0800c5d0 	.word	0x0800c5d0
 80029ec:	2000024c 	.word	0x2000024c

080029f0 <I2C_BQ769x2_ReadReg>:

/* hacked version that doesn't segfault */
int I2C_BQ769x2_ReadReg(uint8_t reg_addr, uint8_t *reg_data, uint8_t count) {
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f2:	b09d      	sub	sp, #116	@ 0x74
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	6039      	str	r1, [r7, #0]
 80029f8:	0011      	movs	r1, r2
 80029fa:	1dfb      	adds	r3, r7, #7
 80029fc:	1c02      	adds	r2, r0, #0
 80029fe:	701a      	strb	r2, [r3, #0]
 8002a00:	1dbb      	adds	r3, r7, #6
 8002a02:	1c0a      	adds	r2, r1, #0
 8002a04:	701a      	strb	r2, [r3, #0]
	unsigned int RX_CRC_Fail = 0; // reset to 0. If in CRC Mode and CRC fails, this will be incremented.
 8002a06:	2300      	movs	r3, #0
 8002a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t RX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002a0a:	2330      	movs	r3, #48	@ 0x30
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	4a53      	ldr	r2, [pc, #332]	@ (8002b5c <I2C_BQ769x2_ReadReg+0x16c>)
 8002a10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a12:	c313      	stmia	r3!, {r0, r1, r4}
 8002a14:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a16:	c313      	stmia	r3!, {r0, r1, r4}
 8002a18:	ca03      	ldmia	r2!, {r0, r1}
 8002a1a:	c303      	stmia	r3!, {r0, r1}
			0x00, 0x00, 0x00, 0x00 };

	//uint8_t RX_Buffer[MAX_BUFFER_SIZE] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
#if CRC_MODE
	{
		uint8_t crc_count = 0;
 8002a1c:	2653      	movs	r6, #83	@ 0x53
 8002a1e:	19bb      	adds	r3, r7, r6
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]
		//uint8_t ReceiveBuffer [10] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
		uint8_t ReceiveBuffer[32] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002a24:	2508      	movs	r5, #8
 8002a26:	197b      	adds	r3, r7, r5
 8002a28:	4a4c      	ldr	r2, [pc, #304]	@ (8002b5c <I2C_BQ769x2_ReadReg+0x16c>)
 8002a2a:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a2c:	c313      	stmia	r3!, {r0, r1, r4}
 8002a2e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a30:	c313      	stmia	r3!, {r0, r1, r4}
 8002a32:	ca03      	ldmia	r2!, {r0, r1}
 8002a34:	c303      	stmia	r3!, {r0, r1}
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00 };
		crc_count = count * 2;
 8002a36:	0030      	movs	r0, r6
 8002a38:	183a      	adds	r2, r7, r0
 8002a3a:	1dbb      	adds	r3, r7, #6
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	18db      	adds	r3, r3, r3
 8002a40:	7013      	strb	r3, [r2, #0]
		unsigned int j;
		unsigned int i;
		unsigned char CRCc = 0;
 8002a42:	2452      	movs	r4, #82	@ 0x52
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
		uint8_t temp_crc_buffer[3];

		HAL_I2C_Mem_Read(&hi2c1, DEV_ADDR, reg_addr, 1, ReceiveBuffer,
 8002a4a:	1dfb      	adds	r3, r7, #7
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	183b      	adds	r3, r7, r0
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	4842      	ldr	r0, [pc, #264]	@ (8002b60 <I2C_BQ769x2_ReadReg+0x170>)
 8002a58:	22fa      	movs	r2, #250	@ 0xfa
 8002a5a:	0092      	lsls	r2, r2, #2
 8002a5c:	9202      	str	r2, [sp, #8]
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	197b      	adds	r3, r7, r5
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2301      	movs	r3, #1
 8002a66:	000a      	movs	r2, r1
 8002a68:	2110      	movs	r1, #16
 8002a6a:	f003 fc2b 	bl	80062c4 <HAL_I2C_Mem_Read>
				crc_count, 1000);
		uint8_t crc1stByteBuffer[4] = { 0x10, reg_addr, 0x11, ReceiveBuffer[0] };
 8002a6e:	2128      	movs	r1, #40	@ 0x28
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	2210      	movs	r2, #16
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	187b      	adds	r3, r7, r1
 8002a78:	1dfa      	adds	r2, r7, #7
 8002a7a:	7812      	ldrb	r2, [r2, #0]
 8002a7c:	705a      	strb	r2, [r3, #1]
 8002a7e:	187b      	adds	r3, r7, r1
 8002a80:	2211      	movs	r2, #17
 8002a82:	709a      	strb	r2, [r3, #2]
 8002a84:	197b      	adds	r3, r7, r5
 8002a86:	781a      	ldrb	r2, [r3, #0]
 8002a88:	187b      	adds	r3, r7, r1
 8002a8a:	70da      	strb	r2, [r3, #3]
		CRCc = CRC8(crc1stByteBuffer, 4);
 8002a8c:	0026      	movs	r6, r4
 8002a8e:	193c      	adds	r4, r7, r4
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	2104      	movs	r1, #4
 8002a94:	0018      	movs	r0, r3
 8002a96:	f7ff fec8 	bl	800282a <CRC8>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	7023      	strb	r3, [r4, #0]
		if (CRCc != ReceiveBuffer[1]) {
 8002a9e:	197b      	adds	r3, r7, r5
 8002aa0:	785b      	ldrb	r3, [r3, #1]
 8002aa2:	19ba      	adds	r2, r7, r6
 8002aa4:	7812      	ldrb	r2, [r2, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d002      	beq.n	8002ab0 <I2C_BQ769x2_ReadReg+0xc0>
			RX_CRC_Fail += 1;
 8002aaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002aac:	3301      	adds	r3, #1
 8002aae:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		RX_Buffer[0] = ReceiveBuffer[0];
 8002ab0:	2308      	movs	r3, #8
 8002ab2:	18fb      	adds	r3, r7, r3
 8002ab4:	781a      	ldrb	r2, [r3, #0]
 8002ab6:	2330      	movs	r3, #48	@ 0x30
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	701a      	strb	r2, [r3, #0]

		j = 2;
 8002abc:	2302      	movs	r3, #2
 8002abe:	65bb      	str	r3, [r7, #88]	@ 0x58
		for (i = 1; i < count; i++) {
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ac4:	e02e      	b.n	8002b24 <I2C_BQ769x2_ReadReg+0x134>
			RX_Buffer[i] = ReceiveBuffer[j];
 8002ac6:	2508      	movs	r5, #8
 8002ac8:	197a      	adds	r2, r7, r5
 8002aca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002acc:	18d3      	adds	r3, r2, r3
 8002ace:	7819      	ldrb	r1, [r3, #0]
 8002ad0:	2330      	movs	r3, #48	@ 0x30
 8002ad2:	18fa      	adds	r2, r7, r3
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad6:	18d3      	adds	r3, r2, r3
 8002ad8:	1c0a      	adds	r2, r1, #0
 8002ada:	701a      	strb	r2, [r3, #0]
			temp_crc_buffer[0] = ReceiveBuffer[j];
 8002adc:	197a      	adds	r2, r7, r5
 8002ade:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ae0:	18d3      	adds	r3, r2, r3
 8002ae2:	781a      	ldrb	r2, [r3, #0]
 8002ae4:	212c      	movs	r1, #44	@ 0x2c
 8002ae6:	187b      	adds	r3, r7, r1
 8002ae8:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aec:	3301      	adds	r3, #1
 8002aee:	65bb      	str	r3, [r7, #88]	@ 0x58
			CRCc = CRC8(temp_crc_buffer, 1);
 8002af0:	2652      	movs	r6, #82	@ 0x52
 8002af2:	19bc      	adds	r4, r7, r6
 8002af4:	187b      	adds	r3, r7, r1
 8002af6:	2101      	movs	r1, #1
 8002af8:	0018      	movs	r0, r3
 8002afa:	f7ff fe96 	bl	800282a <CRC8>
 8002afe:	0003      	movs	r3, r0
 8002b00:	7023      	strb	r3, [r4, #0]
			if (CRCc != ReceiveBuffer[j])
 8002b02:	197a      	adds	r2, r7, r5
 8002b04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b06:	18d3      	adds	r3, r2, r3
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	19ba      	adds	r2, r7, r6
 8002b0c:	7812      	ldrb	r2, [r2, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d002      	beq.n	8002b18 <I2C_BQ769x2_ReadReg+0x128>
				RX_CRC_Fail += 1;
 8002b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b14:	3301      	adds	r3, #1
 8002b16:	65fb      	str	r3, [r7, #92]	@ 0x5c
			j = j + 1;
 8002b18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
		for (i = 1; i < count; i++) {
 8002b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b20:	3301      	adds	r3, #1
 8002b22:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b24:	1dbb      	adds	r3, r7, #6
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d3cb      	bcc.n	8002ac6 <I2C_BQ769x2_ReadReg+0xd6>
		}
		CopyArray(RX_Buffer, reg_data, crc_count);
 8002b2e:	2353      	movs	r3, #83	@ 0x53
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	6839      	ldr	r1, [r7, #0]
 8002b36:	2330      	movs	r3, #48	@ 0x30
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f7ff fe0c 	bl	8002758 <CopyArray>
		CRC_Fail += RX_CRC_Fail;
 8002b40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <I2C_BQ769x2_ReadReg+0x174>)
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	18d3      	adds	r3, r2, r3
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <I2C_BQ769x2_ReadReg+0x174>)
 8002b4e:	801a      	strh	r2, [r3, #0]
	}
#else
	HAL_I2C_Mem_Read(&hi2c1, DEV_ADDR, reg_addr, 1, reg_data, count, 1000);
#endif
	return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b019      	add	sp, #100	@ 0x64
 8002b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	0800c5f0 	.word	0x0800c5f0
 8002b60:	2000024c 	.word	0x2000024c
 8002b64:	20000416 	.word	0x20000416

08002b68 <BQ769x2_SetRegister>:

/* BQ Functions -----------------------------------------------*/
void BQ769x2_SetRegister(uint16_t reg_addr, uint32_t reg_data, uint8_t datalen) {
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6039      	str	r1, [r7, #0]
 8002b70:	0011      	movs	r1, r2
 8002b72:	1dbb      	adds	r3, r7, #6
 8002b74:	1c02      	adds	r2, r0, #0
 8002b76:	801a      	strh	r2, [r3, #0]
 8002b78:	1d7b      	adds	r3, r7, #5
 8002b7a:	1c0a      	adds	r2, r1, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002b7e:	2314      	movs	r3, #20
 8002b80:	18fb      	adds	r3, r7, r3
 8002b82:	2200      	movs	r2, #0
 8002b84:	801a      	strh	r2, [r3, #0]
	uint8_t TX_RegData[6] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8002b86:	200c      	movs	r0, #12
 8002b88:	183b      	adds	r3, r7, r0
 8002b8a:	4a55      	ldr	r2, [pc, #340]	@ (8002ce0 <BQ769x2_SetRegister+0x178>)
 8002b8c:	6811      	ldr	r1, [r2, #0]
 8002b8e:	6019      	str	r1, [r3, #0]
 8002b90:	8892      	ldrh	r2, [r2, #4]
 8002b92:	809a      	strh	r2, [r3, #4]

	//TX_RegData in little endian format
	TX_RegData[0] = reg_addr & 0xff;
 8002b94:	1dbb      	adds	r3, r7, #6
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	183b      	adds	r3, r7, r0
 8002b9c:	701a      	strb	r2, [r3, #0]
	TX_RegData[1] = (reg_addr >> 8) & 0xff;
 8002b9e:	1dbb      	adds	r3, r7, #6
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	705a      	strb	r2, [r3, #1]
	TX_RegData[2] = reg_data & 0xff; //1st byte of data
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	183b      	adds	r3, r7, r0
 8002bb2:	709a      	strb	r2, [r3, #2]

	switch (datalen) {
 8002bb4:	1d7b      	adds	r3, r7, #5
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d055      	beq.n	8002c68 <BQ769x2_SetRegister+0x100>
 8002bbc:	dd00      	ble.n	8002bc0 <BQ769x2_SetRegister+0x58>
 8002bbe:	e088      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d002      	beq.n	8002bca <BQ769x2_SetRegister+0x62>
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d025      	beq.n	8002c14 <BQ769x2_SetRegister+0xac>
 8002bc8:	e083      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 1: //1 byte datalength
		I2C_WriteReg(0x3E, TX_RegData, 3);
 8002bca:	240c      	movs	r4, #12
 8002bcc:	193b      	adds	r3, r7, r4
 8002bce:	2203      	movs	r2, #3
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	203e      	movs	r0, #62	@ 0x3e
 8002bd4:	f7ff fe82 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002bd8:	23fa      	movs	r3, #250	@ 0xfa
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f7ff fd8d 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 3);
 8002be2:	193b      	adds	r3, r7, r4
 8002be4:	2103      	movs	r1, #3
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7ff fdeb 	bl	80027c2 <Checksum>
 8002bec:	0003      	movs	r3, r0
 8002bee:	001a      	movs	r2, r3
 8002bf0:	2114      	movs	r1, #20
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of register address and data
 8002bf6:	187b      	adds	r3, r7, r1
 8002bf8:	2205      	movs	r2, #5
 8002bfa:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	2202      	movs	r2, #2
 8002c00:	0019      	movs	r1, r3
 8002c02:	2060      	movs	r0, #96	@ 0x60
 8002c04:	f7ff fe6a 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c08:	23fa      	movs	r3, #250	@ 0xfa
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f7ff fd75 	bl	80026fc <delayUS>
		break;
 8002c12:	e05e      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 2: //2 byte datalength
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	0a1b      	lsrs	r3, r3, #8
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	240c      	movs	r4, #12
 8002c1c:	193b      	adds	r3, r7, r4
 8002c1e:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(0x3E, TX_RegData, 4);
 8002c20:	193b      	adds	r3, r7, r4
 8002c22:	2204      	movs	r2, #4
 8002c24:	0019      	movs	r1, r3
 8002c26:	203e      	movs	r0, #62	@ 0x3e
 8002c28:	f7ff fe58 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c2c:	23fa      	movs	r3, #250	@ 0xfa
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7ff fd63 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 4);
 8002c36:	193b      	adds	r3, r7, r4
 8002c38:	2104      	movs	r1, #4
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f7ff fdc1 	bl	80027c2 <Checksum>
 8002c40:	0003      	movs	r3, r0
 8002c42:	001a      	movs	r2, r3
 8002c44:	2114      	movs	r1, #20
 8002c46:	187b      	adds	r3, r7, r1
 8002c48:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of register address and data
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	2206      	movs	r2, #6
 8002c4e:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	2202      	movs	r2, #2
 8002c54:	0019      	movs	r1, r3
 8002c56:	2060      	movs	r0, #96	@ 0x60
 8002c58:	f7ff fe40 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c5c:	23fa      	movs	r3, #250	@ 0xfa
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7ff fd4b 	bl	80026fc <delayUS>
		break;
 8002c66:	e034      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 4: //4 byte datalength, Only used for CCGain and Capacity Gain
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	0a1b      	lsrs	r3, r3, #8
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	210c      	movs	r1, #12
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	70da      	strb	r2, [r3, #3]
		TX_RegData[4] = (reg_data >> 16) & 0xff;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	0c1b      	lsrs	r3, r3, #16
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	187b      	adds	r3, r7, r1
 8002c7c:	711a      	strb	r2, [r3, #4]
		TX_RegData[5] = (reg_data >> 24) & 0xff;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	0e1b      	lsrs	r3, r3, #24
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	187b      	adds	r3, r7, r1
 8002c86:	715a      	strb	r2, [r3, #5]
		I2C_WriteReg(0x3E, TX_RegData, 6);
 8002c88:	000c      	movs	r4, r1
 8002c8a:	187b      	adds	r3, r7, r1
 8002c8c:	2206      	movs	r2, #6
 8002c8e:	0019      	movs	r1, r3
 8002c90:	203e      	movs	r0, #62	@ 0x3e
 8002c92:	f7ff fe23 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c96:	23fa      	movs	r3, #250	@ 0xfa
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f7ff fd2e 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 6);
 8002ca0:	193b      	adds	r3, r7, r4
 8002ca2:	2106      	movs	r1, #6
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7ff fd8c 	bl	80027c2 <Checksum>
 8002caa:	0003      	movs	r3, r0
 8002cac:	001a      	movs	r2, r3
 8002cae:	2114      	movs	r1, #20
 8002cb0:	187b      	adds	r3, r7, r1
 8002cb2:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x08; //combined length of register address and data
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	2060      	movs	r0, #96	@ 0x60
 8002cc2:	f7ff fe0b 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002cc6:	23fa      	movs	r3, #250	@ 0xfa
 8002cc8:	00db      	lsls	r3, r3, #3
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f7ff fd16 	bl	80026fc <delayUS>
		break;
 8002cd0:	46c0      	nop			@ (mov r8, r8)
	}
	delayMS(2);
 8002cd2:	2002      	movs	r0, #2
 8002cd4:	f7ff fd28 	bl	8002728 <delayMS>
}
 8002cd8:	46c0      	nop			@ (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	b007      	add	sp, #28
 8002cde:	bd90      	pop	{r4, r7, pc}
 8002ce0:	0800c610 	.word	0x0800c610

08002ce4 <BQ769x2_CommandSubcommand>:

void BQ769x2_CommandSubcommand(uint16_t command) //For Command only Subcommands
// See the TRM or the BQ76952 header file for a full list of Command-only subcommands
{ //For DEEPSLEEP/SHUTDOWN subcommand you will need to call this function twice consecutively
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	0002      	movs	r2, r0
 8002cec:	1dbb      	adds	r3, r7, #6
 8002cee:	801a      	strh	r2, [r3, #0]

	uint8_t TX_Reg[2] = { 0x00, 0x00 };
 8002cf0:	210c      	movs	r1, #12
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002cf8:	1dbb      	adds	r3, r7, #6
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	187b      	adds	r3, r7, r1
 8002d00:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002d02:	1dbb      	adds	r3, r7, #6
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	705a      	strb	r2, [r3, #1]

	I2C_WriteReg(0x3E, TX_Reg, 2);
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	2202      	movs	r2, #2
 8002d14:	0019      	movs	r1, r3
 8002d16:	203e      	movs	r0, #62	@ 0x3e
 8002d18:	f7ff fde0 	bl	80028dc <I2C_WriteReg>
	delayMS(2);
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f7ff fd03 	bl	8002728 <delayMS>
}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b004      	add	sp, #16
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <BQ769x2_Subcommand>:
}

//read data from Subcommands. Max readback size is 16 bytes because of a bug that would cause CRC errors with readbacks longer than 16.
void BQ769x2_Subcommand(uint16_t command, uint16_t data, uint8_t type)
// See the TRM or the BQ76952 header file for a full list of Subcommands
{
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	0004      	movs	r4, r0
 8002d34:	0008      	movs	r0, r1
 8002d36:	0011      	movs	r1, r2
 8002d38:	1dbb      	adds	r3, r7, #6
 8002d3a:	1c22      	adds	r2, r4, #0
 8002d3c:	801a      	strh	r2, [r3, #0]
 8002d3e:	1d3b      	adds	r3, r7, #4
 8002d40:	1c02      	adds	r2, r0, #0
 8002d42:	801a      	strh	r2, [r3, #0]
 8002d44:	1cfb      	adds	r3, r7, #3
 8002d46:	1c0a      	adds	r2, r1, #0
 8002d48:	701a      	strb	r2, [r3, #0]
	//security keys and Manu_data writes dont work with this function (reading these commands works)
	//max readback size is 16 bytes i.e. DASTATUS, CUV/COV snapshot are not supported by this function
	uint8_t TX_Reg[4] = { 0x00, 0x00, 0x00, 0x00 };
 8002d4a:	210c      	movs	r1, #12
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002d52:	2308      	movs	r3, #8
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	2200      	movs	r2, #0
 8002d58:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002d5a:	1dbb      	adds	r3, r7, #6
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	187b      	adds	r3, r7, r1
 8002d62:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002d64:	1dbb      	adds	r3, r7, #6
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	0a1b      	lsrs	r3, r3, #8
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	187b      	adds	r3, r7, r1
 8002d70:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//read
 8002d72:	1cfb      	adds	r3, r7, #3
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d111      	bne.n	8002d9e <BQ769x2_Subcommand+0x72>
		I2C_WriteReg(0x3E, TX_Reg, 2);
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	0019      	movs	r1, r3
 8002d80:	203e      	movs	r0, #62	@ 0x3e
 8002d82:	f7ff fdab 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002d86:	23fa      	movs	r3, #250	@ 0xfa
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	f7ff fcb6 	bl	80026fc <delayUS>
		//I2C_BQ769x2_ReadReg(0x40, RX_32Byte, 32); //RX_32Byte is a global variable
		I2C_BQ769x2_ReadReg(0x40, RX_32Byte, 16); //more then 16 would cause CRC errors for a reason I didn't dig into, so I limit this to 16. This does mean that large data reads are not supported.
 8002d90:	4b33      	ldr	r3, [pc, #204]	@ (8002e60 <BQ769x2_Subcommand+0x134>)
 8002d92:	2210      	movs	r2, #16
 8002d94:	0019      	movs	r1, r3
 8002d96:	2040      	movs	r0, #64	@ 0x40
 8002d98:	f7ff fe2a 	bl	80029f0 <I2C_BQ769x2_ReadReg>
 8002d9c:	e058      	b.n	8002e50 <BQ769x2_Subcommand+0x124>
	} else if (type == W) {
 8002d9e:	1cfb      	adds	r3, r7, #3
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d124      	bne.n	8002df0 <BQ769x2_Subcommand+0xc4>
		//FET_Control, REG12_Control
		TX_Reg[2] = data & 0xff;
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	240c      	movs	r4, #12
 8002dae:	193b      	adds	r3, r7, r4
 8002db0:	709a      	strb	r2, [r3, #2]
		I2C_WriteReg(0x3E, TX_Reg, 3);
 8002db2:	193b      	adds	r3, r7, r4
 8002db4:	2203      	movs	r2, #3
 8002db6:	0019      	movs	r1, r3
 8002db8:	203e      	movs	r0, #62	@ 0x3e
 8002dba:	f7ff fd8f 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002dbe:	23fa      	movs	r3, #250	@ 0xfa
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7ff fc9a 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 3);
 8002dc8:	193b      	adds	r3, r7, r4
 8002dca:	2103      	movs	r1, #3
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7ff fcf8 	bl	80027c2 <Checksum>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	001a      	movs	r2, r3
 8002dd6:	2108      	movs	r1, #8
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of registers address and data
 8002ddc:	187b      	adds	r3, r7, r1
 8002dde:	2205      	movs	r2, #5
 8002de0:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2);
 8002de2:	187b      	adds	r3, r7, r1
 8002de4:	2202      	movs	r2, #2
 8002de6:	0019      	movs	r1, r3
 8002de8:	2060      	movs	r0, #96	@ 0x60
 8002dea:	f7ff fd77 	bl	80028dc <I2C_WriteReg>
 8002dee:	e02f      	b.n	8002e50 <BQ769x2_Subcommand+0x124>
	} else if (type == W2) { //write data with 2 bytes
 8002df0:	1cfb      	adds	r3, r7, #3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d12b      	bne.n	8002e50 <BQ769x2_Subcommand+0x124>
		//CB_Active_Cells, CB_SET_LVL
		TX_Reg[2] = data & 0xff;
 8002df8:	1d3b      	adds	r3, r7, #4
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	210c      	movs	r1, #12
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	709a      	strb	r2, [r3, #2]
		TX_Reg[3] = (data >> 8) & 0xff;
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	0a1b      	lsrs	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(0x3E, TX_Reg, 4);
 8002e12:	000c      	movs	r4, r1
 8002e14:	187b      	adds	r3, r7, r1
 8002e16:	2204      	movs	r2, #4
 8002e18:	0019      	movs	r1, r3
 8002e1a:	203e      	movs	r0, #62	@ 0x3e
 8002e1c:	f7ff fd5e 	bl	80028dc <I2C_WriteReg>
		delayUS(1000);
 8002e20:	23fa      	movs	r3, #250	@ 0xfa
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	0018      	movs	r0, r3
 8002e26:	f7ff fc69 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 4);
 8002e2a:	193b      	adds	r3, r7, r4
 8002e2c:	2104      	movs	r1, #4
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7ff fcc7 	bl	80027c2 <Checksum>
 8002e34:	0003      	movs	r3, r0
 8002e36:	001a      	movs	r2, r3
 8002e38:	2108      	movs	r1, #8
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of registers address and data
 8002e3e:	187b      	adds	r3, r7, r1
 8002e40:	2206      	movs	r2, #6
 8002e42:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2);
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	2202      	movs	r2, #2
 8002e48:	0019      	movs	r1, r3
 8002e4a:	2060      	movs	r0, #96	@ 0x60
 8002e4c:	f7ff fd46 	bl	80028dc <I2C_WriteReg>
	}
	delayMS(2);
 8002e50:	2002      	movs	r0, #2
 8002e52:	f7ff fc69 	bl	8002728 <delayMS>
}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b005      	add	sp, #20
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	200003a4 	.word	0x200003a4

08002e64 <BQ769x2_DirectCommand>:

void BQ769x2_DirectCommand(uint8_t command, uint16_t data, uint8_t type)
// See the TRM or the BQ76952 header file for a full list of Direct Commands
{	//type: R = read, W = write
 8002e64:	b590      	push	{r4, r7, lr}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	0004      	movs	r4, r0
 8002e6c:	0008      	movs	r0, r1
 8002e6e:	0011      	movs	r1, r2
 8002e70:	1dfb      	adds	r3, r7, #7
 8002e72:	1c22      	adds	r2, r4, #0
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	1d3b      	adds	r3, r7, #4
 8002e78:	1c02      	adds	r2, r0, #0
 8002e7a:	801a      	strh	r2, [r3, #0]
 8002e7c:	1dbb      	adds	r3, r7, #6
 8002e7e:	1c0a      	adds	r2, r1, #0
 8002e80:	701a      	strb	r2, [r3, #0]
	uint8_t TX_data[2] = { 0x00, 0x00 };
 8002e82:	210c      	movs	r1, #12
 8002e84:	187b      	adds	r3, r7, r1
 8002e86:	2200      	movs	r2, #0
 8002e88:	801a      	strh	r2, [r3, #0]

	//little endian format
	TX_data[0] = data & 0xff;
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	187b      	adds	r3, r7, r1
 8002e92:	701a      	strb	r2, [r3, #0]
	TX_data[1] = (data >> 8) & 0xff;
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//Read
 8002ea2:	1dbb      	adds	r3, r7, #6
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10b      	bne.n	8002ec2 <BQ769x2_DirectCommand+0x5e>
		I2C_BQ769x2_ReadReg(command, RX_data, 2); //RX_data is a global variable
 8002eaa:	4910      	ldr	r1, [pc, #64]	@ (8002eec <BQ769x2_DirectCommand+0x88>)
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f7ff fd9c 	bl	80029f0 <I2C_BQ769x2_ReadReg>
		delayUS(2000);
 8002eb8:	23fa      	movs	r3, #250	@ 0xfa
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f7ff fc1d 	bl	80026fc <delayUS>
	}
	if (type == W) { //write
 8002ec2:	1dbb      	adds	r3, r7, #6
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d10c      	bne.n	8002ee4 <BQ769x2_DirectCommand+0x80>
		//Control_status, alarm_status, alarm_enable all 2 bytes long
		I2C_WriteReg(command, TX_data, 2);
 8002eca:	230c      	movs	r3, #12
 8002ecc:	18f9      	adds	r1, r7, r3
 8002ece:	1dfb      	adds	r3, r7, #7
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f7ff fd01 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002eda:	23fa      	movs	r3, #250	@ 0xfa
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7ff fc0c 	bl	80026fc <delayUS>
	}
}
 8002ee4:	46c0      	nop			@ (mov r8, r8)
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b005      	add	sp, #20
 8002eea:	bd90      	pop	{r4, r7, pc}
 8002eec:	200003a0 	.word	0x200003a0

08002ef0 <BQ769x2_ReadUnsignedRegister>:



uint16_t BQ769x2_ReadUnsignedRegister(uint16_t reg_addr, uint8_t count) {
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	1dbb      	adds	r3, r7, #6
 8002efa:	801a      	strh	r2, [r3, #0]
 8002efc:	1d7b      	adds	r3, r7, #5
 8002efe:	1c0a      	adds	r2, r1, #0
 8002f00:	701a      	strb	r2, [r3, #0]
	// Read Unsigned Register of 1 or 2 byte length
	BQ769x2_Subcommand(reg_addr, 0x00, R);
 8002f02:	1dbb      	adds	r3, r7, #6
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7ff ff0e 	bl	8002d2c <BQ769x2_Subcommand>
	switch (count) {
 8002f10:	1d7b      	adds	r3, r7, #5
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d002      	beq.n	8002f1e <BQ769x2_ReadUnsignedRegister+0x2e>
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d003      	beq.n	8002f24 <BQ769x2_ReadUnsignedRegister+0x34>
 8002f1c:	e00b      	b.n	8002f36 <BQ769x2_ReadUnsignedRegister+0x46>
	case 1:
		return RX_32Byte[0];
 8002f1e:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	e009      	b.n	8002f38 <BQ769x2_ReadUnsignedRegister+0x48>
	case 2:
		return (RX_32Byte[1] * 256 + RX_32Byte[0]);
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	4a04      	ldr	r2, [pc, #16]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	189b      	adds	r3, r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	e000      	b.n	8002f38 <BQ769x2_ReadUnsignedRegister+0x48>
	}
	return 0;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b002      	add	sp, #8
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	200003a4 	.word	0x200003a4

08002f44 <BQ769x2_ReadBatteryStatus>:
		}
		tries++;
	}
}

void BQ769x2_ReadBatteryStatus() {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
	// Read Battery Status with DirectCommand
	// This shows which primary protections have been triggered
	BQ769x2_DirectCommand(BatteryStatus, 0x00, R);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	2012      	movs	r0, #18
 8002f4e:	f7ff ff89 	bl	8002e64 <BQ769x2_DirectCommand>
	value_BatteryStatus = (RX_data[1] * 256 + RX_data[0]);
 8002f52:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <BQ769x2_ReadBatteryStatus+0x28>)
 8002f54:	785b      	ldrb	r3, [r3, #1]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4a04      	ldr	r2, [pc, #16]	@ (8002f6c <BQ769x2_ReadBatteryStatus+0x28>)
 8002f5c:	7812      	ldrb	r2, [r2, #0]
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <BQ769x2_ReadBatteryStatus+0x2c>)
 8002f64:	801a      	strh	r2, [r3, #0]
}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	200003a0 	.word	0x200003a0
 8002f70:	20000406 	.word	0x20000406

08002f74 <BQ769x2_Configure>:
	// Read Device Number with SubCommand
	BQ769x2_Subcommand(DEVICE_NUMBER, 0x00, R);
	return (RX_32Byte[1] * 256 + RX_32Byte[0]);
}

void BQ769x2_Configure() {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
	// Configures all parameters in device RAM

	// Enter CONFIGUPDATE mode (Subcommand 0x0090) - It is required to be in CONFIG_UPDATE mode to program the device RAM settings
	BQ769x2_CommandSubcommand(SET_CFGUPDATE);
 8002f78:	2090      	movs	r0, #144	@ 0x90
 8002f7a:	f7ff feb3 	bl	8002ce4 <BQ769x2_CommandSubcommand>

	delayUS(2000);
 8002f7e:	23fa      	movs	r3, #250	@ 0xfa
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff fbba 	bl	80026fc <delayUS>
	 * BIT 6 - 0 for default ADC speed
	 * BIT 5/4 - 10 for quarter speed measurements during balancing, increases balancing power
	 * BIT 3-2 - 00 for standard loop ADC loop speed
	 * BIT 1-0 - 10 for default coulomb counter conversion speed
	 */
	BQ769x2_SetRegister(PowerConfig, 0b0010110010100010, 2);
 8002f88:	49c7      	ldr	r1, [pc, #796]	@ (80032a8 <BQ769x2_Configure+0x334>)
 8002f8a:	4bc8      	ldr	r3, [pc, #800]	@ (80032ac <BQ769x2_Configure+0x338>)
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f7ff fdea 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(FETOptions, 0x0D, 1); //device may not turn FETs on autonomously unless allowed to do so. Important because the STM32 is the only thing that can turn the pack off.
 8002f94:	4bc6      	ldr	r3, [pc, #792]	@ (80032b0 <BQ769x2_Configure+0x33c>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	210d      	movs	r1, #13
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff fde4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(REG0Config, 0x01, 1); // 'REG0 Config' - set REG0_EN bit to enable pre-regulator
 8002fa0:	4bc4      	ldr	r3, [pc, #784]	@ (80032b4 <BQ769x2_Configure+0x340>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7ff fdde 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(REG12Config, 0x0D, 1); // 'REG12 Config' - Enable REG1 with 3.3V output (0x0D for 3.3V and disable REG2 as not used
 8002fac:	4bc2      	ldr	r3, [pc, #776]	@ (80032b8 <BQ769x2_Configure+0x344>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	210d      	movs	r1, #13
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7ff fdd8 	bl	8002b68 <BQ769x2_SetRegister>

	/* MFG status - keep chip in FULLACCESS, but set FETs to autonomous mode and enable permanent fail*/
	BQ769x2_SetRegister(MfgStatusInit, 0b0000000001010000, 2); //autonomous mode and enable permanent fail
 8002fb8:	4bc0      	ldr	r3, [pc, #768]	@ (80032bc <BQ769x2_Configure+0x348>)
 8002fba:	2202      	movs	r2, #2
 8002fbc:	2150      	movs	r1, #80	@ 0x50
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f7ff fdd2 	bl	8002b68 <BQ769x2_SetRegister>

	/* Pin Function Configs */
	BQ769x2_SetRegister(DFETOFFPinConfig, 0b10000010, 1); // Set DFETOFF pin to control BOTH DSG FET - 0x92FB = 0x42 (set to 0x00 to disable)
 8002fc4:	4bbe      	ldr	r3, [pc, #760]	@ (80032c0 <BQ769x2_Configure+0x34c>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	2182      	movs	r1, #130	@ 0x82
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f7ff fdcc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CFETOFFPinConfig, 0b10000010, 1); // Set CFETOFF pin to control BOTH CHG FET - 0x92FA = 0x42 (set to 0x00 to disable). Configures as ALT function, active-low, individual control
 8002fd0:	4bbc      	ldr	r3, [pc, #752]	@ (80032c4 <BQ769x2_Configure+0x350>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	2182      	movs	r1, #130	@ 0x82
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f7ff fdc6 	bl	8002b68 <BQ769x2_SetRegister>
	//OPT3:1 to use REG1 to drive rising edge
	//OPT2:0 for no pull-up to reg1
	//OPT1:0
	//OPT0:1 weak pull-down enabled
	//FXN1/FXN0: 10 for alert
	BQ769x2_SetRegister(ALERTPinConfig, 0b00100110, 1);
 8002fdc:	4bba      	ldr	r3, [pc, #744]	@ (80032c8 <BQ769x2_Configure+0x354>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	2126      	movs	r1, #38	@ 0x26
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff fdc0 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TS1Config, 0x07, 1); // Set TS1 to measure Cell Temperature - 0x92FD = 0x07
 8002fe8:	4bb8      	ldr	r3, [pc, #736]	@ (80032cc <BQ769x2_Configure+0x358>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	2107      	movs	r1, #7
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f7ff fdba 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TS3Config, 0x07, 1); // Set TS3 to measure Cell Temperature - 0x74
 8002ff4:	4bb6      	ldr	r3, [pc, #728]	@ (80032d0 <BQ769x2_Configure+0x35c>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	2107      	movs	r1, #7
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f7ff fdb4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(HDQPinConfig, 0x07, 1); // Set HDQ pin to measure Cell temperature
 8003000:	2393      	movs	r3, #147	@ 0x93
 8003002:	021b      	lsls	r3, r3, #8
 8003004:	2201      	movs	r2, #1
 8003006:	2107      	movs	r1, #7
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff fdad 	bl	8002b68 <BQ769x2_SetRegister>

	/* Alarm Configuration - what can pull the ALERT pin high */
	// 'Default Alarm Mask' - only use the FULLSCAN bit - this will be set to trigger the ALERT pin to wake from DEEPSLEEP
	BQ769x2_SetRegister(DefaultAlarmMask, 0x0080, 2);
 800300e:	4bb1      	ldr	r3, [pc, #708]	@ (80032d4 <BQ769x2_Configure+0x360>)
 8003010:	2202      	movs	r2, #2
 8003012:	2180      	movs	r1, #128	@ 0x80
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff fda7 	bl	8002b68 <BQ769x2_SetRegister>

	/* Current measurement */
	BQ769x2_SetRegister(CCGain, FloatToUInt((float) 0.75684), 4); // 7.5684/R_sense(mOhm) = 7.5684/10 = 7.76
 800301a:	4baf      	ldr	r3, [pc, #700]	@ (80032d8 <BQ769x2_Configure+0x364>)
 800301c:	1c18      	adds	r0, r3, #0
 800301e:	f7ff fbc6 	bl	80027ae <FloatToUInt>
 8003022:	0003      	movs	r3, r0
 8003024:	48ad      	ldr	r0, [pc, #692]	@ (80032dc <BQ769x2_Configure+0x368>)
 8003026:	2204      	movs	r2, #4
 8003028:	0019      	movs	r1, r3
 800302a:	f7ff fd9d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CapacityGain, FloatToUInt((float) 225736.32), 4); // CC Gain * 298261.6178 = = 7.5684/10 * 298261.6178 = 225736.32
 800302e:	4bac      	ldr	r3, [pc, #688]	@ (80032e0 <BQ769x2_Configure+0x36c>)
 8003030:	1c18      	adds	r0, r3, #0
 8003032:	f7ff fbbc 	bl	80027ae <FloatToUInt>
 8003036:	0003      	movs	r3, r0
 8003038:	48aa      	ldr	r0, [pc, #680]	@ (80032e4 <BQ769x2_Configure+0x370>)
 800303a:	2204      	movs	r2, #4
 800303c:	0019      	movs	r1, r3
 800303e:	f7ff fd93 	bl	8002b68 <BQ769x2_SetRegister>
	 *
	 bestA [A1 A2 A3 A4 A5] =  [-22175  31696 -16652  31696 4029]
	 bestB [B1 B2 B3 B4] =  [-23835  20738 -8470  4596]
	 Adc0 = 11703
	 */
	BQ769x2_SetRegister(T18kCoeffa1, (int16_t) -22175, 2);
 8003042:	49a9      	ldr	r1, [pc, #676]	@ (80032e8 <BQ769x2_Configure+0x374>)
 8003044:	4ba9      	ldr	r3, [pc, #676]	@ (80032ec <BQ769x2_Configure+0x378>)
 8003046:	2202      	movs	r2, #2
 8003048:	0018      	movs	r0, r3
 800304a:	f7ff fd8d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa2, (int16_t) 31696, 2);
 800304e:	49a8      	ldr	r1, [pc, #672]	@ (80032f0 <BQ769x2_Configure+0x37c>)
 8003050:	4ba8      	ldr	r3, [pc, #672]	@ (80032f4 <BQ769x2_Configure+0x380>)
 8003052:	2202      	movs	r2, #2
 8003054:	0018      	movs	r0, r3
 8003056:	f7ff fd87 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa3, (int16_t) -16652, 2);
 800305a:	49a7      	ldr	r1, [pc, #668]	@ (80032f8 <BQ769x2_Configure+0x384>)
 800305c:	4ba7      	ldr	r3, [pc, #668]	@ (80032fc <BQ769x2_Configure+0x388>)
 800305e:	2202      	movs	r2, #2
 8003060:	0018      	movs	r0, r3
 8003062:	f7ff fd81 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa4, (int16_t) 31696, 2);
 8003066:	49a2      	ldr	r1, [pc, #648]	@ (80032f0 <BQ769x2_Configure+0x37c>)
 8003068:	4ba5      	ldr	r3, [pc, #660]	@ (8003300 <BQ769x2_Configure+0x38c>)
 800306a:	2202      	movs	r2, #2
 800306c:	0018      	movs	r0, r3
 800306e:	f7ff fd7b 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa5, (int16_t) 4029, 2);
 8003072:	49a4      	ldr	r1, [pc, #656]	@ (8003304 <BQ769x2_Configure+0x390>)
 8003074:	4ba4      	ldr	r3, [pc, #656]	@ (8003308 <BQ769x2_Configure+0x394>)
 8003076:	2202      	movs	r2, #2
 8003078:	0018      	movs	r0, r3
 800307a:	f7ff fd75 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb1, (int16_t) -23835, 2);
 800307e:	49a3      	ldr	r1, [pc, #652]	@ (800330c <BQ769x2_Configure+0x398>)
 8003080:	4ba3      	ldr	r3, [pc, #652]	@ (8003310 <BQ769x2_Configure+0x39c>)
 8003082:	2202      	movs	r2, #2
 8003084:	0018      	movs	r0, r3
 8003086:	f7ff fd6f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb2, (int16_t) 20738, 2);
 800308a:	49a2      	ldr	r1, [pc, #648]	@ (8003314 <BQ769x2_Configure+0x3a0>)
 800308c:	4ba2      	ldr	r3, [pc, #648]	@ (8003318 <BQ769x2_Configure+0x3a4>)
 800308e:	2202      	movs	r2, #2
 8003090:	0018      	movs	r0, r3
 8003092:	f7ff fd69 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb3, (int16_t) -8470, 2);
 8003096:	49a1      	ldr	r1, [pc, #644]	@ (800331c <BQ769x2_Configure+0x3a8>)
 8003098:	4ba1      	ldr	r3, [pc, #644]	@ (8003320 <BQ769x2_Configure+0x3ac>)
 800309a:	2202      	movs	r2, #2
 800309c:	0018      	movs	r0, r3
 800309e:	f7ff fd63 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb4, (int16_t) 4596, 2);
 80030a2:	49a0      	ldr	r1, [pc, #640]	@ (8003324 <BQ769x2_Configure+0x3b0>)
 80030a4:	4ba0      	ldr	r3, [pc, #640]	@ (8003328 <BQ769x2_Configure+0x3b4>)
 80030a6:	2202      	movs	r2, #2
 80030a8:	0018      	movs	r0, r3
 80030aa:	f7ff fd5d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kAdc0, (int16_t) 11703, 2);
 80030ae:	499f      	ldr	r1, [pc, #636]	@ (800332c <BQ769x2_Configure+0x3b8>)
 80030b0:	4b9f      	ldr	r3, [pc, #636]	@ (8003330 <BQ769x2_Configure+0x3bc>)
 80030b2:	2202      	movs	r2, #2
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff fd57 	bl	8002b68 <BQ769x2_SetRegister>

	/* Protections Config */
	BQ769x2_SetRegister(VCellMode, ACTIVE_CELLS, 2); //Faraday BMS = 0xAAFF for 12 cells. See schematic
 80030ba:	499e      	ldr	r1, [pc, #632]	@ (8003334 <BQ769x2_Configure+0x3c0>)
 80030bc:	4b9e      	ldr	r3, [pc, #632]	@ (8003338 <BQ769x2_Configure+0x3c4>)
 80030be:	2202      	movs	r2, #2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff fd51 	bl	8002b68 <BQ769x2_SetRegister>

	// Enable protections in 'Enabled Protections A' 0x9261 = 0xBC
	// Enables SCD (short-circuit), OCD1 (over-current in discharge), OCC (over-current in charge),
	// COV (over-voltage), CUV (under-voltage)
	//BQ769x2_SetRegister(EnabledProtectionsA, 0xBC, 1);
	BQ769x2_SetRegister(EnabledProtectionsA, 0b10111100, 1);
 80030c6:	4b9d      	ldr	r3, [pc, #628]	@ (800333c <BQ769x2_Configure+0x3c8>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	21bc      	movs	r1, #188	@ 0xbc
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fd4b 	bl	8002b68 <BQ769x2_SetRegister>

	// Enable all protections in 'Enabled Protections B' 0x9262 = 0xF7
	// Enables OTF (over-temperature FET), OTINT (internal over-temperature), OTD (over-temperature in discharge),
	// OTC (over-temperature in charge), UTINT (internal under-temperature), UTD (under-temperature in discharge), UTC (under-temperature in charge)
	BQ769x2_SetRegister(EnabledProtectionsB, 0b01110111, 1);
 80030d2:	4b9b      	ldr	r3, [pc, #620]	@ (8003340 <BQ769x2_Configure+0x3cc>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	2177      	movs	r1, #119	@ 0x77
 80030d8:	0018      	movs	r0, r3
 80030da:	f7ff fd45 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(UTCThreshold, (signed char) 5, 1); // Set undertemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 80030de:	4b99      	ldr	r3, [pc, #612]	@ (8003344 <BQ769x2_Configure+0x3d0>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	2105      	movs	r1, #5
 80030e4:	0018      	movs	r0, r3
 80030e6:	f7ff fd3f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(UTDThreshold, (signed char) -10, 1); // Set undertemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 80030ea:	230a      	movs	r3, #10
 80030ec:	425b      	negs	r3, r3
 80030ee:	4896      	ldr	r0, [pc, #600]	@ (8003348 <BQ769x2_Configure+0x3d4>)
 80030f0:	2201      	movs	r2, #1
 80030f2:	0019      	movs	r1, r3
 80030f4:	f7ff fd38 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OTCThreshold, (signed char) 40, 1); // Set overtemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 80030f8:	4b94      	ldr	r3, [pc, #592]	@ (800334c <BQ769x2_Configure+0x3d8>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	2128      	movs	r1, #40	@ 0x28
 80030fe:	0018      	movs	r0, r3
 8003100:	f7ff fd32 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OTDThreshold, (signed char) 55, 1); // Set overtemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 8003104:	4b92      	ldr	r3, [pc, #584]	@ (8003350 <BQ769x2_Configure+0x3dc>)
 8003106:	2201      	movs	r2, #1
 8003108:	2137      	movs	r1, #55	@ 0x37
 800310a:	0018      	movs	r0, r3
 800310c:	f7ff fd2c 	bl	8002b68 <BQ769x2_SetRegister>

	/*Set Permanent Fail for SUV and SOV to just disable FETs to prevent charging of severely undervolted cells. STM32 goes to sleep due to inactivity afterwards*/
	BQ769x2_SetRegister(SUVThreshold,1900,2); //0x92CB - set safety undervoltage threshold to 1.9V
 8003110:	4990      	ldr	r1, [pc, #576]	@ (8003354 <BQ769x2_Configure+0x3e0>)
 8003112:	4b91      	ldr	r3, [pc, #580]	@ (8003358 <BQ769x2_Configure+0x3e4>)
 8003114:	2202      	movs	r2, #2
 8003116:	0018      	movs	r0, r3
 8003118:	f7ff fd26 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SOVThreshold,4500,2); //0x92CE - set safety overvoltage threshold to 4.5V
 800311c:	498f      	ldr	r1, [pc, #572]	@ (800335c <BQ769x2_Configure+0x3e8>)
 800311e:	4b90      	ldr	r3, [pc, #576]	@ (8003360 <BQ769x2_Configure+0x3ec>)
 8003120:	2202      	movs	r2, #2
 8003122:	0018      	movs	r0, r3
 8003124:	f7ff fd20 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(EnabledPFA,0b00000011,1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 8003128:	4b8e      	ldr	r3, [pc, #568]	@ (8003364 <BQ769x2_Configure+0x3f0>)
 800312a:	2201      	movs	r2, #1
 800312c:	2103      	movs	r1, #3
 800312e:	0018      	movs	r0, r3
 8003130:	f7ff fd1a 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(EnabledPFD,0b00000001,1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 8003134:	4b8c      	ldr	r3, [pc, #560]	@ (8003368 <BQ769x2_Configure+0x3f4>)
 8003136:	2201      	movs	r2, #1
 8003138:	2101      	movs	r1, #1
 800313a:	0018      	movs	r0, r3
 800313c:	f7ff fd14 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TOSSThreshold,240,2); //enable permanent fail if top of stack voltage deviates from cell voltages added up by 240*12 = 2.8V
 8003140:	4b8a      	ldr	r3, [pc, #552]	@ (800336c <BQ769x2_Configure+0x3f8>)
 8003142:	2202      	movs	r2, #2
 8003144:	21f0      	movs	r1, #240	@ 0xf0
 8003146:	0018      	movs	r0, r3
 8003148:	f7ff fd0e 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ProtectionConfiguration,0x02,2); //Set Permanent Fail to turn FETs off only. Assume that idle will take care of DEEPSLEEP
 800314c:	4b88      	ldr	r3, [pc, #544]	@ (8003370 <BQ769x2_Configure+0x3fc>)
 800314e:	2202      	movs	r2, #2
 8003150:	2102      	movs	r1, #2
 8003152:	0018      	movs	r0, r3
 8003154:	f7ff fd08 	bl	8002b68 <BQ769x2_SetRegister>

	/* Balancing Configuration - leaving defaults for deltas (>40mV to start, <20mV to stop*/
	BQ769x2_SetRegister(BalancingConfiguration, 0b00000011, 1); //Set balancing to autonomously operate while in RELAX and CHARGE configurations. Sleep is disabled.
 8003158:	4b86      	ldr	r3, [pc, #536]	@ (8003374 <BQ769x2_Configure+0x400>)
 800315a:	2201      	movs	r2, #1
 800315c:	2103      	movs	r1, #3
 800315e:	0018      	movs	r0, r3
 8003160:	f7ff fd02 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMaxCells, 3, 1); //0x933A  - set maximum number of cells that may balance at once. Contributes to thermal limit of BQ chip
 8003164:	4b84      	ldr	r3, [pc, #528]	@ (8003378 <BQ769x2_Configure+0x404>)
 8003166:	2201      	movs	r2, #1
 8003168:	2103      	movs	r1, #3
 800316a:	0018      	movs	r0, r3
 800316c:	f7ff fcfc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinDeltaCharge, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in CHARGE to 15mV
 8003170:	4b82      	ldr	r3, [pc, #520]	@ (800337c <BQ769x2_Configure+0x408>)
 8003172:	2201      	movs	r2, #1
 8003174:	2119      	movs	r1, #25
 8003176:	0018      	movs	r0, r3
 8003178:	f7ff fcf6 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinDeltaRelax, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in RELAX to 15mV
 800317c:	4b80      	ldr	r3, [pc, #512]	@ (8003380 <BQ769x2_Configure+0x40c>)
 800317e:	2201      	movs	r2, #1
 8003180:	2119      	movs	r1, #25
 8003182:	0018      	movs	r0, r3
 8003184:	f7ff fcf0 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceStopDeltaCharge, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in CHARGE to 15mV
 8003188:	4b7e      	ldr	r3, [pc, #504]	@ (8003384 <BQ769x2_Configure+0x410>)
 800318a:	2201      	movs	r2, #1
 800318c:	210f      	movs	r1, #15
 800318e:	0018      	movs	r0, r3
 8003190:	f7ff fcea 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceStopDeltaRelax, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in RELAX to 15mV
 8003194:	4b7c      	ldr	r3, [pc, #496]	@ (8003388 <BQ769x2_Configure+0x414>)
 8003196:	2201      	movs	r2, #1
 8003198:	210f      	movs	r1, #15
 800319a:	0018      	movs	r0, r3
 800319c:	f7ff fce4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinCellVCharge, (int16_t) 0x0E74, 2); //0x933B -Minimum voltage at which cells start balancing. Set to 3700mV for now
 80031a0:	497a      	ldr	r1, [pc, #488]	@ (800338c <BQ769x2_Configure+0x418>)
 80031a2:	4b7b      	ldr	r3, [pc, #492]	@ (8003390 <BQ769x2_Configure+0x41c>)
 80031a4:	2202      	movs	r2, #2
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7ff fcde 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinCellVRelax, (int16_t) 0x0E74, 2); //0x933F -Minimum voltage at which cells start balancing. Set to 3700mV for now
 80031ac:	4977      	ldr	r1, [pc, #476]	@ (800338c <BQ769x2_Configure+0x418>)
 80031ae:	4b79      	ldr	r3, [pc, #484]	@ (8003394 <BQ769x2_Configure+0x420>)
 80031b0:	2202      	movs	r2, #2
 80031b2:	0018      	movs	r0, r3
 80031b4:	f7ff fcd8 	bl	8002b68 <BQ769x2_SetRegister>

	/*Over and Under Voltage configuration*/
	BQ769x2_SetRegister(CUVThreshold, 0x34, 1); //CUV (under-voltage) Threshold - 0x9275 = 0x34 (2631 mV) this value multiplied by 50.6mV = 2631mV
 80031b8:	4b77      	ldr	r3, [pc, #476]	@ (8003398 <BQ769x2_Configure+0x424>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	2134      	movs	r1, #52	@ 0x34
 80031be:	0018      	movs	r0, r3
 80031c0:	f7ff fcd2 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(COVThreshold, 0x53, 1); //COV (over-voltage) Threshold - 0x9278 = 0x53 (4199 mV) this value multiplied by 50.6mV = 4199mV
 80031c4:	4b75      	ldr	r3, [pc, #468]	@ (800339c <BQ769x2_Configure+0x428>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	2153      	movs	r1, #83	@ 0x53
 80031ca:	0018      	movs	r0, r3
 80031cc:	f7ff fccc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ShutdownCellVoltage, 0x0960, 2); // Shutdown 0x923F - enter SHUTDOWN when below this cell voltage to minimize power draw . Set to 2400mV
 80031d0:	2396      	movs	r3, #150	@ 0x96
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	4872      	ldr	r0, [pc, #456]	@ (80033a0 <BQ769x2_Configure+0x42c>)
 80031d6:	2202      	movs	r2, #2
 80031d8:	0019      	movs	r1, r3
 80031da:	f7ff fcc5 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ShutdownStackVoltage, 0x0AC8, 2); //ShutdownStackVoltage 0x9241 - enter SHUTDOWn when the stack is below this voltage - set to 2300mV/cell -> 2760*10mV
 80031de:	4971      	ldr	r1, [pc, #452]	@ (80033a4 <BQ769x2_Configure+0x430>)
 80031e0:	4b71      	ldr	r3, [pc, #452]	@ (80033a8 <BQ769x2_Configure+0x434>)
 80031e2:	2202      	movs	r2, #2
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7ff fcbf 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CUVRecoveryHysteresis, 0x04, 1); //CUVRecoveryHystersis 0x927B - hysteresis value after COV - set to 200mV -> 4* 50.6mV = 202.4mV
 80031ea:	4b70      	ldr	r3, [pc, #448]	@ (80033ac <BQ769x2_Configure+0x438>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	2104      	movs	r1, #4
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7ff fcb9 	bl	8002b68 <BQ769x2_SetRegister>

	/*Definitions of charge and discharge*/
	BQ769x2_SetRegister(DsgCurrentThreshold, 0x64, 2); //0x9310   Set definition of discharge in mA. 100mA. Balancing happens when current is above the negative of this current.
 80031f6:	4b6e      	ldr	r3, [pc, #440]	@ (80033b0 <BQ769x2_Configure+0x43c>)
 80031f8:	2202      	movs	r2, #2
 80031fa:	2164      	movs	r1, #100	@ 0x64
 80031fc:	0018      	movs	r0, r3
 80031fe:	f7ff fcb3 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ChgCurrentThreshold, 0x32, 2); //0x9312  Set definition of charge in mA. 50mA Balancing happens in charge when above this current
 8003202:	4b6c      	ldr	r3, [pc, #432]	@ (80033b4 <BQ769x2_Configure+0x440>)
 8003204:	2202      	movs	r2, #2
 8003206:	2132      	movs	r1, #50	@ 0x32
 8003208:	0018      	movs	r0, r3
 800320a:	f7ff fcad 	bl	8002b68 <BQ769x2_SetRegister>

	/*Charge current limit*/
	BQ769x2_SetRegister(OCCThreshold, 0x0F, 1); //OCC (over-current in charge) Threshold - 0x9280 = 0x05 (30mV = 3A across 10mOhm sense resistor) Units in 2mV
 800320e:	4b6a      	ldr	r3, [pc, #424]	@ (80033b8 <BQ769x2_Configure+0x444>)
 8003210:	2201      	movs	r2, #1
 8003212:	210f      	movs	r1, #15
 8003214:	0018      	movs	r0, r3
 8003216:	f7ff fca7 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCCDelay, 0x1E, 1); //OCC Delay (over current in charge delay) - 0x9281 = 0x0D (around 100ms)
 800321a:	4b68      	ldr	r3, [pc, #416]	@ (80033bc <BQ769x2_Configure+0x448>)
 800321c:	2201      	movs	r2, #1
 800321e:	211e      	movs	r1, #30
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff fca1 	bl	8002b68 <BQ769x2_SetRegister>

	/*Overcurrent in Discharge Config*/
	BQ769x2_SetRegister(OCD1Threshold, 0x7D, 1); //OCD1 "fast"Threshold - 0x9282 = 0x62 (250 mV = -25A across 10mOhm sense resistor) units of 2mV
 8003226:	4b66      	ldr	r3, [pc, #408]	@ (80033c0 <BQ769x2_Configure+0x44c>)
 8003228:	2201      	movs	r2, #1
 800322a:	217d      	movs	r1, #125	@ 0x7d
 800322c:	0018      	movs	r0, r3
 800322e:	f7ff fc9b 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD1Delay, 0x04, 1); //OCD1 Delay- 0x9283 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + setting) = 20ms.
 8003232:	4b64      	ldr	r3, [pc, #400]	@ (80033c4 <BQ769x2_Configure+0x450>)
 8003234:	2201      	movs	r2, #1
 8003236:	2104      	movs	r1, #4
 8003238:	0018      	movs	r0, r3
 800323a:	f7ff fc95 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(OCD2Threshold, 0x64, 1); //OCD1 Threshold - 0x9284 = (0x50 * 20 mV = 20A across 10mOhm sense resistor) units of 2mV
 800323e:	4b62      	ldr	r3, [pc, #392]	@ (80033c8 <BQ769x2_Configure+0x454>)
 8003240:	2201      	movs	r2, #1
 8003242:	2164      	movs	r1, #100	@ 0x64
 8003244:	0018      	movs	r0, r3
 8003246:	f7ff fc8f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD2Delay, 0x5A, 1); //OCD2 Threshold - 0x9285 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + 120) = 90ms.
 800324a:	4b60      	ldr	r3, [pc, #384]	@ (80033cc <BQ769x2_Configure+0x458>)
 800324c:	2201      	movs	r2, #1
 800324e:	215a      	movs	r1, #90	@ 0x5a
 8003250:	0018      	movs	r0, r3
 8003252:	f7ff fc89 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(OCD3Threshold, (int16_t) -16000, 2); //OCD3 Threshold - 0x928A (-16A in units of user Amps (mA))
 8003256:	495e      	ldr	r1, [pc, #376]	@ (80033d0 <BQ769x2_Configure+0x45c>)
 8003258:	4b5e      	ldr	r3, [pc, #376]	@ (80033d4 <BQ769x2_Configure+0x460>)
 800325a:	2202      	movs	r2, #2
 800325c:	0018      	movs	r0, r3
 800325e:	f7ff fc83 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD3Delay, 15, 2); //OCD3 Threshold - 0x928C (15 second delay)
 8003262:	4b5d      	ldr	r3, [pc, #372]	@ (80033d8 <BQ769x2_Configure+0x464>)
 8003264:	2202      	movs	r2, #2
 8003266:	210f      	movs	r1, #15
 8003268:	0018      	movs	r0, r3
 800326a:	f7ff fc7d 	bl	8002b68 <BQ769x2_SetRegister>

	/*Fast short circuit detection config */
	BQ769x2_SetRegister(SCDThreshold, 0x0D, 1); //Short circuit discharge Threshold - 0x9286 = 0x0B (400 mV = 40A across 10mOhm sense resistor)
 800326e:	4b5b      	ldr	r3, [pc, #364]	@ (80033dc <BQ769x2_Configure+0x468>)
 8003270:	2201      	movs	r2, #1
 8003272:	210d      	movs	r1, #13
 8003274:	0018      	movs	r0, r3
 8003276:	f7ff fc77 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SCDDelay, 0x11, 1); //SCD Delay - 0x9287 = 0x11 (240us = (17-1)*15us = 240us
 800327a:	4b59      	ldr	r3, [pc, #356]	@ (80033e0 <BQ769x2_Configure+0x46c>)
 800327c:	2201      	movs	r2, #1
 800327e:	2111      	movs	r1, #17
 8003280:	0018      	movs	r0, r3
 8003282:	f7ff fc71 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SCDLLatchLimit, 0x01, 1); //Set up SCDL Latch Limit to 1 to set SCD recovery only with load removal 0x9295 = 0x01
 8003286:	4b57      	ldr	r3, [pc, #348]	@ (80033e4 <BQ769x2_Configure+0x470>)
 8003288:	2201      	movs	r2, #1
 800328a:	2101      	movs	r1, #1
 800328c:	0018      	movs	r0, r3
 800328e:	f7ff fc6b 	bl	8002b68 <BQ769x2_SetRegister>

	// Exit CONFIGUPDATE mode  - Subcommand 0x0092
	BQ769x2_CommandSubcommand(EXIT_CFGUPDATE);
 8003292:	2092      	movs	r0, #146	@ 0x92
 8003294:	f7ff fd26 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(60000); //wait for chip to be ready
 8003298:	4b53      	ldr	r3, [pc, #332]	@ (80033e8 <BQ769x2_Configure+0x474>)
 800329a:	0018      	movs	r0, r3
 800329c:	f7ff fa2e 	bl	80026fc <delayUS>
}
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	00002ca2 	.word	0x00002ca2
 80032ac:	00009234 	.word	0x00009234
 80032b0:	00009308 	.word	0x00009308
 80032b4:	00009237 	.word	0x00009237
 80032b8:	00009236 	.word	0x00009236
 80032bc:	00009343 	.word	0x00009343
 80032c0:	000092fb 	.word	0x000092fb
 80032c4:	000092fa 	.word	0x000092fa
 80032c8:	000092fc 	.word	0x000092fc
 80032cc:	000092fd 	.word	0x000092fd
 80032d0:	000092ff 	.word	0x000092ff
 80032d4:	0000926d 	.word	0x0000926d
 80032d8:	3f41c044 	.word	0x3f41c044
 80032dc:	000091a8 	.word	0x000091a8
 80032e0:	485c7214 	.word	0x485c7214
 80032e4:	000091ac 	.word	0x000091ac
 80032e8:	ffffa961 	.word	0xffffa961
 80032ec:	000091ea 	.word	0x000091ea
 80032f0:	00007bd0 	.word	0x00007bd0
 80032f4:	000091ec 	.word	0x000091ec
 80032f8:	ffffbef4 	.word	0xffffbef4
 80032fc:	000091ee 	.word	0x000091ee
 8003300:	000091f0 	.word	0x000091f0
 8003304:	00000fbd 	.word	0x00000fbd
 8003308:	000091f2 	.word	0x000091f2
 800330c:	ffffa2e5 	.word	0xffffa2e5
 8003310:	000091f4 	.word	0x000091f4
 8003314:	00005102 	.word	0x00005102
 8003318:	000091f6 	.word	0x000091f6
 800331c:	ffffdeea 	.word	0xffffdeea
 8003320:	000091f8 	.word	0x000091f8
 8003324:	000011f4 	.word	0x000011f4
 8003328:	000091fa 	.word	0x000091fa
 800332c:	00002db7 	.word	0x00002db7
 8003330:	000091fe 	.word	0x000091fe
 8003334:	0000aaff 	.word	0x0000aaff
 8003338:	00009304 	.word	0x00009304
 800333c:	00009261 	.word	0x00009261
 8003340:	00009262 	.word	0x00009262
 8003344:	000092a6 	.word	0x000092a6
 8003348:	000092a9 	.word	0x000092a9
 800334c:	0000929a 	.word	0x0000929a
 8003350:	0000929d 	.word	0x0000929d
 8003354:	0000076c 	.word	0x0000076c
 8003358:	000092cb 	.word	0x000092cb
 800335c:	00001194 	.word	0x00001194
 8003360:	000092ce 	.word	0x000092ce
 8003364:	000092c0 	.word	0x000092c0
 8003368:	000092c3 	.word	0x000092c3
 800336c:	000092d1 	.word	0x000092d1
 8003370:	0000925f 	.word	0x0000925f
 8003374:	00009335 	.word	0x00009335
 8003378:	0000933a 	.word	0x0000933a
 800337c:	0000933d 	.word	0x0000933d
 8003380:	00009341 	.word	0x00009341
 8003384:	0000933e 	.word	0x0000933e
 8003388:	00009342 	.word	0x00009342
 800338c:	00000e74 	.word	0x00000e74
 8003390:	0000933b 	.word	0x0000933b
 8003394:	0000933f 	.word	0x0000933f
 8003398:	00009275 	.word	0x00009275
 800339c:	00009278 	.word	0x00009278
 80033a0:	0000923f 	.word	0x0000923f
 80033a4:	00000ac8 	.word	0x00000ac8
 80033a8:	00009241 	.word	0x00009241
 80033ac:	0000927b 	.word	0x0000927b
 80033b0:	00009310 	.word	0x00009310
 80033b4:	00009312 	.word	0x00009312
 80033b8:	00009280 	.word	0x00009280
 80033bc:	00009281 	.word	0x00009281
 80033c0:	00009282 	.word	0x00009282
 80033c4:	00009283 	.word	0x00009283
 80033c8:	00009284 	.word	0x00009284
 80033cc:	00009285 	.word	0x00009285
 80033d0:	ffffc180 	.word	0xffffc180
 80033d4:	0000928a 	.word	0x0000928a
 80033d8:	0000928c 	.word	0x0000928c
 80033dc:	00009286 	.word	0x00009286
 80033e0:	00009287 	.word	0x00009287
 80033e4:	00009295 	.word	0x00009295
 80033e8:	0000ea60 	.word	0x0000ea60

080033ec <BQ769x2_Initialize>:

/*Initialize BQ chip by configuring registers and then checking that a critical register was written. Return 1 if successfully configured, 0 if failed*/
uint8_t BQ769x2_Initialize() {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0

	BQ769x2_Configure();
 80033f0:	f7ff fdc0 	bl	8002f74 <BQ769x2_Configure>

	//Fail if device is still in config update mode.
	BQ769x2_ReadBatteryStatus();
 80033f4:	f7ff fda6 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
	if (value_BatteryStatus & 1) {
 80033f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <BQ769x2_Initialize+0x3c>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	001a      	movs	r2, r3
 80033fe:	2301      	movs	r3, #1
 8003400:	4013      	ands	r3, r2
 8003402:	d001      	beq.n	8003408 <BQ769x2_Initialize+0x1c>
		return 0;
 8003404:	2300      	movs	r3, #0
 8003406:	e00c      	b.n	8003422 <BQ769x2_Initialize+0x36>
	}
	//Fail if the active cells register is not 0xAAFF
	if (BQ769x2_ReadUnsignedRegister(VCellMode, 2) != ACTIVE_CELLS) {
 8003408:	4b08      	ldr	r3, [pc, #32]	@ (800342c <BQ769x2_Initialize+0x40>)
 800340a:	2102      	movs	r1, #2
 800340c:	0018      	movs	r0, r3
 800340e:	f7ff fd6f 	bl	8002ef0 <BQ769x2_ReadUnsignedRegister>
 8003412:	0003      	movs	r3, r0
 8003414:	001a      	movs	r2, r3
 8003416:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <BQ769x2_Initialize+0x44>)
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <BQ769x2_Initialize+0x34>
		return 0;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <BQ769x2_Initialize+0x36>
	}

	//config successful and register spot check complete
	return 1;
 8003420:	2301      	movs	r3, #1

}
 8003422:	0018      	movs	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000406 	.word	0x20000406
 800342c:	00009304 	.word	0x00009304
 8003430:	0000aaff 	.word	0x0000aaff

08003434 <BQ769x2_ForceDisableFETs>:

//  ********************************* FET Control Commands  ***************************************

void BQ769x2_ForceDisableFETs() {
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
	// Disables all FETs using the DFETOFF (BOTHOFF) pin
	// The DFETOFF pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(CFETOFF_PORT, CFETOFF_PIN, GPIO_PIN_RESET); // CFETOFF pin (BOTHOFF) set low
 8003438:	4b07      	ldr	r3, [pc, #28]	@ (8003458 <BQ769x2_ForceDisableFETs+0x24>)
 800343a:	2200      	movs	r2, #0
 800343c:	2108      	movs	r1, #8
 800343e:	0018      	movs	r0, r3
 8003440:	f002 fd39 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DFETOFF_PORT, DFETOFF_PIN, GPIO_PIN_RESET); // DFETOFF pin (BOTHOFF) set low
 8003444:	4b04      	ldr	r3, [pc, #16]	@ (8003458 <BQ769x2_ForceDisableFETs+0x24>)
 8003446:	2200      	movs	r2, #0
 8003448:	2110      	movs	r1, #16
 800344a:	0018      	movs	r0, r3
 800344c:	f002 fd33 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8003450:	46c0      	nop			@ (mov r8, r8)
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	46c0      	nop			@ (mov r8, r8)
 8003458:	50000400 	.word	0x50000400

0800345c <BQ769x2_AllowFETs>:

void BQ769x2_AllowFETs() {
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
	// Resets DFETOFF (BOTHOFF) pin
	// The DFETOFF pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(CFETOFF_PORT, CFETOFF_PIN, GPIO_PIN_SET); // CFETOFF pin set high
 8003460:	4b07      	ldr	r3, [pc, #28]	@ (8003480 <BQ769x2_AllowFETs+0x24>)
 8003462:	2201      	movs	r2, #1
 8003464:	2108      	movs	r1, #8
 8003466:	0018      	movs	r0, r3
 8003468:	f002 fd25 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DFETOFF_PORT, DFETOFF_PIN, GPIO_PIN_SET); // DFETOFF pin set high
 800346c:	4b04      	ldr	r3, [pc, #16]	@ (8003480 <BQ769x2_AllowFETs+0x24>)
 800346e:	2201      	movs	r2, #1
 8003470:	2110      	movs	r1, #16
 8003472:	0018      	movs	r0, r3
 8003474:	f002 fd1f 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	50000400 	.word	0x50000400

08003484 <BQ769x2_ReadFETStatus>:

void BQ769x2_ReadFETStatus() {
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	// Read FET Status to see which FETs are enabled
	BQ769x2_DirectCommand(FETStatus, 0x00, R);
 8003488:	2200      	movs	r2, #0
 800348a:	2100      	movs	r1, #0
 800348c:	207f      	movs	r0, #127	@ 0x7f
 800348e:	f7ff fce9 	bl	8002e64 <BQ769x2_DirectCommand>
	FET_Status = (RX_data[1] * 256 + RX_data[0]);
 8003492:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	4b14      	ldr	r3, [pc, #80]	@ (80034e8 <BQ769x2_ReadFETStatus+0x64>)
 8003498:	701a      	strb	r2, [r3, #0]
	Dsg = ((0x4 & RX_data[0]) >> 2); // discharge FET state
 800349a:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	089b      	lsrs	r3, r3, #2
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2201      	movs	r2, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <BQ769x2_ReadFETStatus+0x68>)
 80034aa:	701a      	strb	r2, [r3, #0]
	Chg = (0x1 & RX_data[0]); // charge FET state
 80034ac:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2201      	movs	r2, #1
 80034b2:	4013      	ands	r3, r2
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b0e      	ldr	r3, [pc, #56]	@ (80034f0 <BQ769x2_ReadFETStatus+0x6c>)
 80034b8:	701a      	strb	r2, [r3, #0]
	PChg = ((0x2 & RX_data[0]) >> 1); // pre-charge FET state
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2201      	movs	r2, #1
 80034c4:	4013      	ands	r3, r2
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <BQ769x2_ReadFETStatus+0x70>)
 80034ca:	701a      	strb	r2, [r3, #0]
	PDsg = ((0x8 & RX_data[0]) >> 3); // pre-discharge FET state
 80034cc:	4b05      	ldr	r3, [pc, #20]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2201      	movs	r2, #1
 80034d6:	4013      	ands	r3, r2
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	4b07      	ldr	r3, [pc, #28]	@ (80034f8 <BQ769x2_ReadFETStatus+0x74>)
 80034dc:	701a      	strb	r2, [r3, #0]
}
 80034de:	46c0      	nop			@ (mov r8, r8)
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	200003a0 	.word	0x200003a0
 80034e8:	20000408 	.word	0x20000408
 80034ec:	20000411 	.word	0x20000411
 80034f0:	20000412 	.word	0x20000412
 80034f4:	20000413 	.word	0x20000413
 80034f8:	20000414 	.word	0x20000414

080034fc <BQ769x2_ResetShutdownPin>:
	// Puts the device into SHUTDOWN mode using the RST_SHUT pin
	// The RST_SHUT pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET); // Sets RST_SHUT pin
}

void BQ769x2_ResetShutdownPin() {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	// Releases the RST_SHUT pin
	// The RST_SHUT pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET); // Resets RST_SHUT pin
 8003500:	23a0      	movs	r3, #160	@ 0xa0
 8003502:	05db      	lsls	r3, r3, #23
 8003504:	2200      	movs	r2, #0
 8003506:	2102      	movs	r1, #2
 8003508:	0018      	movs	r0, r3
 800350a:	f002 fcd4 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <BQ769x2_EnterDeepSleep>:

/*Put the BQ into DEEPSLEEP by writing the DEEPSLEEP command twice. Returns 1 if successful, otherwise 0*/
uint8_t BQ769x2_EnterDeepSleep() {
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
	BQ769x2_CommandSubcommand(DEEPSLEEP);
 8003518:	200f      	movs	r0, #15
 800351a:	f7ff fbe3 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(2000);
 800351e:	23fa      	movs	r3, #250	@ 0xfa
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	0018      	movs	r0, r3
 8003524:	f7ff f8ea 	bl	80026fc <delayUS>
	BQ769x2_CommandSubcommand(DEEPSLEEP);
 8003528:	200f      	movs	r0, #15
 800352a:	f7ff fbdb 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(2000);
 800352e:	23fa      	movs	r3, #250	@ 0xfa
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	0018      	movs	r0, r3
 8003534:	f7ff f8e2 	bl	80026fc <delayUS>
	if (BQ769x2_ReadControlStatus() & 0x04) //if bit 2 is high, then device is in DEEPSLEEP. Return 1 for success
 8003538:	f000 f89c 	bl	8003674 <BQ769x2_ReadControlStatus>
 800353c:	0003      	movs	r3, r0
 800353e:	001a      	movs	r2, r3
 8003540:	2304      	movs	r3, #4
 8003542:	4013      	ands	r3, r2
 8003544:	d001      	beq.n	800354a <BQ769x2_EnterDeepSleep+0x36>
			{
		return 1;
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <BQ769x2_EnterDeepSleep+0x38>
	}
	return 0;
 800354a:	2300      	movs	r3, #0
}
 800354c:	0018      	movs	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <BQ769x2_Wake>:

/*Wake up the BQ from DEEPSLEEP by toggling RST_SHUT once. Return 1 if successfully woken up, otherwise 0*/
uint8_t BQ769x2_Wake() {
 8003552:	b580      	push	{r7, lr}
 8003554:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET);
 8003556:	23a0      	movs	r3, #160	@ 0xa0
 8003558:	05db      	lsls	r3, r3, #23
 800355a:	2201      	movs	r2, #1
 800355c:	2102      	movs	r1, #2
 800355e:	0018      	movs	r0, r3
 8003560:	f002 fca9 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(2000);
 8003564:	23fa      	movs	r3, #250	@ 0xfa
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	0018      	movs	r0, r3
 800356a:	f7ff f8c7 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
 800356e:	23a0      	movs	r3, #160	@ 0xa0
 8003570:	05db      	lsls	r3, r3, #23
 8003572:	2200      	movs	r2, #0
 8003574:	2102      	movs	r1, #2
 8003576:	0018      	movs	r0, r3
 8003578:	f002 fc9d 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(2000);
 800357c:	23fa      	movs	r3, #250	@ 0xfa
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	0018      	movs	r0, r3
 8003582:	f7ff f8bb 	bl	80026fc <delayUS>

	if (BQ769x2_ReadControlStatus() & 0x04) { //if bit 2 is high, then device is in DEEPSLEEP
 8003586:	f000 f875 	bl	8003674 <BQ769x2_ReadControlStatus>
 800358a:	0003      	movs	r3, r0
 800358c:	001a      	movs	r2, r3
 800358e:	2304      	movs	r3, #4
 8003590:	4013      	ands	r3, r2
 8003592:	d001      	beq.n	8003598 <BQ769x2_Wake+0x46>
		return 0;
 8003594:	2300      	movs	r3, #0
 8003596:	e000      	b.n	800359a <BQ769x2_Wake+0x48>
	}

	return 1;
 8003598:	2301      	movs	r3, #1

}
 800359a:	0018      	movs	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <BQ769x2_Reset>:
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
}

/* BQ769x2_Reset - hard reset of the BQ chip, which takes ~250ms. The 3V3 rail comes up 20ms after the rest begins
 * Should only be called if the 3v3 rail needs to be reset, which can fix some issues related to sleep with the STM32 after using the debugger */
void BQ769x2_Reset() {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
	uint8_t RetryCounter = 0;
 80035a6:	1dfb      	adds	r3, r7, #7
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80035ac:	e00f      	b.n	80035ce <BQ769x2_Reset+0x2e>
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 80035ae:	2380      	movs	r3, #128	@ 0x80
 80035b0:	0099      	lsls	r1, r3, #2
 80035b2:	23a0      	movs	r3, #160	@ 0xa0
 80035b4:	05db      	lsls	r3, r3, #23
 80035b6:	2201      	movs	r2, #1
 80035b8:	0018      	movs	r0, r3
 80035ba:	f002 fc7c 	bl	8005eb6 <HAL_GPIO_WritePin>
		BQ769x2_CommandSubcommand(BQ769x2_RESET); // Resets the BQ769x2 registers and kills the 3v3 Rail
 80035be:	2012      	movs	r0, #18
 80035c0:	f7ff fb90 	bl	8002ce4 <BQ769x2_CommandSubcommand>
		RetryCounter++;
 80035c4:	1dfb      	adds	r3, r7, #7
 80035c6:	781a      	ldrb	r2, [r3, #0]
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	3201      	adds	r2, #1
 80035cc:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80035ce:	1dfb      	adds	r3, r7, #7
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b13      	cmp	r3, #19
 80035d4:	d9eb      	bls.n	80035ae <BQ769x2_Reset+0xe>
	}

	Error_Handler(); //If we end up here, something is truly messed up
 80035d6:	f001 fb8b 	bl	8004cf0 <Error_Handler>
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <BQ769x2_Ready>:
/* BQ769x2_Ready - return 1 if BQ is initialized, 0 otherwise */
uint8_t BQ769x2_Ready() {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
	BQ769x2_ReadBatteryStatus();
 80035e8:	f7ff fcac 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
	if (value_BatteryStatus & 0x300) { //if bits 8 and 9 of battery status are set, device has finished booting
 80035ec:	4b07      	ldr	r3, [pc, #28]	@ (800360c <BQ769x2_Ready+0x28>)
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	001a      	movs	r2, r3
 80035f2:	23c0      	movs	r3, #192	@ 0xc0
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4013      	ands	r3, r2
 80035f8:	d004      	beq.n	8003604 <BQ769x2_Ready+0x20>
		delayMS(60);
 80035fa:	203c      	movs	r0, #60	@ 0x3c
 80035fc:	f7ff f894 	bl	8002728 <delayMS>
		return 1;
 8003600:	2301      	movs	r3, #1
 8003602:	e000      	b.n	8003606 <BQ769x2_Ready+0x22>
	};
	return 0;
 8003604:	2300      	movs	r3, #0
}
 8003606:	0018      	movs	r0, r3
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000406 	.word	0x20000406

08003610 <BQ769x2_SoftWake>:

/* Quickly toggle RST_SHUT to wake the BQ chip. Simple function that doesn't block */
void BQ769x2_SoftWake() {
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET);
 8003614:	23a0      	movs	r3, #160	@ 0xa0
 8003616:	05db      	lsls	r3, r3, #23
 8003618:	2201      	movs	r2, #1
 800361a:	2102      	movs	r1, #2
 800361c:	0018      	movs	r0, r3
 800361e:	f002 fc4a 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(2000);
 8003622:	23fa      	movs	r3, #250	@ 0xfa
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	0018      	movs	r0, r3
 8003628:	f7ff f868 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
 800362c:	23a0      	movs	r3, #160	@ 0xa0
 800362e:	05db      	lsls	r3, r3, #23
 8003630:	2200      	movs	r2, #0
 8003632:	2102      	movs	r1, #2
 8003634:	0018      	movs	r0, r3
 8003636:	f002 fc3e 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(2000);
 800363a:	23fa      	movs	r3, #250	@ 0xfa
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	0018      	movs	r0, r3
 8003640:	f7ff f85c 	bl	80026fc <delayUS>
}
 8003644:	46c0      	nop			@ (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <BQ769x2_ReadAlarmStatus>:

// ********************************* End of BQ769x2 Power Commands   *****************************************

// ********************************* BQ769x2 Status and Fault Commands   *****************************************

uint16_t BQ769x2_ReadAlarmStatus() {
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
	// Read this register to find out why the ALERT pin was asserted
	BQ769x2_DirectCommand(AlarmStatus, 0x00, R);
 8003650:	2200      	movs	r2, #0
 8003652:	2100      	movs	r1, #0
 8003654:	2062      	movs	r0, #98	@ 0x62
 8003656:	f7ff fc05 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 800365a:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <BQ769x2_ReadAlarmStatus+0x24>)
 800365c:	785b      	ldrb	r3, [r3, #1]
 800365e:	021b      	lsls	r3, r3, #8
 8003660:	b29b      	uxth	r3, r3
 8003662:	4a03      	ldr	r2, [pc, #12]	@ (8003670 <BQ769x2_ReadAlarmStatus+0x24>)
 8003664:	7812      	ldrb	r2, [r2, #0]
 8003666:	189b      	adds	r3, r3, r2
 8003668:	b29b      	uxth	r3, r3
}
 800366a:	0018      	movs	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	200003a0 	.word	0x200003a0

08003674 <BQ769x2_ReadControlStatus>:

uint16_t BQ769x2_ReadControlStatus() {
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
	// Read this register to get the Control Status Pins
	BQ769x2_DirectCommand(ControlStatus, 0x00, R);
 8003678:	2200      	movs	r2, #0
 800367a:	2100      	movs	r1, #0
 800367c:	2000      	movs	r0, #0
 800367e:	f7ff fbf1 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 8003682:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <BQ769x2_ReadControlStatus+0x24>)
 8003684:	785b      	ldrb	r3, [r3, #1]
 8003686:	021b      	lsls	r3, r3, #8
 8003688:	b29b      	uxth	r3, r3
 800368a:	4a03      	ldr	r2, [pc, #12]	@ (8003698 <BQ769x2_ReadControlStatus+0x24>)
 800368c:	7812      	ldrb	r2, [r2, #0]
 800368e:	189b      	adds	r3, r3, r2
 8003690:	b29b      	uxth	r3, r3
}
 8003692:	0018      	movs	r0, r3
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200003a0 	.word	0x200003a0

0800369c <BQ769x2_ReadSafetyStatus>:
	// Read this register to find out why the ALERT raw pin was asserted. Distinct from AlarmStatus in that these do not latch
	BQ769x2_DirectCommand(AlarmRawStatus, 0x00, R);
	return (RX_data[1] * 256 + RX_data[0]);
}

uint8_t BQ769x2_ReadSafetyStatus() {
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
	// Read Safety Status A/B/C and find which bits are set
	// This shows which primary protections have been triggered
	// Return 1 at end to match structure of other functions
	BQ769x2_DirectCommand(SafetyStatusA, 0x00, R);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2100      	movs	r1, #0
 80036a4:	2003      	movs	r0, #3
 80036a6:	f7ff fbdd 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusA = (RX_data[1] * 256 + RX_data[0]);
 80036aa:	4b28      	ldr	r3, [pc, #160]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036ac:	781a      	ldrb	r2, [r3, #0]
 80036ae:	4b28      	ldr	r3, [pc, #160]	@ (8003750 <BQ769x2_ReadSafetyStatus+0xb4>)
 80036b0:	701a      	strb	r2, [r3, #0]
	//Example Fault Flags
	UV_Fault = ((0x4 & RX_data[0]) >> 2);
 80036b2:	4b26      	ldr	r3, [pc, #152]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2201      	movs	r2, #1
 80036bc:	4013      	ands	r3, r2
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <BQ769x2_ReadSafetyStatus+0xb8>)
 80036c2:	701a      	strb	r2, [r3, #0]
	OV_Fault = ((0x8 & RX_data[0]) >> 3);
 80036c4:	4b21      	ldr	r3, [pc, #132]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	08db      	lsrs	r3, r3, #3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2201      	movs	r2, #1
 80036ce:	4013      	ands	r3, r2
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	4b21      	ldr	r3, [pc, #132]	@ (8003758 <BQ769x2_ReadSafetyStatus+0xbc>)
 80036d4:	701a      	strb	r2, [r3, #0]
	SCD_Fault = ((0x8 & RX_data[1]) >> 3);
 80036d6:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036d8:	785b      	ldrb	r3, [r3, #1]
 80036da:	08db      	lsrs	r3, r3, #3
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2201      	movs	r2, #1
 80036e0:	4013      	ands	r3, r2
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <BQ769x2_ReadSafetyStatus+0xc0>)
 80036e6:	701a      	strb	r2, [r3, #0]
	OCD_Fault = ((0x2 & RX_data[1]) >> 1);
 80036e8:	4b18      	ldr	r3, [pc, #96]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036ea:	785b      	ldrb	r3, [r3, #1]
 80036ec:	085b      	lsrs	r3, r3, #1
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2201      	movs	r2, #1
 80036f2:	4013      	ands	r3, r2
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003760 <BQ769x2_ReadSafetyStatus+0xc4>)
 80036f8:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(SafetyStatusB, 0x00, R);
 80036fa:	2200      	movs	r2, #0
 80036fc:	2100      	movs	r1, #0
 80036fe:	2005      	movs	r0, #5
 8003700:	f7ff fbb0 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusB = (RX_data[1] * 256 + RX_data[0]);
 8003704:	4b11      	ldr	r3, [pc, #68]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 8003706:	781a      	ldrb	r2, [r3, #0]
 8003708:	4b16      	ldr	r3, [pc, #88]	@ (8003764 <BQ769x2_ReadSafetyStatus+0xc8>)
 800370a:	701a      	strb	r2, [r3, #0]

	BQ769x2_DirectCommand(SafetyStatusC, 0x00, R);
 800370c:	2200      	movs	r2, #0
 800370e:	2100      	movs	r1, #0
 8003710:	2007      	movs	r0, #7
 8003712:	f7ff fba7 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusC = (RX_data[1] * 256 + RX_data[0]);
 8003716:	4b0d      	ldr	r3, [pc, #52]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 8003718:	781a      	ldrb	r2, [r3, #0]
 800371a:	4b13      	ldr	r3, [pc, #76]	@ (8003768 <BQ769x2_ReadSafetyStatus+0xcc>)
 800371c:	701a      	strb	r2, [r3, #0]

	if ((value_SafetyStatusA + value_SafetyStatusB + value_SafetyStatusC) > 1) {
 800371e:	4b0c      	ldr	r3, [pc, #48]	@ (8003750 <BQ769x2_ReadSafetyStatus+0xb4>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	001a      	movs	r2, r3
 8003724:	4b0f      	ldr	r3, [pc, #60]	@ (8003764 <BQ769x2_ReadSafetyStatus+0xc8>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	18d3      	adds	r3, r2, r3
 800372a:	4a0f      	ldr	r2, [pc, #60]	@ (8003768 <BQ769x2_ReadSafetyStatus+0xcc>)
 800372c:	7812      	ldrb	r2, [r2, #0]
 800372e:	189b      	adds	r3, r3, r2
 8003730:	2b01      	cmp	r3, #1
 8003732:	dd03      	ble.n	800373c <BQ769x2_ReadSafetyStatus+0xa0>
		ProtectionsTriggered = 1;
 8003734:	4b0d      	ldr	r3, [pc, #52]	@ (800376c <BQ769x2_ReadSafetyStatus+0xd0>)
 8003736:	2201      	movs	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	e002      	b.n	8003742 <BQ769x2_ReadSafetyStatus+0xa6>
	} else {
		ProtectionsTriggered = 0;
 800373c:	4b0b      	ldr	r3, [pc, #44]	@ (800376c <BQ769x2_ReadSafetyStatus+0xd0>)
 800373e:	2200      	movs	r2, #0
 8003740:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 8003742:	2301      	movs	r3, #1
}
 8003744:	0018      	movs	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	200003a0 	.word	0x200003a0
 8003750:	20000402 	.word	0x20000402
 8003754:	2000040c 	.word	0x2000040c
 8003758:	2000040d 	.word	0x2000040d
 800375c:	2000040e 	.word	0x2000040e
 8003760:	2000040f 	.word	0x2000040f
 8003764:	20000403 	.word	0x20000403
 8003768:	20000404 	.word	0x20000404
 800376c:	20000410 	.word	0x20000410

08003770 <BQ769x2_ReadVoltage>:

// ********************************* BQ769x2 Measurement Commands   *****************************************

uint16_t BQ769x2_ReadVoltage(uint8_t command)
// This function can be used to read a specific cell voltage or stack / pack / LD voltage
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	0002      	movs	r2, r0
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	701a      	strb	r2, [r3, #0]
	//RX_data is global var
	BQ769x2_DirectCommand(command, 0x00, R);
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2200      	movs	r2, #0
 8003782:	2100      	movs	r1, #0
 8003784:	0018      	movs	r0, r3
 8003786:	f7ff fb6d 	bl	8002e64 <BQ769x2_DirectCommand>
	delayUS(2000);
 800378a:	23fa      	movs	r3, #250	@ 0xfa
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	0018      	movs	r0, r3
 8003790:	f7fe ffb4 	bl	80026fc <delayUS>
	if (command >= Cell1Voltage && command <= Cell16Voltage) {//Cells 1 through 16 (0x14 to 0x32)
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b13      	cmp	r3, #19
 800379a:	d90c      	bls.n	80037b6 <BQ769x2_ReadVoltage+0x46>
 800379c:	1dfb      	adds	r3, r7, #7
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b32      	cmp	r3, #50	@ 0x32
 80037a2:	d808      	bhi.n	80037b6 <BQ769x2_ReadVoltage+0x46>
		return (RX_data[1] * 256 + RX_data[0]); //voltage is reported in mV
 80037a4:	4b0c      	ldr	r3, [pc, #48]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037a6:	785b      	ldrb	r3, [r3, #1]
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	4a0a      	ldr	r2, [pc, #40]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037ae:	7812      	ldrb	r2, [r2, #0]
 80037b0:	189b      	adds	r3, r3, r2
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	e00b      	b.n	80037ce <BQ769x2_ReadVoltage+0x5e>
	} else { //stack, Pack, LD
		return 10 * (RX_data[1] * 256 + RX_data[0]); //voltage is reported in 0.01V units
 80037b6:	4b08      	ldr	r3, [pc, #32]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	4a06      	ldr	r2, [pc, #24]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037be:	7812      	ldrb	r2, [r2, #0]
 80037c0:	189b      	adds	r3, r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	1c1a      	adds	r2, r3, #0
 80037c6:	0092      	lsls	r2, r2, #2
 80037c8:	18d3      	adds	r3, r2, r3
 80037ca:	18db      	adds	r3, r3, r3
 80037cc:	b29b      	uxth	r3, r3
	}

}
 80037ce:	0018      	movs	r0, r3
 80037d0:	46bd      	mov	sp, r7
 80037d2:	b002      	add	sp, #8
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	46c0      	nop			@ (mov r8, r8)
 80037d8:	200003a0 	.word	0x200003a0

080037dc <BQ769x2_ReadAllVoltages>:
void BQ769x2_ReadAllVoltages()
// Reads all cell voltages, Stack voltage, PACK pin voltage, and LD pin voltage
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
	//int cellvoltageholder = Cell1Voltage; //Cell1Voltage is 0x14
	//for (int x = 0; x < 16; x++) { //Reads all cell voltages
	//	CellVoltage[x] = BQ769x2_ReadVoltage(cellvoltageholder);
	//	cellvoltageholder = cellvoltageholder + 2;
	//}
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 80037e2:	2300      	movs	r3, #0
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	e010      	b.n	800380a <BQ769x2_ReadAllVoltages+0x2e>
			CellVoltage[x] = BQ769x2_ReadVoltage(Cell1Voltage + 2 * x);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	330a      	adds	r3, #10
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	18db      	adds	r3, r3, r3
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	0018      	movs	r0, r3
 80037f4:	f7ff ffbc 	bl	8003770 <BQ769x2_ReadVoltage>
 80037f8:	0003      	movs	r3, r0
 80037fa:	b219      	sxth	r1, r3
 80037fc:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <BQ769x2_ReadAllVoltages+0x68>)
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	0052      	lsls	r2, r2, #1
 8003802:	52d1      	strh	r1, [r2, r3]
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3301      	adds	r3, #1
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b0f      	cmp	r3, #15
 800380e:	ddeb      	ble.n	80037e8 <BQ769x2_ReadAllVoltages+0xc>
	}

	Stack_Voltage = BQ769x2_ReadVoltage(StackVoltage);
 8003810:	2034      	movs	r0, #52	@ 0x34
 8003812:	f7ff ffad 	bl	8003770 <BQ769x2_ReadVoltage>
 8003816:	0003      	movs	r3, r0
 8003818:	001a      	movs	r2, r3
 800381a:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <BQ769x2_ReadAllVoltages+0x6c>)
 800381c:	801a      	strh	r2, [r3, #0]
	Pack_Voltage = BQ769x2_ReadVoltage(PACKPinVoltage);
 800381e:	2036      	movs	r0, #54	@ 0x36
 8003820:	f7ff ffa6 	bl	8003770 <BQ769x2_ReadVoltage>
 8003824:	0003      	movs	r3, r0
 8003826:	001a      	movs	r2, r3
 8003828:	4b08      	ldr	r3, [pc, #32]	@ (800384c <BQ769x2_ReadAllVoltages+0x70>)
 800382a:	801a      	strh	r2, [r3, #0]
	LD_Voltage = BQ769x2_ReadVoltage(LDPinVoltage);
 800382c:	2038      	movs	r0, #56	@ 0x38
 800382e:	f7ff ff9f 	bl	8003770 <BQ769x2_ReadVoltage>
 8003832:	0003      	movs	r3, r0
 8003834:	001a      	movs	r2, r3
 8003836:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <BQ769x2_ReadAllVoltages+0x74>)
 8003838:	801a      	strh	r2, [r3, #0]
}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b002      	add	sp, #8
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	200003c4 	.word	0x200003c4
 8003848:	200003f8 	.word	0x200003f8
 800384c:	200003fa 	.word	0x200003fa
 8003850:	200003fc 	.word	0x200003fc

08003854 <BQ769x2_ReadCurrent>:

int16_t BQ769x2_ReadCurrent()
// Reads PACK current
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
	BQ769x2_DirectCommand(CC2Current, 0x00, R);
 8003858:	2200      	movs	r2, #0
 800385a:	2100      	movs	r1, #0
 800385c:	203a      	movs	r0, #58	@ 0x3a
 800385e:	f7ff fb01 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]); // cell current is reported as an int16 in UserAmps
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <BQ769x2_ReadCurrent+0x28>)
 8003864:	785b      	ldrb	r3, [r3, #1]
 8003866:	021b      	lsls	r3, r3, #8
 8003868:	b29b      	uxth	r3, r3
 800386a:	4a04      	ldr	r2, [pc, #16]	@ (800387c <BQ769x2_ReadCurrent+0x28>)
 800386c:	7812      	ldrb	r2, [r2, #0]
 800386e:	189b      	adds	r3, r3, r2
 8003870:	b29b      	uxth	r3, r3
 8003872:	b21b      	sxth	r3, r3
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	200003a0 	.word	0x200003a0

08003880 <BQ769x2_ReadTemperature>:

float BQ769x2_ReadTemperature(uint8_t command) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	0002      	movs	r2, r0
 8003888:	1dfb      	adds	r3, r7, #7
 800388a:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(command, 0x00, R);
 800388c:	1dfb      	adds	r3, r7, #7
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	2100      	movs	r1, #0
 8003894:	0018      	movs	r0, r3
 8003896:	f7ff fae5 	bl	8002e64 <BQ769x2_DirectCommand>
	//RX_data is a global var
	return (0.1 * (float) (RX_data[1] * 256 + RX_data[0])) - 273.15; // converts from 0.1K to Celcius
 800389a:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <BQ769x2_ReadTemperature+0x64>)
 800389c:	785b      	ldrb	r3, [r3, #1]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	4a10      	ldr	r2, [pc, #64]	@ (80038e4 <BQ769x2_ReadTemperature+0x64>)
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	189b      	adds	r3, r3, r2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7fc ff18 	bl	80006dc <__aeabi_i2f>
 80038ac:	1c03      	adds	r3, r0, #0
 80038ae:	1c18      	adds	r0, r3, #0
 80038b0:	f7fe fe1c 	bl	80024ec <__aeabi_f2d>
 80038b4:	4a0c      	ldr	r2, [pc, #48]	@ (80038e8 <BQ769x2_ReadTemperature+0x68>)
 80038b6:	4b0d      	ldr	r3, [pc, #52]	@ (80038ec <BQ769x2_ReadTemperature+0x6c>)
 80038b8:	f7fd ff04 	bl	80016c4 <__aeabi_dmul>
 80038bc:	0002      	movs	r2, r0
 80038be:	000b      	movs	r3, r1
 80038c0:	0010      	movs	r0, r2
 80038c2:	0019      	movs	r1, r3
 80038c4:	4a0a      	ldr	r2, [pc, #40]	@ (80038f0 <BQ769x2_ReadTemperature+0x70>)
 80038c6:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <BQ769x2_ReadTemperature+0x74>)
 80038c8:	f7fe f9c4 	bl	8001c54 <__aeabi_dsub>
 80038cc:	0002      	movs	r2, r0
 80038ce:	000b      	movs	r3, r1
 80038d0:	0010      	movs	r0, r2
 80038d2:	0019      	movs	r1, r3
 80038d4:	f7fe fe52 	bl	800257c <__aeabi_d2f>
 80038d8:	1c03      	adds	r3, r0, #0
}
 80038da:	1c18      	adds	r0, r3, #0
 80038dc:	46bd      	mov	sp, r7
 80038de:	b002      	add	sp, #8
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	200003a0 	.word	0x200003a0
 80038e8:	9999999a 	.word	0x9999999a
 80038ec:	3fb99999 	.word	0x3fb99999
 80038f0:	66666666 	.word	0x66666666
 80038f4:	40711266 	.word	0x40711266

080038f8 <BQ769x2_ReadBalancingStatus>:

void BQ769x2_ReadBalancingStatus() {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
	BQ769x2_Subcommand(CB_ACTIVE_CELLS, 0x00, R);
 80038fc:	2200      	movs	r2, #0
 80038fe:	2100      	movs	r1, #0
 8003900:	2083      	movs	r0, #131	@ 0x83
 8003902:	f7ff fa13 	bl	8002d2c <BQ769x2_Subcommand>
	CB_ActiveCells = (RX_32Byte[1] * 256 + RX_32Byte[0]); //CB_ACTIVE_CELLS returns a 2 byte bitfield of which cells are balancing
 8003906:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <BQ769x2_ReadBalancingStatus+0x28>)
 8003908:	785b      	ldrb	r3, [r3, #1]
 800390a:	021b      	lsls	r3, r3, #8
 800390c:	b29b      	uxth	r3, r3
 800390e:	4a04      	ldr	r2, [pc, #16]	@ (8003920 <BQ769x2_ReadBalancingStatus+0x28>)
 8003910:	7812      	ldrb	r2, [r2, #0]
 8003912:	189b      	adds	r3, r3, r2
 8003914:	b29a      	uxth	r2, r3
 8003916:	4b03      	ldr	r3, [pc, #12]	@ (8003924 <BQ769x2_ReadBalancingStatus+0x2c>)
 8003918:	801a      	strh	r2, [r3, #0]
}
 800391a:	46c0      	nop			@ (mov r8, r8)
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	200003a4 	.word	0x200003a4
 8003924:	2000040a 	.word	0x2000040a

08003928 <BQ769x2_ReadBatteryData>:
	AccumulatedCharge_Time = ((RX_32Byte[11] << 24) + (RX_32Byte[10] << 16)
			+ (RX_32Byte[9] << 8) + RX_32Byte[8]); //Bytes 8-11
}

/* update variables in STM32 with values from the BQ chip. Returns 1 if successful, 0 if failed or data not yet ready */
uint8_t BQ769x2_ReadBatteryData() {
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
	AlarmBits = BQ769x2_ReadAlarmStatus();
 800392c:	f7ff fe8e 	bl	800364c <BQ769x2_ReadAlarmStatus>
 8003930:	0003      	movs	r3, r0
 8003932:	001a      	movs	r2, r3
 8003934:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <BQ769x2_ReadBatteryData+0x78>)
 8003936:	801a      	strh	r2, [r3, #0]
	if (AlarmBits & 0x80) { // Check if FULLSCAN is complete. If set, new measurements are available
 8003938:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <BQ769x2_ReadBatteryData+0x78>)
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	001a      	movs	r2, r3
 800393e:	2380      	movs	r3, #128	@ 0x80
 8003940:	4013      	ands	r3, r2
 8003942:	d028      	beq.n	8003996 <BQ769x2_ReadBatteryData+0x6e>
		Pack_Current = BQ769x2_ReadCurrent(); //needed for STM32_HandleInactivity, do not remove
 8003944:	f7ff ff86 	bl	8003854 <BQ769x2_ReadCurrent>
 8003948:	0003      	movs	r3, r0
 800394a:	001a      	movs	r2, r3
 800394c:	4b15      	ldr	r3, [pc, #84]	@ (80039a4 <BQ769x2_ReadBatteryData+0x7c>)
 800394e:	801a      	strh	r2, [r3, #0]
		BQ769x2_ReadAllVoltages(); //get most recent voltages
 8003950:	f7ff ff44 	bl	80037dc <BQ769x2_ReadAllVoltages>
		BQ769x2_ReadBalancingStatus(); //needed for balancing status message
 8003954:	f7ff ffd0 	bl	80038f8 <BQ769x2_ReadBalancingStatus>
		Temperature[0] = BQ769x2_ReadTemperature(TS1Temperature);
 8003958:	2070      	movs	r0, #112	@ 0x70
 800395a:	f7ff ff91 	bl	8003880 <BQ769x2_ReadTemperature>
 800395e:	1c02      	adds	r2, r0, #0
 8003960:	4b11      	ldr	r3, [pc, #68]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 8003962:	601a      	str	r2, [r3, #0]
		Temperature[1] = BQ769x2_ReadTemperature(TS3Temperature);
 8003964:	2074      	movs	r0, #116	@ 0x74
 8003966:	f7ff ff8b 	bl	8003880 <BQ769x2_ReadTemperature>
 800396a:	1c02      	adds	r2, r0, #0
 800396c:	4b0e      	ldr	r3, [pc, #56]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 800396e:	605a      	str	r2, [r3, #4]
		Temperature[2] = BQ769x2_ReadTemperature(HDQTemperature);
 8003970:	2076      	movs	r0, #118	@ 0x76
 8003972:	f7ff ff85 	bl	8003880 <BQ769x2_ReadTemperature>
 8003976:	1c02      	adds	r2, r0, #0
 8003978:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 800397a:	609a      	str	r2, [r3, #8]
		Temperature[3] = BQ769x2_ReadTemperature(IntTemperature);
 800397c:	2068      	movs	r0, #104	@ 0x68
 800397e:	f7ff ff7f 	bl	8003880 <BQ769x2_ReadTemperature>
 8003982:	1c02      	adds	r2, r0, #0
 8003984:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 8003986:	60da      	str	r2, [r3, #12]

		BQ769x2_DirectCommand(AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit
 8003988:	2201      	movs	r2, #1
 800398a:	2180      	movs	r1, #128	@ 0x80
 800398c:	2062      	movs	r0, #98	@ 0x62
 800398e:	f7ff fa69 	bl	8002e64 <BQ769x2_DirectCommand>
		return 1;
 8003992:	2301      	movs	r3, #1
 8003994:	e000      	b.n	8003998 <BQ769x2_ReadBatteryData+0x70>
	} else {
		return 0;
 8003996:	2300      	movs	r3, #0
	}
}
 8003998:	0018      	movs	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	20000400 	.word	0x20000400
 80039a4:	200003fe 	.word	0x200003fe
 80039a8:	200003e8 	.word	0x200003e8

080039ac <BQ769x2_CalcMinMaxCellV>:

/* calculate min and max voltage, update globals. */
void BQ769x2_CalcMinMaxCellV() {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
	// Assume the first element is the minimum
	int maxV = 50;
 80039b2:	2332      	movs	r3, #50	@ 0x32
 80039b4:	60fb      	str	r3, [r7, #12]
	int minV = 6000;
 80039b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a28 <BQ769x2_CalcMinMaxCellV+0x7c>)
 80039b8:	60bb      	str	r3, [r7, #8]

	// Loop through the array to find the minimum
	for (int i = 0; i < 16; i++) {
 80039ba:	2300      	movs	r3, #0
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	e023      	b.n	8003a08 <BQ769x2_CalcMinMaxCellV+0x5c>
		if (ACTIVE_CELLS & (1 << i)) {
 80039c0:	4a1a      	ldr	r2, [pc, #104]	@ (8003a2c <BQ769x2_CalcMinMaxCellV+0x80>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	411a      	asrs	r2, r3
 80039c6:	0013      	movs	r3, r2
 80039c8:	2201      	movs	r2, #1
 80039ca:	4013      	ands	r3, r2
 80039cc:	d019      	beq.n	8003a02 <BQ769x2_CalcMinMaxCellV+0x56>
			if (CellVoltage[i] < minV) {
 80039ce:	4b18      	ldr	r3, [pc, #96]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	0052      	lsls	r2, r2, #1
 80039d4:	5ed3      	ldrsh	r3, [r2, r3]
 80039d6:	001a      	movs	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4293      	cmp	r3, r2
 80039dc:	dd04      	ble.n	80039e8 <BQ769x2_CalcMinMaxCellV+0x3c>
				minV = CellVoltage[i];
 80039de:	4b14      	ldr	r3, [pc, #80]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	0052      	lsls	r2, r2, #1
 80039e4:	5ed3      	ldrsh	r3, [r2, r3]
 80039e6:	60bb      	str	r3, [r7, #8]
			}
			if (CellVoltage[i] > maxV) {
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	0052      	lsls	r2, r2, #1
 80039ee:	5ed3      	ldrsh	r3, [r2, r3]
 80039f0:	001a      	movs	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4293      	cmp	r3, r2
 80039f6:	da04      	bge.n	8003a02 <BQ769x2_CalcMinMaxCellV+0x56>
				maxV = CellVoltage[i];
 80039f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	0052      	lsls	r2, r2, #1
 80039fe:	5ed3      	ldrsh	r3, [r2, r3]
 8003a00:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3301      	adds	r3, #1
 8003a06:	607b      	str	r3, [r7, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b0f      	cmp	r3, #15
 8003a0c:	ddd8      	ble.n	80039c0 <BQ769x2_CalcMinMaxCellV+0x14>
			}
		}
	}
	CellMinV = minV;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	b21a      	sxth	r2, r3
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <BQ769x2_CalcMinMaxCellV+0x88>)
 8003a14:	801a      	strh	r2, [r3, #0]
	CellMaxV = maxV;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	b21a      	sxth	r2, r3
 8003a1a:	4b07      	ldr	r3, [pc, #28]	@ (8003a38 <BQ769x2_CalcMinMaxCellV+0x8c>)
 8003a1c:	801a      	strh	r2, [r3, #0]
}
 8003a1e:	46c0      	nop			@ (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b004      	add	sp, #16
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	00001770 	.word	0x00001770
 8003a2c:	0000aaff 	.word	0x0000aaff
 8003a30:	200003c4 	.word	0x200003c4
 8003a34:	200003e4 	.word	0x200003e4
 8003a38:	200003e6 	.word	0x200003e6

08003a3c <UART_CRC>:

/* UART Functions
 * ===================== */

//calculate faraday modbus CRC
uint16_t UART_CRC(uint8_t *buf, uint16_t size) {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	000a      	movs	r2, r1
 8003a46:	1cbb      	adds	r3, r7, #2
 8003a48:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0xFFFF;
 8003a4a:	230e      	movs	r3, #14
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	2201      	movs	r2, #1
 8003a50:	4252      	negs	r2, r2
 8003a52:	801a      	strh	r2, [r3, #0]

	uint8_t n;
	uint8_t i;
	for (n = 0; n < size; n++) {
 8003a54:	230d      	movs	r3, #13
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
 8003a5c:	e03a      	b.n	8003ad4 <UART_CRC+0x98>
		crc = crc ^ buf[n];
 8003a5e:	230d      	movs	r3, #13
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	18d3      	adds	r3, r2, r3
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	220e      	movs	r2, #14
 8003a6e:	18bb      	adds	r3, r7, r2
 8003a70:	18ba      	adds	r2, r7, r2
 8003a72:	8812      	ldrh	r2, [r2, #0]
 8003a74:	404a      	eors	r2, r1
 8003a76:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003a78:	230c      	movs	r3, #12
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e01d      	b.n	8003abe <UART_CRC+0x82>
			if (crc & 1) {
 8003a82:	210e      	movs	r1, #14
 8003a84:	187b      	adds	r3, r7, r1
 8003a86:	881b      	ldrh	r3, [r3, #0]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d00b      	beq.n	8003aa6 <UART_CRC+0x6a>
				crc = crc >> 1;
 8003a8e:	187b      	adds	r3, r7, r1
 8003a90:	187a      	adds	r2, r7, r1
 8003a92:	8812      	ldrh	r2, [r2, #0]
 8003a94:	0852      	lsrs	r2, r2, #1
 8003a96:	801a      	strh	r2, [r3, #0]
				crc = crc ^ 0xA001;
 8003a98:	187b      	adds	r3, r7, r1
 8003a9a:	187a      	adds	r2, r7, r1
 8003a9c:	8812      	ldrh	r2, [r2, #0]
 8003a9e:	4915      	ldr	r1, [pc, #84]	@ (8003af4 <UART_CRC+0xb8>)
 8003aa0:	404a      	eors	r2, r1
 8003aa2:	801a      	strh	r2, [r3, #0]
 8003aa4:	e005      	b.n	8003ab2 <UART_CRC+0x76>
			} else {
				crc = crc >> 1;
 8003aa6:	220e      	movs	r2, #14
 8003aa8:	18bb      	adds	r3, r7, r2
 8003aaa:	18ba      	adds	r2, r7, r2
 8003aac:	8812      	ldrh	r2, [r2, #0]
 8003aae:	0852      	lsrs	r2, r2, #1
 8003ab0:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003ab2:	210c      	movs	r1, #12
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	781a      	ldrb	r2, [r3, #0]
 8003ab8:	187b      	adds	r3, r7, r1
 8003aba:	3201      	adds	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	230c      	movs	r3, #12
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b07      	cmp	r3, #7
 8003ac6:	d9dc      	bls.n	8003a82 <UART_CRC+0x46>
	for (n = 0; n < size; n++) {
 8003ac8:	210d      	movs	r1, #13
 8003aca:	187b      	adds	r3, r7, r1
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	187b      	adds	r3, r7, r1
 8003ad0:	3201      	adds	r2, #1
 8003ad2:	701a      	strb	r2, [r3, #0]
 8003ad4:	230d      	movs	r3, #13
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	1cba      	adds	r2, r7, #2
 8003ade:	8812      	ldrh	r2, [r2, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d8bc      	bhi.n	8003a5e <UART_CRC+0x22>
			}
		}
	}
	return crc;
 8003ae4:	230e      	movs	r3, #14
 8003ae6:	18fb      	adds	r3, r7, r3
 8003ae8:	881b      	ldrh	r3, [r3, #0]
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b004      	add	sp, #16
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	ffffa001 	.word	0xffffa001

08003af8 <THVD2410_Sleep>:

void THVD2410_Sleep() {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8003afc:	23a0      	movs	r3, #160	@ 0xa0
 8003afe:	05db      	lsls	r3, r3, #23
 8003b00:	2200      	movs	r2, #0
 8003b02:	2140      	movs	r1, #64	@ 0x40
 8003b04:	0018      	movs	r0, r3
 8003b06:	f002 f9d6 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003b0a:	23a0      	movs	r3, #160	@ 0xa0
 8003b0c:	05db      	lsls	r3, r3, #23
 8003b0e:	2201      	movs	r2, #1
 8003b10:	2180      	movs	r1, #128	@ 0x80
 8003b12:	0018      	movs	r0, r3
 8003b14:	f002 f9cf 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8003b18:	46c0      	nop			@ (mov r8, r8)
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <THVD2410_Transmit>:
;
void THVD2410_Transmit() {
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET);
 8003b22:	23a0      	movs	r3, #160	@ 0xa0
 8003b24:	05db      	lsls	r3, r3, #23
 8003b26:	2201      	movs	r2, #1
 8003b28:	2140      	movs	r1, #64	@ 0x40
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f002 f9c3 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003b30:	23a0      	movs	r3, #160	@ 0xa0
 8003b32:	05db      	lsls	r3, r3, #23
 8003b34:	2201      	movs	r2, #1
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f002 f9bc 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8003b3e:	46c0      	nop			@ (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <THVD2410_Receive>:
;
void THVD2410_Receive() {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8003b48:	23a0      	movs	r3, #160	@ 0xa0
 8003b4a:	05db      	lsls	r3, r3, #23
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2140      	movs	r1, #64	@ 0x40
 8003b50:	0018      	movs	r0, r3
 8003b52:	f002 f9b0 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_RESET);
 8003b56:	23a0      	movs	r3, #160	@ 0xa0
 8003b58:	05db      	lsls	r3, r3, #23
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2180      	movs	r1, #128	@ 0x80
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f002 f9a9 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <UART_WaitForCommand>:
;

void UART_WaitForCommand() {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0

	if (!UartBusy) {
 8003b72:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <UART_WaitForCommand+0x54>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11d      	bne.n	8003bb8 <UART_WaitForCommand+0x4c>
		//set RX buffer to all zeros
		for (int i = 0; i < 8; i++) {
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	607b      	str	r3, [r7, #4]
 8003b80:	e007      	b.n	8003b92 <UART_WaitForCommand+0x26>
			UART_RxData[i] = 0;
 8003b82:	4a10      	ldr	r2, [pc, #64]	@ (8003bc4 <UART_WaitForCommand+0x58>)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	18d3      	adds	r3, r2, r3
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b07      	cmp	r3, #7
 8003b96:	ddf4      	ble.n	8003b82 <UART_WaitForCommand+0x16>
		}

		//start recieve-to-idle interrupt
		THVD2410_Receive();
 8003b98:	f7ff ffd4 	bl	8003b44 <THVD2410_Receive>
		huart2.RxState = HAL_UART_STATE_READY; //TODO EVALUATE THIS WITH SASHA
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc8 <UART_WaitForCommand+0x5c>)
 8003b9e:	2280      	movs	r2, #128	@ 0x80
 8003ba0:	2120      	movs	r1, #32
 8003ba2:	5099      	str	r1, [r3, r2]

		if (HAL_UARTEx_ReceiveToIdle_IT(&huart2, UART_RxData, 8) != HAL_OK) {
 8003ba4:	4907      	ldr	r1, [pc, #28]	@ (8003bc4 <UART_WaitForCommand+0x58>)
 8003ba6:	4b08      	ldr	r3, [pc, #32]	@ (8003bc8 <UART_WaitForCommand+0x5c>)
 8003ba8:	2208      	movs	r2, #8
 8003baa:	0018      	movs	r0, r3
 8003bac:	f005 ff60 	bl	8009a70 <HAL_UARTEx_ReceiveToIdle_IT>
 8003bb0:	1e03      	subs	r3, r0, #0
 8003bb2:	d001      	beq.n	8003bb8 <UART_WaitForCommand+0x4c>
			Error_Handler();
 8003bb4:	f001 f89c 	bl	8004cf0 <Error_Handler>
		}
	}

}
 8003bb8:	46c0      	nop			@ (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b002      	add	sp, #8
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	2000039c 	.word	0x2000039c
 8003bc4:	20000420 	.word	0x20000420
 8003bc8:	200002e0 	.word	0x200002e0

08003bcc <UART_PrepCellVoltageMessage>:

//prep the cell voltage message (30 bytes). Refer to documentation for packet format.
uint8_t UART_PrepCellVoltageMessage() {
 8003bcc:	b590      	push	{r4, r7, lr}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	e007      	b.n	8003be8 <UART_PrepCellVoltageMessage+0x1c>
		UART_TxData[i] = 0;
 8003bd8:	4a33      	ldr	r2, [pc, #204]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	18d3      	adds	r3, r2, r3
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	3301      	adds	r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b1f      	cmp	r3, #31
 8003bec:	ddf4      	ble.n	8003bd8 <UART_PrepCellVoltageMessage+0xc>
	}

	//device, fxn, length
	UART_TxData[0] = 0x02;
 8003bee:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003bf4:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bf6:	2203      	movs	r2, #3
 8003bf8:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x18;
 8003bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bfc:	2218      	movs	r2, #24
 8003bfe:	709a      	strb	r2, [r3, #2]

	// loop through voltage field and construct uints
	int k = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 8003c04:	2300      	movs	r3, #0
 8003c06:	607b      	str	r3, [r7, #4]
 8003c08:	e02e      	b.n	8003c68 <UART_PrepCellVoltageMessage+0x9c>
		if (ACTIVE_CELLS & (1 << i)) {
 8003c0a:	4a28      	ldr	r2, [pc, #160]	@ (8003cac <UART_PrepCellVoltageMessage+0xe0>)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	411a      	asrs	r2, r3
 8003c10:	0013      	movs	r3, r2
 8003c12:	2201      	movs	r2, #1
 8003c14:	4013      	ands	r3, r2
 8003c16:	d024      	beq.n	8003c62 <UART_PrepCellVoltageMessage+0x96>
			UART_TxData[2 * k + 3] = (CellVoltage[i] * 2 / 3) >> 8;
 8003c18:	4b25      	ldr	r3, [pc, #148]	@ (8003cb0 <UART_PrepCellVoltageMessage+0xe4>)
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	0052      	lsls	r2, r2, #1
 8003c1e:	5ed3      	ldrsh	r3, [r2, r3]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	2103      	movs	r1, #3
 8003c24:	0018      	movs	r0, r3
 8003c26:	f7fc fb15 	bl	8000254 <__divsi3>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	121a      	asrs	r2, r3, #8
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	3303      	adds	r3, #3
 8003c34:	b2d1      	uxtb	r1, r2
 8003c36:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c38:	54d1      	strb	r1, [r2, r3]
			UART_TxData[2 * k + 4] = (CellVoltage[i] * 2 / 3) & 0xFF;
 8003c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <UART_PrepCellVoltageMessage+0xe4>)
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	0052      	lsls	r2, r2, #1
 8003c40:	5ed3      	ldrsh	r3, [r2, r3]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	2103      	movs	r1, #3
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7fc fb04 	bl	8000254 <__divsi3>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	001a      	movs	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	3302      	adds	r3, #2
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	b2d1      	uxtb	r1, r2
 8003c58:	4a13      	ldr	r2, [pc, #76]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c5a:	54d1      	strb	r1, [r2, r3]

			//UART_TxData[2 * k + 3] = (3100 * 2 / 3) >> 8;
			//UART_TxData[2 * k + 4] = (3100 * 2 / 3) & 0xFF;
			k++;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3301      	adds	r3, #1
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b0f      	cmp	r3, #15
 8003c6c:	ddcd      	ble.n	8003c0a <UART_PrepCellVoltageMessage+0x3e>
		}
	}

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 27);
 8003c6e:	1cbc      	adds	r4, r7, #2
 8003c70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c72:	211b      	movs	r1, #27
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fee1 	bl	8003a3c <UART_CRC>
 8003c7a:	0003      	movs	r3, r0
 8003c7c:	8023      	strh	r3, [r4, #0]
	UART_TxData[27] = crc & 0xFF;
 8003c7e:	1cbb      	adds	r3, r7, #2
 8003c80:	881b      	ldrh	r3, [r3, #0]
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	4b08      	ldr	r3, [pc, #32]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c86:	76da      	strb	r2, [r3, #27]
	UART_TxData[28] = crc >> 8;
 8003c88:	1cbb      	adds	r3, r7, #2
 8003c8a:	881b      	ldrh	r3, [r3, #0]
 8003c8c:	0a1b      	lsrs	r3, r3, #8
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c94:	771a      	strb	r2, [r3, #28]
	UART_TxData[29] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003c96:	4b04      	ldr	r3, [pc, #16]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c98:	22ff      	movs	r2, #255	@ 0xff
 8003c9a:	775a      	strb	r2, [r3, #29]

	return 30;
 8003c9c:	231e      	movs	r3, #30
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b005      	add	sp, #20
 8003ca4:	bd90      	pop	{r4, r7, pc}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	20000428 	.word	0x20000428
 8003cac:	0000aaff 	.word	0x0000aaff
 8003cb0:	200003c4 	.word	0x200003c4

08003cb4 <UART_PrepCellBalancingMessage>:

//prep the cell balancing message (8 bytes). Refer to documentation for packet format
uint8_t UART_PrepCellBalancingMessage() {
 8003cb4:	b590      	push	{r4, r7, lr}
 8003cb6:	b087      	sub	sp, #28
 8003cb8:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	e007      	b.n	8003cd0 <UART_PrepCellBalancingMessage+0x1c>
		UART_TxData[i] = 0;
 8003cc0:	4a35      	ldr	r2, [pc, #212]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	18d3      	adds	r3, r2, r3
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2b1f      	cmp	r3, #31
 8003cd4:	ddf4      	ble.n	8003cc0 <UART_PrepCellBalancingMessage+0xc>
	}

	UART_TxData[0] = 0x02;
 8003cd6:	4b30      	ldr	r3, [pc, #192]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cd8:	2202      	movs	r2, #2
 8003cda:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cde:	2203      	movs	r2, #3
 8003ce0:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	709a      	strb	r2, [r3, #2]

	// CB_ActiveCells is a bitfield of which of 16 channels are active. Bike expects a bitfield with the first byte blank and the remainder a bitfield
	uint16_t CB = 0x00;
 8003ce8:	2312      	movs	r3, #18
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2200      	movs	r2, #0
 8003cee:	801a      	strh	r2, [r3, #0]
	int k = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
 8003cf8:	e022      	b.n	8003d40 <UART_PrepCellBalancingMessage+0x8c>
		if (ACTIVE_CELLS & (1 << i)) {
 8003cfa:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <UART_PrepCellBalancingMessage+0xe8>)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	411a      	asrs	r2, r3
 8003d00:	0013      	movs	r3, r2
 8003d02:	2201      	movs	r2, #1
 8003d04:	4013      	ands	r3, r2
 8003d06:	d018      	beq.n	8003d3a <UART_PrepCellBalancingMessage+0x86>
			//i is the cell number active cell bitfield (0xAAFF)
			//k is the cell number in faraday index
			if (CB_ActiveCells & (1 << i)) {
 8003d08:	4b25      	ldr	r3, [pc, #148]	@ (8003da0 <UART_PrepCellBalancingMessage+0xec>)
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	001a      	movs	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	411a      	asrs	r2, r3
 8003d12:	0013      	movs	r3, r2
 8003d14:	2201      	movs	r2, #1
 8003d16:	4013      	ands	r3, r2
 8003d18:	d00c      	beq.n	8003d34 <UART_PrepCellBalancingMessage+0x80>
				CB = CB | (1 << k); //TODO determine whether the cell number is mapped correctly
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	0013      	movs	r3, r2
 8003d22:	b21a      	sxth	r2, r3
 8003d24:	2112      	movs	r1, #18
 8003d26:	187b      	adds	r3, r7, r1
 8003d28:	2000      	movs	r0, #0
 8003d2a:	5e1b      	ldrsh	r3, [r3, r0]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b21a      	sxth	r2, r3
 8003d30:	187b      	adds	r3, r7, r1
 8003d32:	801a      	strh	r2, [r3, #0]
			};
			k++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	3301      	adds	r3, #1
 8003d38:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	60bb      	str	r3, [r7, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b0f      	cmp	r3, #15
 8003d44:	ddd9      	ble.n	8003cfa <UART_PrepCellBalancingMessage+0x46>
		}
	}

	UART_TxData[3] = CB >> 8;
 8003d46:	2112      	movs	r1, #18
 8003d48:	187b      	adds	r3, r7, r1
 8003d4a:	881b      	ldrh	r3, [r3, #0]
 8003d4c:	0a1b      	lsrs	r3, r3, #8
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	4b11      	ldr	r3, [pc, #68]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d54:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = CB & 0xFF;
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d5e:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003d60:	1dbc      	adds	r4, r7, #6
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d64:	2105      	movs	r1, #5
 8003d66:	0018      	movs	r0, r3
 8003d68:	f7ff fe68 	bl	8003a3c <UART_CRC>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003d70:	1dbb      	adds	r3, r7, #6
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d78:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003d7a:	1dbb      	adds	r3, r7, #6
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d86:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003d88:	4b03      	ldr	r3, [pc, #12]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d8a:	22ff      	movs	r2, #255	@ 0xff
 8003d8c:	71da      	strb	r2, [r3, #7]
	return 8;
 8003d8e:	2308      	movs	r3, #8
}
 8003d90:	0018      	movs	r0, r3
 8003d92:	46bd      	mov	sp, r7
 8003d94:	b007      	add	sp, #28
 8003d96:	bd90      	pop	{r4, r7, pc}
 8003d98:	20000428 	.word	0x20000428
 8003d9c:	0000aaff 	.word	0x0000aaff
 8003da0:	2000040a 	.word	0x2000040a

08003da4 <UART_PrepBatteryStatusMessage1>:
 * Hard coded for now
 * Example request 0x2 0x3 0x0 0x0 0x0 0x1 0x84 0x39
 * Example response 0x2 0x3 0x2 0x0 0x0 0xfc 0x44
 */
//
uint8_t UART_PrepBatteryStatusMessage1() {
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003daa:	2300      	movs	r3, #0
 8003dac:	607b      	str	r3, [r7, #4]
 8003dae:	e007      	b.n	8003dc0 <UART_PrepBatteryStatusMessage1+0x1c>
		UART_TxData[i] = 0;
 8003db0:	4a1a      	ldr	r2, [pc, #104]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	18d3      	adds	r3, r2, r3
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	607b      	str	r3, [r7, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b1f      	cmp	r3, #31
 8003dc4:	ddf4      	ble.n	8003db0 <UART_PrepBatteryStatusMessage1+0xc>
	}

	UART_TxData[0] = 0x02;
 8003dc6:	4b15      	ldr	r3, [pc, #84]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dc8:	2202      	movs	r2, #2
 8003dca:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003dcc:	4b13      	ldr	r3, [pc, #76]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dce:	2203      	movs	r2, #3
 8003dd0:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003dd2:	4b12      	ldr	r3, [pc, #72]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 8003dd8:	4b10      	ldr	r3, [pc, #64]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = 0x00;
 8003dde:	4b0f      	ldr	r3, [pc, #60]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003de4:	1cbc      	adds	r4, r7, #2
 8003de6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003de8:	2105      	movs	r1, #5
 8003dea:	0018      	movs	r0, r3
 8003dec:	f7ff fe26 	bl	8003a3c <UART_CRC>
 8003df0:	0003      	movs	r3, r0
 8003df2:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003df4:	1cbb      	adds	r3, r7, #2
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	4b08      	ldr	r3, [pc, #32]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dfc:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003dfe:	1cbb      	adds	r3, r7, #2
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	4b04      	ldr	r3, [pc, #16]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003e0a:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003e0c:	4b03      	ldr	r3, [pc, #12]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003e0e:	22ff      	movs	r2, #255	@ 0xff
 8003e10:	71da      	strb	r2, [r3, #7]
	return 8;
 8003e12:	2308      	movs	r3, #8
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b003      	add	sp, #12
 8003e1a:	bd90      	pop	{r4, r7, pc}
 8003e1c:	20000428 	.word	0x20000428

08003e20 <UART_PrepBatteryStatusMessage2>:
 * Fill UART_TxData to battery status message 2 - purpose unknown. Hard coded for now
 *
 * Example request 0x2 0x3 0x0 0x1 0x0 0x1 0xd5 0xf9
 * Example response 0x2 0x3 0x2 0x0 0x19 0x3d 0x8e
 */
uint8_t UART_PrepBatteryStatusMessage2() {
 8003e20:	b590      	push	{r4, r7, lr}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	e007      	b.n	8003e3c <UART_PrepBatteryStatusMessage2+0x1c>
		UART_TxData[i] = 0;
 8003e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	18d3      	adds	r3, r2, r3
 8003e32:	2200      	movs	r2, #0
 8003e34:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	607b      	str	r3, [r7, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b1f      	cmp	r3, #31
 8003e40:	ddf4      	ble.n	8003e2c <UART_PrepBatteryStatusMessage2+0xc>
	}

	UART_TxData[0] = 0x02;
 8003e42:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e44:	2202      	movs	r2, #2
 8003e46:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003e48:	4b13      	ldr	r3, [pc, #76]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003e4e:	4b12      	ldr	r3, [pc, #72]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e50:	2202      	movs	r2, #2
 8003e52:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 8003e54:	4b10      	ldr	r3, [pc, #64]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = 0x19;
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e5c:	2219      	movs	r2, #25
 8003e5e:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003e60:	1cbc      	adds	r4, r7, #2
 8003e62:	4b0d      	ldr	r3, [pc, #52]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e64:	2105      	movs	r1, #5
 8003e66:	0018      	movs	r0, r3
 8003e68:	f7ff fde8 	bl	8003a3c <UART_CRC>
 8003e6c:	0003      	movs	r3, r0
 8003e6e:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003e70:	1cbb      	adds	r3, r7, #2
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	4b08      	ldr	r3, [pc, #32]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e78:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003e7a:	1cbb      	adds	r3, r7, #2
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	0a1b      	lsrs	r3, r3, #8
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	4b04      	ldr	r3, [pc, #16]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e86:	719a      	strb	r2, [r3, #6]

	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003e88:	4b03      	ldr	r3, [pc, #12]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e8a:	22ff      	movs	r2, #255	@ 0xff
 8003e8c:	71da      	strb	r2, [r3, #7]
	return 8;
 8003e8e:	2308      	movs	r3, #8
}
 8003e90:	0018      	movs	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b003      	add	sp, #12
 8003e96:	bd90      	pop	{r4, r7, pc}
 8003e98:	20000428 	.word	0x20000428

08003e9c <UART_Respond>:

/*Takes in an 8 byte message, parses, checks CRC, and then responds with the appropriate message */
void UART_Respond(uint8_t *buf, uint16_t size) {
 8003e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	000a      	movs	r2, r1
 8003ea6:	1cbb      	adds	r3, r7, #2
 8003ea8:	801a      	strh	r2, [r3, #0]

	//Code currently only supports 8 byte read messages, which is all that's necessary to get the bike moving.
	if (size == 8) {
 8003eaa:	1cbb      	adds	r3, r7, #2
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d000      	beq.n	8003eb4 <UART_Respond+0x18>
 8003eb2:	e0ad      	b.n	8004010 <UART_Respond+0x174>

		//unpack message
		uint8_t SlaveID = buf[0];
 8003eb4:	2417      	movs	r4, #23
 8003eb6:	193b      	adds	r3, r7, r4
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	7812      	ldrb	r2, [r2, #0]
 8003ebc:	701a      	strb	r2, [r3, #0]
		uint8_t FunctionCode = buf[1];
 8003ebe:	2516      	movs	r5, #22
 8003ec0:	197b      	adds	r3, r7, r5
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	7852      	ldrb	r2, [r2, #1]
 8003ec6:	701a      	strb	r2, [r3, #0]
		uint16_t Address = buf[2] << 8 | buf[3];
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3302      	adds	r3, #2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	b21a      	sxth	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3303      	adds	r3, #3
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b21b      	sxth	r3, r3
 8003eda:	4313      	orrs	r3, r2
 8003edc:	b21a      	sxth	r2, r3
 8003ede:	2614      	movs	r6, #20
 8003ee0:	19bb      	adds	r3, r7, r6
 8003ee2:	801a      	strh	r2, [r3, #0]
		uint16_t NumRegs = buf[4] << 8 | buf[5];
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	b21a      	sxth	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3305      	adds	r3, #5
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	b21b      	sxth	r3, r3
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	b21a      	sxth	r2, r3
 8003efa:	2312      	movs	r3, #18
 8003efc:	18fb      	adds	r3, r7, r3
 8003efe:	801a      	strh	r2, [r3, #0]
		uint16_t CRCRecv = buf[7] << 8 | buf[6];
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3307      	adds	r3, #7
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	021b      	lsls	r3, r3, #8
 8003f08:	b21a      	sxth	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	3306      	adds	r3, #6
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	b21b      	sxth	r3, r3
 8003f12:	4313      	orrs	r3, r2
 8003f14:	b21a      	sxth	r2, r3
 8003f16:	2310      	movs	r3, #16
 8003f18:	18fb      	adds	r3, r7, r3
 8003f1a:	801a      	strh	r2, [r3, #0]

		//Check CRC and that we're the target audience (BMS is 0x02)
		if (CRCRecv == UART_CRC(buf, 6) && SlaveID == 0x02) {
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2106      	movs	r1, #6
 8003f20:	0018      	movs	r0, r3
 8003f22:	f7ff fd8b 	bl	8003a3c <UART_CRC>
 8003f26:	0003      	movs	r3, r0
 8003f28:	001a      	movs	r2, r3
 8003f2a:	2310      	movs	r3, #16
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	881b      	ldrh	r3, [r3, #0]
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d000      	beq.n	8003f36 <UART_Respond+0x9a>
 8003f34:	e06c      	b.n	8004010 <UART_Respond+0x174>
 8003f36:	193b      	adds	r3, r7, r4
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d168      	bne.n	8004010 <UART_Respond+0x174>
			delayUS(450); //insert 1ms delay to match timing of original battery
 8003f3e:	23e1      	movs	r3, #225	@ 0xe1
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	0018      	movs	r0, r3
 8003f44:	f7fe fbda 	bl	80026fc <delayUS>
			if (FunctionCode == 0x03) { //it's a read
 8003f48:	197b      	adds	r3, r7, r5
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d15f      	bne.n	8004010 <UART_Respond+0x174>
					HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
				}

				uint8_t len;

				if (Address == 0x02) { //Battery Voltage Message
 8003f50:	19bb      	adds	r3, r7, r6
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d110      	bne.n	8003f7a <UART_Respond+0xde>
					len = UART_PrepCellVoltageMessage();
 8003f58:	250f      	movs	r5, #15
 8003f5a:	197c      	adds	r4, r7, r5
 8003f5c:	f7ff fe36 	bl	8003bcc <UART_PrepCellVoltageMessage>
 8003f60:	0003      	movs	r3, r0
 8003f62:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003f64:	f7ff fddb 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003f68:	197b      	adds	r3, r7, r5
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	492f      	ldr	r1, [pc, #188]	@ (800402c <UART_Respond+0x190>)
 8003f70:	482f      	ldr	r0, [pc, #188]	@ (8004030 <UART_Respond+0x194>)
 8003f72:	2303      	movs	r3, #3
 8003f74:	f004 fa9e 	bl	80084b4 <HAL_UART_Transmit>
 8003f78:	e04a      	b.n	8004010 <UART_Respond+0x174>
							UART_TIMEOUT_S);

				} else if (Address == 0x17) { //Battery Balancing Message
 8003f7a:	2314      	movs	r3, #20
 8003f7c:	18fb      	adds	r3, r7, r3
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	2b17      	cmp	r3, #23
 8003f82:	d110      	bne.n	8003fa6 <UART_Respond+0x10a>
					len = UART_PrepCellBalancingMessage();
 8003f84:	250f      	movs	r5, #15
 8003f86:	197c      	adds	r4, r7, r5
 8003f88:	f7ff fe94 	bl	8003cb4 <UART_PrepCellBalancingMessage>
 8003f8c:	0003      	movs	r3, r0
 8003f8e:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003f90:	f7ff fdc5 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003f94:	197b      	adds	r3, r7, r5
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	4924      	ldr	r1, [pc, #144]	@ (800402c <UART_Respond+0x190>)
 8003f9c:	4824      	ldr	r0, [pc, #144]	@ (8004030 <UART_Respond+0x194>)
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	f004 fa88 	bl	80084b4 <HAL_UART_Transmit>
 8003fa4:	e034      	b.n	8004010 <UART_Respond+0x174>
							UART_TIMEOUT_S);

				} else if (Address == 0x00 && NumRegs == 0x01) { //Battery Status Message 1
 8003fa6:	2314      	movs	r3, #20
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	881b      	ldrh	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d115      	bne.n	8003fdc <UART_Respond+0x140>
 8003fb0:	2312      	movs	r3, #18
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	881b      	ldrh	r3, [r3, #0]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d110      	bne.n	8003fdc <UART_Respond+0x140>
					len = UART_PrepBatteryStatusMessage1();
 8003fba:	250f      	movs	r5, #15
 8003fbc:	197c      	adds	r4, r7, r5
 8003fbe:	f7ff fef1 	bl	8003da4 <UART_PrepBatteryStatusMessage1>
 8003fc2:	0003      	movs	r3, r0
 8003fc4:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003fc6:	f7ff fdaa 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003fca:	197b      	adds	r3, r7, r5
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	4916      	ldr	r1, [pc, #88]	@ (800402c <UART_Respond+0x190>)
 8003fd2:	4817      	ldr	r0, [pc, #92]	@ (8004030 <UART_Respond+0x194>)
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	f004 fa6d 	bl	80084b4 <HAL_UART_Transmit>
 8003fda:	e019      	b.n	8004010 <UART_Respond+0x174>
							UART_TIMEOUT_S);

				} else if (Address == 0x01 && NumRegs == 0x01) { //Battery Status Message 1
 8003fdc:	2314      	movs	r3, #20
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d114      	bne.n	8004010 <UART_Respond+0x174>
 8003fe6:	2312      	movs	r3, #18
 8003fe8:	18fb      	adds	r3, r7, r3
 8003fea:	881b      	ldrh	r3, [r3, #0]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d10f      	bne.n	8004010 <UART_Respond+0x174>
					len = UART_PrepBatteryStatusMessage2();
 8003ff0:	250f      	movs	r5, #15
 8003ff2:	197c      	adds	r4, r7, r5
 8003ff4:	f7ff ff14 	bl	8003e20 <UART_PrepBatteryStatusMessage2>
 8003ff8:	0003      	movs	r3, r0
 8003ffa:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003ffc:	f7ff fd8f 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8004000:	197b      	adds	r3, r7, r5
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	b29a      	uxth	r2, r3
 8004006:	4909      	ldr	r1, [pc, #36]	@ (800402c <UART_Respond+0x190>)
 8004008:	4809      	ldr	r0, [pc, #36]	@ (8004030 <UART_Respond+0x194>)
 800400a:	2303      	movs	r3, #3
 800400c:	f004 fa52 	bl	80084b4 <HAL_UART_Transmit>
				}
			}
		}

	}
	THVD2410_Receive();
 8004010:	f7ff fd98 	bl	8003b44 <THVD2410_Receive>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 8004014:	2380      	movs	r3, #128	@ 0x80
 8004016:	0099      	lsls	r1, r3, #2
 8004018:	23a0      	movs	r3, #160	@ 0xa0
 800401a:	05db      	lsls	r3, r3, #23
 800401c:	2200      	movs	r2, #0
 800401e:	0018      	movs	r0, r3
 8004020:	f001 ff49 	bl	8005eb6 <HAL_GPIO_WritePin>
}
 8004024:	46c0      	nop			@ (mov r8, r8)
 8004026:	46bd      	mov	sp, r7
 8004028:	b007      	add	sp, #28
 800402a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800402c:	20000428 	.word	0x20000428
 8004030:	200002e0 	.word	0x200002e0

08004034 <STM32_PetWatchdog>:

/* State Machine Functions
 * ===================== */

/*Pet Independent Watchdog. Must be done once a second or sooner*/
void STM32_PetWatchdog() {
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0

	/* Refresh IWDG: reload counter */
	if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK) {
 8004038:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <STM32_PetWatchdog+0x1c>)
 800403a:	0018      	movs	r0, r3
 800403c:	f002 fe52 	bl	8006ce4 <HAL_IWDG_Refresh>
 8004040:	1e03      	subs	r3, r0, #0
 8004042:	d001      	beq.n	8004048 <STM32_PetWatchdog+0x14>
		/* Refresh Error */
		Error_Handler();
 8004044:	f000 fe54 	bl	8004cf0 <Error_Handler>
	}
}
 8004048:	46c0      	nop			@ (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	20000368 	.word	0x20000368

08004054 <STM32_HandleButton>:


/* Implement button press timing*/
void STM32_HandleButton() {
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
	if (STM32_Wake_Button_Pressed()) {
 8004058:	f000 f822 	bl	80040a0 <STM32_Wake_Button_Pressed>
 800405c:	1e03      	subs	r3, r0, #0
 800405e:	d006      	beq.n	800406e <STM32_HandleButton+0x1a>
		ButtonCount++;
 8004060:	4b0e      	ldr	r3, [pc, #56]	@ (800409c <STM32_HandleButton+0x48>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	3301      	adds	r3, #1
 8004066:	b2da      	uxtb	r2, r3
 8004068:	4b0c      	ldr	r3, [pc, #48]	@ (800409c <STM32_HandleButton+0x48>)
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	e009      	b.n	8004082 <STM32_HandleButton+0x2e>

	} else if (ButtonCount) {
 800406e:	4b0b      	ldr	r3, [pc, #44]	@ (800409c <STM32_HandleButton+0x48>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <STM32_HandleButton+0x2e>
		ButtonCount -= 1;
 8004076:	4b09      	ldr	r3, [pc, #36]	@ (800409c <STM32_HandleButton+0x48>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	3b01      	subs	r3, #1
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4b07      	ldr	r3, [pc, #28]	@ (800409c <STM32_HandleButton+0x48>)
 8004080:	701a      	strb	r2, [r3, #0]
	};

	if (ButtonCount > BUTTON_LONG_PRESS_LOOPS) {
 8004082:	4b06      	ldr	r3, [pc, #24]	@ (800409c <STM32_HandleButton+0x48>)
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	2b0f      	cmp	r3, #15
 8004088:	d904      	bls.n	8004094 <STM32_HandleButton+0x40>
		if (DEBUG) {
			printf("\r\nbutton long press...time to get ready for bed\r\n");
		}
		ButtonCount = 0;
 800408a:	4b04      	ldr	r3, [pc, #16]	@ (800409c <STM32_HandleButton+0x48>)
 800408c:	2200      	movs	r2, #0
 800408e:	701a      	strb	r2, [r3, #0]
		Sleep();
 8004090:	f000 f942 	bl	8004318 <Sleep>
	};
}
 8004094:	46c0      	nop			@ (mov r8, r8)
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			@ (mov r8, r8)
 800409c:	20000415 	.word	0x20000415

080040a0 <STM32_Wake_Button_Pressed>:

uint8_t STM32_Wake_Button_Pressed() {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
	return !(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN));
 80040a4:	23a0      	movs	r3, #160	@ 0xa0
 80040a6:	05db      	lsls	r3, r3, #23
 80040a8:	2101      	movs	r1, #1
 80040aa:	0018      	movs	r0, r3
 80040ac:	f001 fee6 	bl	8005e7c <HAL_GPIO_ReadPin>
 80040b0:	0003      	movs	r3, r0
 80040b2:	425a      	negs	r2, r3
 80040b4:	4153      	adcs	r3, r2
 80040b6:	b2db      	uxtb	r3, r3
}
 80040b8:	0018      	movs	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
	...

080040c0 <STM32_HandleInactivity>:

/* If current below 250mA for more than XXX loops, activate sleep. Must have a fresh value in Pack_Current */
void STM32_HandleInactivity() {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0

	//Increment sleep timer if current is between +20mA and -250mA. Increment much faster if we're done with charge to get the correct Faraday LED behavior.
	if (Pack_Current >= PACK_CURRENT_INACTIVITY_LOWER_LIMIT_MA
 80040c4:	4b18      	ldr	r3, [pc, #96]	@ (8004128 <STM32_HandleInactivity+0x68>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	5e9b      	ldrsh	r3, [r3, r2]
 80040ca:	33fa      	adds	r3, #250	@ 0xfa
 80040cc:	db1b      	blt.n	8004106 <STM32_HandleInactivity+0x46>
			&& Pack_Current <= PACK_CURRENT_INACTIVITY_UPPER_LIMIT_MA) {
 80040ce:	4b16      	ldr	r3, [pc, #88]	@ (8004128 <STM32_HandleInactivity+0x68>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	5e9b      	ldrsh	r3, [r3, r2]
 80040d4:	2b4b      	cmp	r3, #75	@ 0x4b
 80040d6:	dc16      	bgt.n	8004106 <STM32_HandleInactivity+0x46>
		if (!Chg && Dsg){
 80040d8:	4b14      	ldr	r3, [pc, #80]	@ (800412c <STM32_HandleInactivity+0x6c>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10b      	bne.n	80040f8 <STM32_HandleInactivity+0x38>
 80040e0:	4b13      	ldr	r3, [pc, #76]	@ (8004130 <STM32_HandleInactivity+0x70>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d007      	beq.n	80040f8 <STM32_HandleInactivity+0x38>
			InactivityCount+= 300; //if CHG fet is off but DSG is still on, we're finished with charge and should sleep in around a second.
 80040e8:	4b12      	ldr	r3, [pc, #72]	@ (8004134 <STM32_HandleInactivity+0x74>)
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	332d      	adds	r3, #45	@ 0x2d
 80040ee:	33ff      	adds	r3, #255	@ 0xff
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <STM32_HandleInactivity+0x74>)
 80040f4:	801a      	strh	r2, [r3, #0]
		if (!Chg && Dsg){
 80040f6:	e00c      	b.n	8004112 <STM32_HandleInactivity+0x52>
		} else {
			InactivityCount++;
 80040f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004134 <STM32_HandleInactivity+0x74>)
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	3301      	adds	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <STM32_HandleInactivity+0x74>)
 8004102:	801a      	strh	r2, [r3, #0]
		if (!Chg && Dsg){
 8004104:	e005      	b.n	8004112 <STM32_HandleInactivity+0x52>
		}
	} else {
		InactivityCount = InactivityCount / 2; //exponential decay if current detected
 8004106:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <STM32_HandleInactivity+0x74>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	085b      	lsrs	r3, r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <STM32_HandleInactivity+0x74>)
 8004110:	801a      	strh	r2, [r3, #0]
	}

	if (!DEBUG) {
		if (InactivityCount > INACTIVITY_LOOPS_MAX) {
 8004112:	4b08      	ldr	r3, [pc, #32]	@ (8004134 <STM32_HandleInactivity+0x74>)
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	4a08      	ldr	r2, [pc, #32]	@ (8004138 <STM32_HandleInactivity+0x78>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d901      	bls.n	8004120 <STM32_HandleInactivity+0x60>
			Sleep();
 800411c:	f000 f8fc 	bl	8004318 <Sleep>
			printf("\r\ninactivity timeout...time to get ready for bed\r\n");
			Sleep();
		}

	}
}
 8004120:	46c0      	nop			@ (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	46c0      	nop			@ (mov r8, r8)
 8004128:	200003fe 	.word	0x200003fe
 800412c:	20000412 	.word	0x20000412
 8004130:	20000411 	.word	0x20000411
 8004134:	20000418 	.word	0x20000418
 8004138:	00003a98 	.word	0x00003a98

0800413c <STM32_Stop>:

/* STM32_Stop - puts the STM32 into STOP mode at minimum power consumption.
 * Leaves two ways to wake - EXTI0_1 (PA0 pulldown) and EXTI2_3 (PB5 pullup)
 *
 * Note that this function will fail if IWDG is running. This must be called before IWDG is started to be successful*/
void STM32_Stop() {
 800413c:	b590      	push	{r4, r7, lr}
 800413e:	b08b      	sub	sp, #44	@ 0x2c
 8004140:	af00      	add	r7, sp, #0
		delayMS(100);
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
	}

	//turn off LEDs
	HAL_GPIO_WritePin(LED_CHG_PORT, LED_CHG_PIN, GPIO_PIN_RESET);
 8004142:	4b5e      	ldr	r3, [pc, #376]	@ (80042bc <STM32_Stop+0x180>)
 8004144:	2200      	movs	r2, #0
 8004146:	2101      	movs	r1, #1
 8004148:	0018      	movs	r0, r3
 800414a:	f001 feb4 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_DSG_PORT, LED_DSG_PIN, GPIO_PIN_RESET);
 800414e:	4b5b      	ldr	r3, [pc, #364]	@ (80042bc <STM32_Stop+0x180>)
 8004150:	2200      	movs	r2, #0
 8004152:	2102      	movs	r1, #2
 8004154:	0018      	movs	r0, r3
 8004156:	f001 feae 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 800415a:	2380      	movs	r3, #128	@ 0x80
 800415c:	0059      	lsls	r1, r3, #1
 800415e:	23a0      	movs	r3, #160	@ 0xa0
 8004160:	05db      	lsls	r3, r3, #23
 8004162:	2200      	movs	r2, #0
 8004164:	0018      	movs	r0, r3
 8004166:	f001 fea6 	bl	8005eb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 800416a:	2380      	movs	r3, #128	@ 0x80
 800416c:	0099      	lsls	r1, r3, #2
 800416e:	23a0      	movs	r3, #160	@ 0xa0
 8004170:	05db      	lsls	r3, r3, #23
 8004172:	2200      	movs	r2, #0
 8004174:	0018      	movs	r0, r3
 8004176:	f001 fe9e 	bl	8005eb6 <HAL_GPIO_WritePin>

	//Turn off FETs
	BQ769x2_ForceDisableFETs();
 800417a:	f7ff f95b 	bl	8003434 <BQ769x2_ForceDisableFETs>

	//Turn off RS485 Chip
	THVD2410_Sleep();
 800417e:	f7ff fcbb 	bl	8003af8 <THVD2410_Sleep>

	//Configure wake Interrupt on ALERT pin
	EXTI2_3_IRQHandler_Config();
 8004182:	f000 fa77 	bl	8004674 <EXTI2_3_IRQHandler_Config>

	//Configure wake interrupt on BUTTON pin
	EXTI0_1_IRQHandler_Config();
 8004186:	f000 fa47 	bl	8004618 <EXTI0_1_IRQHandler_Config>

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800418a:	4b4d      	ldr	r3, [pc, #308]	@ (80042c0 <STM32_Stop+0x184>)
 800418c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418e:	4b4c      	ldr	r3, [pc, #304]	@ (80042c0 <STM32_Stop+0x184>)
 8004190:	2101      	movs	r1, #1
 8004192:	430a      	orrs	r2, r1
 8004194:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004196:	4b4a      	ldr	r3, [pc, #296]	@ (80042c0 <STM32_Stop+0x184>)
 8004198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419a:	2201      	movs	r2, #1
 800419c:	4013      	ands	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80041a2:	4b47      	ldr	r3, [pc, #284]	@ (80042c0 <STM32_Stop+0x184>)
 80041a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a6:	4b46      	ldr	r3, [pc, #280]	@ (80042c0 <STM32_Stop+0x184>)
 80041a8:	2102      	movs	r1, #2
 80041aa:	430a      	orrs	r2, r1
 80041ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041ae:	4b44      	ldr	r3, [pc, #272]	@ (80042c0 <STM32_Stop+0x184>)
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	2202      	movs	r2, #2
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80041ba:	4b41      	ldr	r3, [pc, #260]	@ (80042c0 <STM32_Stop+0x184>)
 80041bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041be:	4b40      	ldr	r3, [pc, #256]	@ (80042c0 <STM32_Stop+0x184>)
 80041c0:	2104      	movs	r1, #4
 80041c2:	430a      	orrs	r2, r1
 80041c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041c6:	4b3e      	ldr	r3, [pc, #248]	@ (80042c0 <STM32_Stop+0x184>)
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	2204      	movs	r2, #4
 80041cc:	4013      	ands	r3, r2
 80041ce:	60bb      	str	r3, [r7, #8]
 80041d0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80041d2:	4b3b      	ldr	r3, [pc, #236]	@ (80042c0 <STM32_Stop+0x184>)
 80041d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d6:	4b3a      	ldr	r3, [pc, #232]	@ (80042c0 <STM32_Stop+0x184>)
 80041d8:	2108      	movs	r1, #8
 80041da:	430a      	orrs	r2, r1
 80041dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041de:	4b38      	ldr	r3, [pc, #224]	@ (80042c0 <STM32_Stop+0x184>)
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	2208      	movs	r2, #8
 80041e4:	4013      	ands	r3, r2
 80041e6:	607b      	str	r3, [r7, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80041ea:	4b35      	ldr	r3, [pc, #212]	@ (80042c0 <STM32_Stop+0x184>)
 80041ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ee:	4b34      	ldr	r3, [pc, #208]	@ (80042c0 <STM32_Stop+0x184>)
 80041f0:	2180      	movs	r1, #128	@ 0x80
 80041f2:	430a      	orrs	r2, r1
 80041f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041f6:	4b32      	ldr	r3, [pc, #200]	@ (80042c0 <STM32_Stop+0x184>)
 80041f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fa:	2280      	movs	r2, #128	@ 0x80
 80041fc:	4013      	ands	r3, r2
 80041fe:	603b      	str	r3, [r7, #0]
 8004200:	683b      	ldr	r3, [r7, #0]


	//Configure all GPIO port pins in Analog Input mode (floating input trigger OFF)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8004202:	2414      	movs	r4, #20
 8004204:	193b      	adds	r3, r7, r4
 8004206:	2203      	movs	r2, #3
 8004208:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800420a:	193b      	adds	r3, r7, r4
 800420c:	2200      	movs	r2, #0
 800420e:	609a      	str	r2, [r3, #8]

	//special config for port A since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_0;
 8004210:	193b      	adds	r3, r7, r4
 8004212:	4a2c      	ldr	r2, [pc, #176]	@ (80042c4 <STM32_Stop+0x188>)
 8004214:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004216:	193a      	adds	r2, r7, r4
 8004218:	23a0      	movs	r3, #160	@ 0xa0
 800421a:	05db      	lsls	r3, r3, #23
 800421c:	0011      	movs	r1, r2
 800421e:	0018      	movs	r0, r3
 8004220:	f001 fbdc 	bl	80059dc <HAL_GPIO_Init>

	//special config for port B since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_5;
 8004224:	193b      	adds	r3, r7, r4
 8004226:	4a28      	ldr	r2, [pc, #160]	@ (80042c8 <STM32_Stop+0x18c>)
 8004228:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800422a:	193b      	adds	r3, r7, r4
 800422c:	4a23      	ldr	r2, [pc, #140]	@ (80042bc <STM32_Stop+0x180>)
 800422e:	0019      	movs	r1, r3
 8004230:	0010      	movs	r0, r2
 8004232:	f001 fbd3 	bl	80059dc <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = GPIO_PIN_All;
 8004236:	193b      	adds	r3, r7, r4
 8004238:	4a24      	ldr	r2, [pc, #144]	@ (80042cc <STM32_Stop+0x190>)
 800423a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800423c:	193b      	adds	r3, r7, r4
 800423e:	4a24      	ldr	r2, [pc, #144]	@ (80042d0 <STM32_Stop+0x194>)
 8004240:	0019      	movs	r1, r3
 8004242:	0010      	movs	r0, r2
 8004244:	f001 fbca 	bl	80059dc <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004248:	193b      	adds	r3, r7, r4
 800424a:	4a22      	ldr	r2, [pc, #136]	@ (80042d4 <STM32_Stop+0x198>)
 800424c:	0019      	movs	r1, r3
 800424e:	0010      	movs	r0, r2
 8004250:	f001 fbc4 	bl	80059dc <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOH, &GPIO_InitStructure);
 8004254:	193b      	adds	r3, r7, r4
 8004256:	4a20      	ldr	r2, [pc, #128]	@ (80042d8 <STM32_Stop+0x19c>)
 8004258:	0019      	movs	r1, r3
 800425a:	0010      	movs	r0, r2
 800425c:	f001 fbbe 	bl	80059dc <HAL_GPIO_Init>

	//disable GPIO clocks to save power
	__HAL_RCC_GPIOA_CLK_DISABLE();
 8004260:	4b17      	ldr	r3, [pc, #92]	@ (80042c0 <STM32_Stop+0x184>)
 8004262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004264:	4b16      	ldr	r3, [pc, #88]	@ (80042c0 <STM32_Stop+0x184>)
 8004266:	2101      	movs	r1, #1
 8004268:	438a      	bics	r2, r1
 800426a:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 800426c:	4b14      	ldr	r3, [pc, #80]	@ (80042c0 <STM32_Stop+0x184>)
 800426e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004270:	4b13      	ldr	r3, [pc, #76]	@ (80042c0 <STM32_Stop+0x184>)
 8004272:	2102      	movs	r1, #2
 8004274:	438a      	bics	r2, r1
 8004276:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 8004278:	4b11      	ldr	r3, [pc, #68]	@ (80042c0 <STM32_Stop+0x184>)
 800427a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800427c:	4b10      	ldr	r3, [pc, #64]	@ (80042c0 <STM32_Stop+0x184>)
 800427e:	2104      	movs	r1, #4
 8004280:	438a      	bics	r2, r1
 8004282:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 8004284:	4b0e      	ldr	r3, [pc, #56]	@ (80042c0 <STM32_Stop+0x184>)
 8004286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004288:	4b0d      	ldr	r3, [pc, #52]	@ (80042c0 <STM32_Stop+0x184>)
 800428a:	2108      	movs	r1, #8
 800428c:	438a      	bics	r2, r1
 800428e:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 8004290:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <STM32_Stop+0x184>)
 8004292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004294:	4b0a      	ldr	r3, [pc, #40]	@ (80042c0 <STM32_Stop+0x184>)
 8004296:	2180      	movs	r1, #128	@ 0x80
 8004298:	438a      	bics	r2, r1
 800429a:	62da      	str	r2, [r3, #44]	@ 0x2c

	//disable RTC to save power
	HAL_RTC_MspDeInit(&hrtc);
 800429c:	4b0f      	ldr	r3, [pc, #60]	@ (80042dc <STM32_Stop+0x1a0>)
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 fdde 	bl	8004e60 <HAL_RTC_MspDeInit>

	//here we go!
	//HAL_SuspendTick(); TODO investigate whether this prevents wake-on-detect-load
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80042a4:	4b0e      	ldr	r3, [pc, #56]	@ (80042e0 <STM32_Stop+0x1a4>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4b0d      	ldr	r3, [pc, #52]	@ (80042e0 <STM32_Stop+0x1a4>)
 80042aa:	2104      	movs	r1, #4
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]

	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80042b0:	2101      	movs	r1, #1
 80042b2:	2001      	movs	r0, #1
 80042b4:	f002 fd44 	bl	8006d40 <HAL_PWR_EnterSTOPMode>

	//reset on wake
	NVIC_SystemReset(); //When woken up, just reset, it's simpler that way.
 80042b8:	f7fe fa0e 	bl	80026d8 <__NVIC_SystemReset>
 80042bc:	50000400 	.word	0x50000400
 80042c0:	40021000 	.word	0x40021000
 80042c4:	0000fffe 	.word	0x0000fffe
 80042c8:	0000ffdf 	.word	0x0000ffdf
 80042cc:	0000ffff 	.word	0x0000ffff
 80042d0:	50000800 	.word	0x50000800
 80042d4:	50000c00 	.word	0x50000c00
 80042d8:	50001c00 	.word	0x50001c00
 80042dc:	20000378 	.word	0x20000378
 80042e0:	40007000 	.word	0x40007000

080042e4 <STM32_CheckForWatchdogReset>:

}

void STM32_CheckForWatchdogReset() {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) != RESET) {
 80042e8:	4b09      	ldr	r3, [pc, #36]	@ (8004310 <STM32_CheckForWatchdogReset+0x2c>)
 80042ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042ec:	2380      	movs	r3, #128	@ 0x80
 80042ee:	059b      	lsls	r3, r3, #22
 80042f0:	4013      	ands	r3, r2
 80042f2:	d002      	beq.n	80042fa <STM32_CheckForWatchdogReset+0x16>
		ResetByWatchdog = 1;
 80042f4:	4b07      	ldr	r3, [pc, #28]	@ (8004314 <STM32_CheckForWatchdogReset+0x30>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	701a      	strb	r2, [r3, #0]
	}

	/* Clear reset flags in any cases */
	__HAL_RCC_CLEAR_RESET_FLAGS();
 80042fa:	4b05      	ldr	r3, [pc, #20]	@ (8004310 <STM32_CheckForWatchdogReset+0x2c>)
 80042fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042fe:	4b04      	ldr	r3, [pc, #16]	@ (8004310 <STM32_CheckForWatchdogReset+0x2c>)
 8004300:	2180      	movs	r1, #128	@ 0x80
 8004302:	0409      	lsls	r1, r1, #16
 8004304:	430a      	orrs	r2, r1
 8004306:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004308:	46c0      	nop			@ (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	46c0      	nop			@ (mov r8, r8)
 8004310:	40021000 	.word	0x40021000
 8004314:	2000041c 	.word	0x2000041c

08004318 <Sleep>:
/* Sleep() - start the process of putting the BMS in a low power mode
 * Puts the BQ chip to DEEPSLEEP, set a persistent flag that indicates we want to enter STOP,
 * reset the STM32. This clears the IWDG and the main loop reads the flag and puts the STM32 in STOP.
 * When the STM32 resets it will call STM32_Stop().
 * This is the only good way with an STM32L0 to disable IWDG and stay in STOP mode*/
void Sleep() {
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0

	//pet the watchdog so this delay doesn't turn it off
	STM32_PetWatchdog();
 800431c:	f7ff fe8a 	bl	8004034 <STM32_PetWatchdog>

	//disable the only interrupt that should be running (RS485 RX interrupt)
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE);
 8004320:	4b13      	ldr	r3, [pc, #76]	@ (8004370 <Sleep+0x58>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	4b12      	ldr	r3, [pc, #72]	@ (8004370 <Sleep+0x58>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2120      	movs	r1, #32
 800432c:	438a      	bics	r2, r1
 800432e:	601a      	str	r2, [r3, #0]

	//turn off both fets
	BQ769x2_ForceDisableFETs();
 8004330:	f7ff f880 	bl	8003434 <BQ769x2_ForceDisableFETs>
	//BQ769x2_CommandSubcommand(ALL_FETS_OFF);

	//wait 200ms for the bus voltage to decay
	delayMS(200);
 8004334:	20c8      	movs	r0, #200	@ 0xc8
 8004336:	f7fe f9f7 	bl	8002728 <delayMS>

	//Put the BQ to sleep
	while (!BQ769x2_EnterDeepSleep()) {
 800433a:	e003      	b.n	8004344 <Sleep+0x2c>
		delayUS(5000);
 800433c:	4b0d      	ldr	r3, [pc, #52]	@ (8004374 <Sleep+0x5c>)
 800433e:	0018      	movs	r0, r3
 8004340:	f7fe f9dc 	bl	80026fc <delayUS>
	while (!BQ769x2_EnterDeepSleep()) {
 8004344:	f7ff f8e6 	bl	8003514 <BQ769x2_EnterDeepSleep>
 8004348:	1e03      	subs	r3, r0, #0
 800434a:	d0f7      	beq.n	800433c <Sleep+0x24>
	}

	BQ769x2_DirectCommand(AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit, otherwise STM32 will wake up immediately
 800434c:	2201      	movs	r2, #1
 800434e:	2180      	movs	r1, #128	@ 0x80
 8004350:	2062      	movs	r0, #98	@ 0x62
 8004352:	f7fe fd87 	bl	8002e64 <BQ769x2_DirectCommand>
	if (DEBUG) {
		printf("\r\nbq put into DEEP SLEEP, STM about to reset to disable watchdog...\r\n");
	}

	//set persistent flag that we will want to STOP immediately upon reset
	HAL_PWR_EnableBkUpAccess();
 8004356:	f002 fcd5 	bl	8006d04 <HAL_PWR_EnableBkUpAccess>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0xDEAD); // Writes a data in a RTC Backup data Register 1
 800435a:	4a07      	ldr	r2, [pc, #28]	@ (8004378 <Sleep+0x60>)
 800435c:	4b07      	ldr	r3, [pc, #28]	@ (800437c <Sleep+0x64>)
 800435e:	2101      	movs	r1, #1
 8004360:	0018      	movs	r0, r3
 8004362:	f003 fd63 	bl	8007e2c <HAL_RTCEx_BKUPWrite>
	HAL_PWR_DisableBkUpAccess();
 8004366:	f002 fcdb 	bl	8006d20 <HAL_PWR_DisableBkUpAccess>

	//restart into STOP mode
	NVIC_SystemReset();
 800436a:	f7fe f9b5 	bl	80026d8 <__NVIC_SystemReset>
 800436e:	46c0      	nop			@ (mov r8, r8)
 8004370:	200002e0 	.word	0x200002e0
 8004374:	00001388 	.word	0x00001388
 8004378:	0000dead 	.word	0x0000dead
 800437c:	20000378 	.word	0x20000378

08004380 <STM32_ShouldStop>:
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
	delayMS(period_ms);
}

/* Check to see if the magic value was written into the persistent RTC registers on the last reboot. Return 1 if true, 0 if not. */
uint8_t STM32_ShouldStop() {
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) == 0xDEAD) {
 8004384:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <STM32_ShouldStop+0x38>)
 8004386:	2101      	movs	r1, #1
 8004388:	0018      	movs	r0, r3
 800438a:	f003 fd67 	bl	8007e5c <HAL_RTCEx_BKUPRead>
 800438e:	0003      	movs	r3, r0
 8004390:	4a0a      	ldr	r2, [pc, #40]	@ (80043bc <STM32_ShouldStop+0x3c>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d10b      	bne.n	80043ae <STM32_ShouldStop+0x2e>
		HAL_PWR_EnableBkUpAccess(); // Write Back Up Register 1 Data
 8004396:	f002 fcb5 	bl	8006d04 <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x0000); // Writes a data in a RTC Backup data Register 1
 800439a:	4b07      	ldr	r3, [pc, #28]	@ (80043b8 <STM32_ShouldStop+0x38>)
 800439c:	2200      	movs	r2, #0
 800439e:	2101      	movs	r1, #1
 80043a0:	0018      	movs	r0, r3
 80043a2:	f003 fd43 	bl	8007e2c <HAL_RTCEx_BKUPWrite>
		HAL_PWR_DisableBkUpAccess(); //Disable access
 80043a6:	f002 fcbb 	bl	8006d20 <HAL_PWR_DisableBkUpAccess>
		return 1;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <STM32_ShouldStop+0x30>
	}

	return 0;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	0018      	movs	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	20000378 	.word	0x20000378
 80043bc:	0000dead 	.word	0x0000dead

080043c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80043c4:	f000 ff26 	bl	8005214 <HAL_Init>

	/* USER CODE BEGIN Init */
	if (!DEBUG) {
		STM32_CheckForWatchdogReset();
 80043c8:	f7ff ff8c 	bl	80042e4 <STM32_CheckForWatchdogReset>
	}
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80043cc:	f000 f982 	bl	80046d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all the things */
	MX_GPIO_Init();
 80043d0:	f000 fb7a 	bl	8004ac8 <MX_GPIO_Init>
	MX_ADC_Init();
 80043d4:	f000 f9f0 	bl	80047b8 <MX_ADC_Init>
	MX_I2C1_Init();
 80043d8:	f000 fa54 	bl	8004884 <MX_I2C1_Init>
	MX_TIM2_Init();
 80043dc:	f000 fac6 	bl	800496c <MX_TIM2_Init>
	MX_USART2_UART_Init();
 80043e0:	f000 fb18 	bl	8004a14 <MX_USART2_UART_Init>
	SystemPower_Config();
 80043e4:	f000 fa8e 	bl	8004904 <SystemPower_Config>
	MX_RTC_Init();
 80043e8:	f000 fb44 	bl	8004a74 <MX_RTC_Init>
	HAL_TIM_Base_Start(&htim2);
 80043ec:	4b66      	ldr	r3, [pc, #408]	@ (8004588 <main+0x1c8>)
 80043ee:	0018      	movs	r0, r3
 80043f0:	f003 fd8a 	bl	8007f08 <HAL_TIM_Base_Start>
	if (DEBUG) {
			printf("stm32 init complete\r\n");
	}

	/*Check to see if the button is currently pressed*/
	if (STM32_Wake_Button_Pressed()) {
 80043f4:	f7ff fe54 	bl	80040a0 <STM32_Wake_Button_Pressed>
 80043f8:	1e03      	subs	r3, r0, #0
 80043fa:	d002      	beq.n	8004402 <main+0x42>
		ButtonPressedDuringBoot= 1;
 80043fc:	4b63      	ldr	r3, [pc, #396]	@ (800458c <main+0x1cc>)
 80043fe:	2201      	movs	r2, #1
 8004400:	701a      	strb	r2, [r3, #0]
	}

	/* Check to see if the STOP flag is set from prior reset. If so, initiate STOP*/


	if (STM32_ShouldStop()) {
 8004402:	f7ff ffbd 	bl	8004380 <STM32_ShouldStop>
 8004406:	1e03      	subs	r3, r0, #0
 8004408:	d001      	beq.n	800440e <main+0x4e>
		if (DEBUG){
			printf("stm32 reset with intent to sleep, time to sleep...zzz\r\n");
		}
		STM32_Stop();
 800440a:	f7ff fe97 	bl	800413c <STM32_Stop>
	}


	BQ769x2_ResetShutdownPin(); // RST_SHUT pin set low just in case
 800440e:	f7ff f875 	bl	80034fc <BQ769x2_ResetShutdownPin>

	delayMS(50); //Wait for everything to stabilize
 8004412:	2032      	movs	r0, #50	@ 0x32
 8004414:	f7fe f988 	bl	8002728 <delayMS>

	if (WATCHDOG) {
		MX_IWDG_Init();
 8004418:	f000 fa86 	bl	8004928 <MX_IWDG_Init>
	}

	/* Useful functions for debugging, especially if the STM32 gets into a weird state where it won't sleep */
	//BlinkForever(1); //uncomment to test IWDG
	//BQ769x2_Reset(); //Use this for several reasons - the main reason is to kill the 3.3V rail and power cycle the STM32, which may be necessary if the programmer puts it into a state where it won't sleep properly
	UART_WaitForCommand(); //Start UART Receiving
 800441c:	f7ff fba6 	bl	8003b6c <UART_WaitForCommand>

	while (1) {

		/* USER CODE BEGIN 3 */
		BQ769x2_ForceDisableFETs(); //disable FETs until we are getting communication from the BQ chip
 8004420:	f7ff f808 	bl	8003434 <BQ769x2_ForceDisableFETs>

		BQ769x2_SoftWake(); //wiggle RST_SHUT to do a partial reset of the BQ chip. Not sure if this is necessary but it doesn't seem to hurt.
 8004424:	f7ff f8f4 	bl	8003610 <BQ769x2_SoftWake>

		*/

		//Check for BQ state FULLACCESS, SEALED, or UNSEALED. Device must be connected and ACKing to get past this point.
		// This may take quite a few reads for the chip to wake up if it's the first time it's booting (I've seen 15 reads!)
		while (!BQ769x2_Ready()) {
 8004428:	e010      	b.n	800444c <main+0x8c>
			if (DEBUG) {
				printf("bq not ready\r\n");
			}
			delayUS(1000);
 800442a:	23fa      	movs	r3, #250	@ 0xfa
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	0018      	movs	r0, r3
 8004430:	f7fe f964 	bl	80026fc <delayUS>
			if (RetryCount > RETRY_LIMIT) {
 8004434:	4b56      	ldr	r3, [pc, #344]	@ (8004590 <main+0x1d0>)
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	2b64      	cmp	r3, #100	@ 0x64
 800443a:	d901      	bls.n	8004440 <main+0x80>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 800443c:	f7ff f8b0 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 8004440:	4b53      	ldr	r3, [pc, #332]	@ (8004590 <main+0x1d0>)
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	3301      	adds	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	4b51      	ldr	r3, [pc, #324]	@ (8004590 <main+0x1d0>)
 800444a:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Ready()) {
 800444c:	f7ff f8ca 	bl	80035e4 <BQ769x2_Ready>
 8004450:	1e03      	subs	r3, r0, #0
 8004452:	d0ea      	beq.n	800442a <main+0x6a>
		};

		RetryCount = 0;
 8004454:	4b4e      	ldr	r3, [pc, #312]	@ (8004590 <main+0x1d0>)
 8004456:	2200      	movs	r2, #0
 8004458:	801a      	strh	r2, [r3, #0]

		//Wake up the device if it isn't already awake
		while (!BQ769x2_Wake()) {
 800445a:	e010      	b.n	800447e <main+0xbe>
			if (DEBUG){
				printf("bq not awake\r\n");
			}
			delayUS(1000);
 800445c:	23fa      	movs	r3, #250	@ 0xfa
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	0018      	movs	r0, r3
 8004462:	f7fe f94b 	bl	80026fc <delayUS>
			if (RetryCount > RETRY_LIMIT) {
 8004466:	4b4a      	ldr	r3, [pc, #296]	@ (8004590 <main+0x1d0>)
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	2b64      	cmp	r3, #100	@ 0x64
 800446c:	d901      	bls.n	8004472 <main+0xb2>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 800446e:	f7ff f897 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 8004472:	4b47      	ldr	r3, [pc, #284]	@ (8004590 <main+0x1d0>)
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	3301      	adds	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	4b45      	ldr	r3, [pc, #276]	@ (8004590 <main+0x1d0>)
 800447c:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Wake()) {
 800447e:	f7ff f868 	bl	8003552 <BQ769x2_Wake>
 8004482:	1e03      	subs	r3, r0, #0
 8004484:	d0ea      	beq.n	800445c <main+0x9c>
		}

		RetryCount = 0;
 8004486:	4b42      	ldr	r3, [pc, #264]	@ (8004590 <main+0x1d0>)
 8004488:	2200      	movs	r2, #0
 800448a:	801a      	strh	r2, [r3, #0]

		//Initialize registers by calling BQ769x2_Init and then checking that the configuration was successful
		// BQ769x2 does a spot check of a register that should have been configured if BQ769x2_Init() was successful.
		while (!BQ769x2_Initialize()) {
 800448c:	e00b      	b.n	80044a6 <main+0xe6>
			if (DEBUG) {
				printf("bq not configured\r\n");
			}
			if (RetryCount > RETRY_LIMIT) {
 800448e:	4b40      	ldr	r3, [pc, #256]	@ (8004590 <main+0x1d0>)
 8004490:	881b      	ldrh	r3, [r3, #0]
 8004492:	2b64      	cmp	r3, #100	@ 0x64
 8004494:	d901      	bls.n	800449a <main+0xda>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004496:	f7ff f883 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 800449a:	4b3d      	ldr	r3, [pc, #244]	@ (8004590 <main+0x1d0>)
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	3301      	adds	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004590 <main+0x1d0>)
 80044a4:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Initialize()) {
 80044a6:	f7fe ffa1 	bl	80033ec <BQ769x2_Initialize>
 80044aa:	1e03      	subs	r3, r0, #0
 80044ac:	d0ef      	beq.n	800448e <main+0xce>
		}

		RetryCount = 0;
 80044ae:	4b38      	ldr	r3, [pc, #224]	@ (8004590 <main+0x1d0>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	801a      	strh	r2, [r3, #0]

		// get first ADC reading. Normal for this to take a few retries
		while (!BQ769x2_ReadBatteryData()) {
 80044b4:	e00f      	b.n	80044d6 <main+0x116>
			if (RetryCount > RETRY_LIMIT) {
 80044b6:	4b36      	ldr	r3, [pc, #216]	@ (8004590 <main+0x1d0>)
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	2b64      	cmp	r3, #100	@ 0x64
 80044bc:	d901      	bls.n	80044c2 <main+0x102>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 80044be:	f7ff f86f 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 80044c2:	4b33      	ldr	r3, [pc, #204]	@ (8004590 <main+0x1d0>)
 80044c4:	881b      	ldrh	r3, [r3, #0]
 80044c6:	3301      	adds	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	4b31      	ldr	r3, [pc, #196]	@ (8004590 <main+0x1d0>)
 80044cc:	801a      	strh	r2, [r3, #0]
			delayUS(5000); //wait a bit for the ADC to finish measuring
 80044ce:	4b31      	ldr	r3, [pc, #196]	@ (8004594 <main+0x1d4>)
 80044d0:	0018      	movs	r0, r3
 80044d2:	f7fe f913 	bl	80026fc <delayUS>
		while (!BQ769x2_ReadBatteryData()) {
 80044d6:	f7ff fa27 	bl	8003928 <BQ769x2_ReadBatteryData>
 80044da:	1e03      	subs	r3, r0, #0
 80044dc:	d0eb      	beq.n	80044b6 <main+0xf6>
		}

		RetryCount = 0;
 80044de:	4b2c      	ldr	r3, [pc, #176]	@ (8004590 <main+0x1d0>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	801a      	strh	r2, [r3, #0]

		// check whether a charger >15V is connected and the button wasn't pressed during boot. If not, go back to sleep.
		if (!ButtonPressedDuringBoot && Pack_Voltage < 15000) {
 80044e4:	4b29      	ldr	r3, [pc, #164]	@ (800458c <main+0x1cc>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d106      	bne.n	80044fa <main+0x13a>
 80044ec:	4b2a      	ldr	r3, [pc, #168]	@ (8004598 <main+0x1d8>)
 80044ee:	881b      	ldrh	r3, [r3, #0]
 80044f0:	4a2a      	ldr	r2, [pc, #168]	@ (800459c <main+0x1dc>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d801      	bhi.n	80044fa <main+0x13a>
			if (DEBUG){
				printf("stm32 going back to sleep because user didn't press button and charger isn't connected...zzz\r\n");
			}
			Sleep();
 80044f6:	f7ff ff0f 	bl	8004318 <Sleep>
				printf("\r\ncharger connected, time to allow FETs\r\n");
			}
		}

		//enable FETs. It appears to be important to call FET_ENABLE twice
		BQ769x2_CommandSubcommand(FET_ENABLE); // Enable the CHG and DSG FETs
 80044fa:	2022      	movs	r0, #34	@ 0x22
 80044fc:	f7fe fbf2 	bl	8002ce4 <BQ769x2_CommandSubcommand>
		BQ769x2_AllowFETs();
 8004500:	f7fe ffac 	bl	800345c <BQ769x2_AllowFETs>
		BQ769x2_CommandSubcommand(FET_ENABLE); //for some reason need to do this twice...TODO investigate
 8004504:	2022      	movs	r0, #34	@ 0x22
 8004506:	f7fe fbed 	bl	8002ce4 <BQ769x2_CommandSubcommand>

		//Call outside loop
		UART_WaitForCommand();
 800450a:	f7ff fb2f 	bl	8003b6c <UART_WaitForCommand>

		while (1) {

			//detect button press and take action if needed
			STM32_HandleButton();
 800450e:	f7ff fda1 	bl	8004054 <STM32_HandleButton>

			//Update FET registers and update LEDs
			BQ769x2_ReadFETStatus();
 8004512:	f7fe ffb7 	bl	8003484 <BQ769x2_ReadFETStatus>
			if (LEDS) {
				STM32_UpdateFETLEDs();
			}

			//Handle sleep current and put battery to sleep if not much is going on
			STM32_HandleInactivity();
 8004516:	f7ff fdd3 	bl	80040c0 <STM32_HandleInactivity>

			//Useful for logging
			BQ769x2_CalcMinMaxCellV();
 800451a:	f7ff fa47 	bl	80039ac <BQ769x2_CalcMinMaxCellV>

			//Print battery status over RS485 for debug
			BQ769x2_ReadBatteryStatus();
 800451e:	f7fe fd11 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
			if (DEBUG) {
				BQ769x2_PrintStatus();
			}

			//Get the latest data from the BQ chip
			if (BQ769x2_ReadBatteryData()) {
 8004522:	f7ff fa01 	bl	8003928 <BQ769x2_ReadBatteryData>
 8004526:	1e03      	subs	r3, r0, #0
 8004528:	d003      	beq.n	8004532 <main+0x172>
				RetryCount = 0;
 800452a:	4b19      	ldr	r3, [pc, #100]	@ (8004590 <main+0x1d0>)
 800452c:	2200      	movs	r2, #0
 800452e:	801a      	strh	r2, [r3, #0]
 8004530:	e005      	b.n	800453e <main+0x17e>
			} else {
				RetryCount++;
 8004532:	4b17      	ldr	r3, [pc, #92]	@ (8004590 <main+0x1d0>)
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	3301      	adds	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	4b15      	ldr	r3, [pc, #84]	@ (8004590 <main+0x1d0>)
 800453c:	801a      	strh	r2, [r3, #0]
			}

			//Check for faults and trigger the LED if so
			if (BQ769x2_ReadSafetyStatus()) {
 800453e:	f7ff f8ad 	bl	800369c <BQ769x2_ReadSafetyStatus>
 8004542:	1e03      	subs	r3, r0, #0
 8004544:	d003      	beq.n	800454e <main+0x18e>
				RetryCount = 0;
 8004546:	4b12      	ldr	r3, [pc, #72]	@ (8004590 <main+0x1d0>)
 8004548:	2200      	movs	r2, #0
 800454a:	801a      	strh	r2, [r3, #0]
 800454c:	e005      	b.n	800455a <main+0x19a>
			} else {
				RetryCount++;
 800454e:	4b10      	ldr	r3, [pc, #64]	@ (8004590 <main+0x1d0>)
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	3301      	adds	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	4b0e      	ldr	r3, [pc, #56]	@ (8004590 <main+0x1d0>)
 8004558:	801a      	strh	r2, [r3, #0]

			//Set Fault LED
			if (LEDS && (ProtectionsTriggered & 1)) {
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_SET);
			} else {
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 800455a:	2380      	movs	r3, #128	@ 0x80
 800455c:	0059      	lsls	r1, r3, #1
 800455e:	23a0      	movs	r3, #160	@ 0xa0
 8004560:	05db      	lsls	r3, r3, #23
 8004562:	2200      	movs	r2, #0
 8004564:	0018      	movs	r0, r3
 8004566:	f001 fca6 	bl	8005eb6 <HAL_GPIO_WritePin>
			}

			//If there are too many failures, reset the BQ chip
			if (RetryCount > RETRY_LIMIT) {
 800456a:	4b09      	ldr	r3, [pc, #36]	@ (8004590 <main+0x1d0>)
 800456c:	881b      	ldrh	r3, [r3, #0]
 800456e:	2b64      	cmp	r3, #100	@ 0x64
 8004570:	d902      	bls.n	8004578 <main+0x1b8>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004572:	f7ff f815 	bl	80035a0 <BQ769x2_Reset>
				break;
 8004576:	e005      	b.n	8004584 <main+0x1c4>
			}

			STM32_PetWatchdog();
 8004578:	f7ff fd5c 	bl	8004034 <STM32_PetWatchdog>
			delayMS(10);  // repeat loop every 20 ms
 800457c:	200a      	movs	r0, #10
 800457e:	f7fe f8d3 	bl	8002728 <delayMS>
			STM32_HandleButton();
 8004582:	e7c4      	b.n	800450e <main+0x14e>
		BQ769x2_ForceDisableFETs(); //disable FETs until we are getting communication from the BQ chip
 8004584:	e74c      	b.n	8004420 <main+0x60>
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	200002a0 	.word	0x200002a0
 800458c:	2000041d 	.word	0x2000041d
 8004590:	2000041a 	.word	0x2000041a
 8004594:	00001388 	.word	0x00001388
 8004598:	200003fa 	.word	0x200003fa
 800459c:	00003a97 	.word	0x00003a97

080045a0 <__io_putchar>:
		}
	}
	/* USER CODE END 3 */
}

PUTCHAR_PROTOTYPE {
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive Off
 80045a8:	23a0      	movs	r3, #160	@ 0xa0
 80045aa:	05db      	lsls	r3, r3, #23
 80045ac:	2201      	movs	r2, #1
 80045ae:	2180      	movs	r1, #128	@ 0x80
 80045b0:	0018      	movs	r0, r3
 80045b2:	f001 fc80 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(20);
 80045b6:	2014      	movs	r0, #20
 80045b8:	f7fe f8a0 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET); // Transmit On
 80045bc:	23a0      	movs	r3, #160	@ 0xa0
 80045be:	05db      	lsls	r3, r3, #23
 80045c0:	2201      	movs	r2, #1
 80045c2:	2140      	movs	r1, #64	@ 0x40
 80045c4:	0018      	movs	r0, r3
 80045c6:	f001 fc76 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(20);
 80045ca:	2014      	movs	r0, #20
 80045cc:	f7fe f896 	bl	80026fc <delayUS>
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 80045d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004610 <__io_putchar+0x70>)
 80045d2:	1d39      	adds	r1, r7, #4
 80045d4:	480f      	ldr	r0, [pc, #60]	@ (8004614 <__io_putchar+0x74>)
 80045d6:	2201      	movs	r2, #1
 80045d8:	f003 ff6c 	bl	80084b4 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET); //Transmit off
 80045dc:	23a0      	movs	r3, #160	@ 0xa0
 80045de:	05db      	lsls	r3, r3, #23
 80045e0:	2200      	movs	r2, #0
 80045e2:	2140      	movs	r1, #64	@ 0x40
 80045e4:	0018      	movs	r0, r3
 80045e6:	f001 fc66 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(20);
 80045ea:	2014      	movs	r0, #20
 80045ec:	f7fe f886 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive still off
 80045f0:	23a0      	movs	r3, #160	@ 0xa0
 80045f2:	05db      	lsls	r3, r3, #23
 80045f4:	2201      	movs	r2, #1
 80045f6:	2180      	movs	r1, #128	@ 0x80
 80045f8:	0018      	movs	r0, r3
 80045fa:	f001 fc5c 	bl	8005eb6 <HAL_GPIO_WritePin>
	delayUS(20);
 80045fe:	2014      	movs	r0, #20
 8004600:	f7fe f87c 	bl	80026fc <delayUS>

	return ch;
 8004604:	687b      	ldr	r3, [r7, #4]
}
 8004606:	0018      	movs	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	b002      	add	sp, #8
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	0000ffff 	.word	0x0000ffff
 8004614:	200002e0 	.word	0x200002e0

08004618 <EXTI0_1_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port A PIN 0 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI0_1_IRQHandler_Config(void) {
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800461e:	4b14      	ldr	r3, [pc, #80]	@ (8004670 <EXTI0_1_IRQHandler_Config+0x58>)
 8004620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004622:	4b13      	ldr	r3, [pc, #76]	@ (8004670 <EXTI0_1_IRQHandler_Config+0x58>)
 8004624:	2101      	movs	r1, #1
 8004626:	430a      	orrs	r2, r1
 8004628:	62da      	str	r2, [r3, #44]	@ 0x2c
 800462a:	4b11      	ldr	r3, [pc, #68]	@ (8004670 <EXTI0_1_IRQHandler_Config+0x58>)
 800462c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800462e:	2201      	movs	r2, #1
 8004630:	4013      	ands	r3, r2
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	2284      	movs	r2, #132	@ 0x84
 800463a:	0392      	lsls	r2, r2, #14
 800463c:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 800463e:	1d3b      	adds	r3, r7, #4
 8004640:	2201      	movs	r2, #1
 8004642:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_0;
 8004644:	1d3b      	adds	r3, r7, #4
 8004646:	2201      	movs	r2, #1
 8004648:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800464a:	1d3a      	adds	r2, r7, #4
 800464c:	23a0      	movs	r3, #160	@ 0xa0
 800464e:	05db      	lsls	r3, r3, #23
 8004650:	0011      	movs	r1, r2
 8004652:	0018      	movs	r0, r3
 8004654:	f001 f9c2 	bl	80059dc <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI0_1_IRQn, 2, 0);
 8004658:	2200      	movs	r2, #0
 800465a:	2102      	movs	r1, #2
 800465c:	2005      	movs	r0, #5
 800465e:	f001 f8f3 	bl	8005848 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8004662:	2005      	movs	r0, #5
 8004664:	f001 f905 	bl	8005872 <HAL_NVIC_EnableIRQ>
}
 8004668:	46c0      	nop			@ (mov r8, r8)
 800466a:	46bd      	mov	sp, r7
 800466c:	b006      	add	sp, #24
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000

08004674 <EXTI2_3_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port B Pin 5 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI2_3_IRQHandler_Config(void) {
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800467a:	4b14      	ldr	r3, [pc, #80]	@ (80046cc <EXTI2_3_IRQHandler_Config+0x58>)
 800467c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800467e:	4b13      	ldr	r3, [pc, #76]	@ (80046cc <EXTI2_3_IRQHandler_Config+0x58>)
 8004680:	2102      	movs	r1, #2
 8004682:	430a      	orrs	r2, r1
 8004684:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <EXTI2_3_IRQHandler_Config+0x58>)
 8004688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468a:	2202      	movs	r2, #2
 800468c:	4013      	ands	r3, r2
 800468e:	603b      	str	r3, [r7, #0]
 8004690:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8004692:	1d3b      	adds	r3, r7, #4
 8004694:	2288      	movs	r2, #136	@ 0x88
 8004696:	0352      	lsls	r2, r2, #13
 8004698:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800469a:	1d3b      	adds	r3, r7, #4
 800469c:	2202      	movs	r2, #2
 800469e:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_5;
 80046a0:	1d3b      	adds	r3, r7, #4
 80046a2:	2220      	movs	r2, #32
 80046a4:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046a6:	1d3b      	adds	r3, r7, #4
 80046a8:	4a09      	ldr	r2, [pc, #36]	@ (80046d0 <EXTI2_3_IRQHandler_Config+0x5c>)
 80046aa:	0019      	movs	r1, r3
 80046ac:	0010      	movs	r0, r2
 80046ae:	f001 f995 	bl	80059dc <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 2, 0);
 80046b2:	2200      	movs	r2, #0
 80046b4:	2102      	movs	r1, #2
 80046b6:	2006      	movs	r0, #6
 80046b8:	f001 f8c6 	bl	8005848 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80046bc:	2006      	movs	r0, #6
 80046be:	f001 f8d8 	bl	8005872 <HAL_NVIC_EnableIRQ>
}
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	46bd      	mov	sp, r7
 80046c6:	b006      	add	sp, #24
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	40021000 	.word	0x40021000
 80046d0:	50000400 	.word	0x50000400

080046d4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80046d4:	b590      	push	{r4, r7, lr}
 80046d6:	b099      	sub	sp, #100	@ 0x64
 80046d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80046da:	242c      	movs	r4, #44	@ 0x2c
 80046dc:	193b      	adds	r3, r7, r4
 80046de:	0018      	movs	r0, r3
 80046e0:	2334      	movs	r3, #52	@ 0x34
 80046e2:	001a      	movs	r2, r3
 80046e4:	2100      	movs	r1, #0
 80046e6:	f005 ff9d 	bl	800a624 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80046ea:	2318      	movs	r3, #24
 80046ec:	18fb      	adds	r3, r7, r3
 80046ee:	0018      	movs	r0, r3
 80046f0:	2314      	movs	r3, #20
 80046f2:	001a      	movs	r2, r3
 80046f4:	2100      	movs	r1, #0
 80046f6:	f005 ff95 	bl	800a624 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80046fa:	003b      	movs	r3, r7
 80046fc:	0018      	movs	r0, r3
 80046fe:	2318      	movs	r3, #24
 8004700:	001a      	movs	r2, r3
 8004702:	2100      	movs	r1, #0
 8004704:	f005 ff8e 	bl	800a624 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004708:	4b29      	ldr	r3, [pc, #164]	@ (80047b0 <SystemClock_Config+0xdc>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a29      	ldr	r2, [pc, #164]	@ (80047b4 <SystemClock_Config+0xe0>)
 800470e:	401a      	ands	r2, r3
 8004710:	4b27      	ldr	r3, [pc, #156]	@ (80047b0 <SystemClock_Config+0xdc>)
 8004712:	2180      	movs	r1, #128	@ 0x80
 8004714:	0109      	lsls	r1, r1, #4
 8004716:	430a      	orrs	r2, r1
 8004718:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 800471a:	0021      	movs	r1, r4
 800471c:	187b      	adds	r3, r7, r1
 800471e:	220a      	movs	r2, #10
 8004720:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004722:	187b      	adds	r3, r7, r1
 8004724:	2201      	movs	r2, #1
 8004726:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004728:	187b      	adds	r3, r7, r1
 800472a:	2210      	movs	r2, #16
 800472c:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800472e:	187b      	adds	r3, r7, r1
 8004730:	2201      	movs	r2, #1
 8004732:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004734:	187b      	adds	r3, r7, r1
 8004736:	2200      	movs	r2, #0
 8004738:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800473a:	187b      	adds	r3, r7, r1
 800473c:	0018      	movs	r0, r3
 800473e:	f002 fb77 	bl	8006e30 <HAL_RCC_OscConfig>
 8004742:	1e03      	subs	r3, r0, #0
 8004744:	d001      	beq.n	800474a <SystemClock_Config+0x76>
		Error_Handler();
 8004746:	f000 fad3 	bl	8004cf0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800474a:	2118      	movs	r1, #24
 800474c:	187b      	adds	r3, r7, r1
 800474e:	220f      	movs	r2, #15
 8004750:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004752:	187b      	adds	r3, r7, r1
 8004754:	2201      	movs	r2, #1
 8004756:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004758:	187b      	adds	r3, r7, r1
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800475e:	187b      	adds	r3, r7, r1
 8004760:	2200      	movs	r2, #0
 8004762:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004764:	187b      	adds	r3, r7, r1
 8004766:	2200      	movs	r2, #0
 8004768:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800476a:	187b      	adds	r3, r7, r1
 800476c:	2100      	movs	r1, #0
 800476e:	0018      	movs	r0, r3
 8004770:	f002 feda 	bl	8007528 <HAL_RCC_ClockConfig>
 8004774:	1e03      	subs	r3, r0, #0
 8004776:	d001      	beq.n	800477c <SystemClock_Config+0xa8>
		Error_Handler();
 8004778:	f000 faba 	bl	8004cf0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 800477c:	003b      	movs	r3, r7
 800477e:	222a      	movs	r2, #42	@ 0x2a
 8004780:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_RTC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8004782:	003b      	movs	r3, r7
 8004784:	2208      	movs	r2, #8
 8004786:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8004788:	003b      	movs	r3, r7
 800478a:	2280      	movs	r2, #128	@ 0x80
 800478c:	0192      	lsls	r2, r2, #6
 800478e:	611a      	str	r2, [r3, #16]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004790:	003b      	movs	r3, r7
 8004792:	2280      	movs	r2, #128	@ 0x80
 8004794:	0292      	lsls	r2, r2, #10
 8004796:	605a      	str	r2, [r3, #4]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8004798:	003b      	movs	r3, r7
 800479a:	0018      	movs	r0, r3
 800479c:	f003 f8e8 	bl	8007970 <HAL_RCCEx_PeriphCLKConfig>
 80047a0:	1e03      	subs	r3, r0, #0
 80047a2:	d001      	beq.n	80047a8 <SystemClock_Config+0xd4>
		Error_Handler();
 80047a4:	f000 faa4 	bl	8004cf0 <Error_Handler>
	}
}
 80047a8:	46c0      	nop			@ (mov r8, r8)
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b019      	add	sp, #100	@ 0x64
 80047ae:	bd90      	pop	{r4, r7, pc}
 80047b0:	40007000 	.word	0x40007000
 80047b4:	ffffe7ff 	.word	0xffffe7ff

080047b8 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80047be:	003b      	movs	r3, r7
 80047c0:	0018      	movs	r0, r3
 80047c2:	2308      	movs	r3, #8
 80047c4:	001a      	movs	r2, r3
 80047c6:	2100      	movs	r1, #0
 80047c8:	f005 ff2c 	bl	800a624 <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 80047cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047ce:	4a2b      	ldr	r2, [pc, #172]	@ (800487c <MX_ADC_Init+0xc4>)
 80047d0:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 80047d2:	4b29      	ldr	r3, [pc, #164]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80047d8:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047da:	22c0      	movs	r2, #192	@ 0xc0
 80047dc:	0612      	lsls	r2, r2, #24
 80047de:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80047e0:	4b25      	ldr	r3, [pc, #148]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80047e6:	4b24      	ldr	r3, [pc, #144]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80047ec:	4b22      	ldr	r3, [pc, #136]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80047f2:	4b21      	ldr	r3, [pc, #132]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 80047f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004878 <MX_ADC_Init+0xc0>)
 80047fa:	2220      	movs	r2, #32
 80047fc:	2100      	movs	r1, #0
 80047fe:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8004800:	4b1d      	ldr	r3, [pc, #116]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004802:	2221      	movs	r2, #33	@ 0x21
 8004804:	2100      	movs	r1, #0
 8004806:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004808:	4b1b      	ldr	r3, [pc, #108]	@ (8004878 <MX_ADC_Init+0xc0>)
 800480a:	2200      	movs	r2, #0
 800480c:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800480e:	4b1a      	ldr	r3, [pc, #104]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004810:	22c2      	movs	r2, #194	@ 0xc2
 8004812:	32ff      	adds	r2, #255	@ 0xff
 8004814:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8004816:	4b18      	ldr	r3, [pc, #96]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004818:	222c      	movs	r2, #44	@ 0x2c
 800481a:	2100      	movs	r1, #0
 800481c:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800481e:	4b16      	ldr	r3, [pc, #88]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004820:	2204      	movs	r2, #4
 8004822:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004824:	4b14      	ldr	r3, [pc, #80]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 800482a:	4b13      	ldr	r3, [pc, #76]	@ (8004878 <MX_ADC_Init+0xc0>)
 800482c:	2200      	movs	r2, #0
 800482e:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8004830:	4b11      	ldr	r3, [pc, #68]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004832:	2200      	movs	r2, #0
 8004834:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004836:	4b10      	ldr	r3, [pc, #64]	@ (8004878 <MX_ADC_Init+0xc0>)
 8004838:	2200      	movs	r2, #0
 800483a:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 800483c:	4b0e      	ldr	r3, [pc, #56]	@ (8004878 <MX_ADC_Init+0xc0>)
 800483e:	0018      	movs	r0, r3
 8004840:	f000 fd58 	bl	80052f4 <HAL_ADC_Init>
 8004844:	1e03      	subs	r3, r0, #0
 8004846:	d001      	beq.n	800484c <MX_ADC_Init+0x94>
		Error_Handler();
 8004848:	f000 fa52 	bl	8004cf0 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800484c:	003b      	movs	r3, r7
 800484e:	4a0c      	ldr	r2, [pc, #48]	@ (8004880 <MX_ADC_Init+0xc8>)
 8004850:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004852:	003b      	movs	r3, r7
 8004854:	2280      	movs	r2, #128	@ 0x80
 8004856:	0152      	lsls	r2, r2, #5
 8004858:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800485a:	003a      	movs	r2, r7
 800485c:	4b06      	ldr	r3, [pc, #24]	@ (8004878 <MX_ADC_Init+0xc0>)
 800485e:	0011      	movs	r1, r2
 8004860:	0018      	movs	r0, r3
 8004862:	f000 febb 	bl	80055dc <HAL_ADC_ConfigChannel>
 8004866:	1e03      	subs	r3, r0, #0
 8004868:	d001      	beq.n	800486e <MX_ADC_Init+0xb6>
		Error_Handler();
 800486a:	f000 fa41 	bl	8004cf0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 800486e:	46c0      	nop			@ (mov r8, r8)
 8004870:	46bd      	mov	sp, r7
 8004872:	b002      	add	sp, #8
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			@ (mov r8, r8)
 8004878:	200001f0 	.word	0x200001f0
 800487c:	40012400 	.word	0x40012400
 8004880:	14000020 	.word	0x14000020

08004884 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004888:	4b1b      	ldr	r3, [pc, #108]	@ (80048f8 <MX_I2C1_Init+0x74>)
 800488a:	4a1c      	ldr	r2, [pc, #112]	@ (80048fc <MX_I2C1_Init+0x78>)
 800488c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00300617;
 800488e:	4b1a      	ldr	r3, [pc, #104]	@ (80048f8 <MX_I2C1_Init+0x74>)
 8004890:	4a1b      	ldr	r2, [pc, #108]	@ (8004900 <MX_I2C1_Init+0x7c>)
 8004892:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8004894:	4b18      	ldr	r3, [pc, #96]	@ (80048f8 <MX_I2C1_Init+0x74>)
 8004896:	2200      	movs	r2, #0
 8004898:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800489a:	4b17      	ldr	r3, [pc, #92]	@ (80048f8 <MX_I2C1_Init+0x74>)
 800489c:	2201      	movs	r2, #1
 800489e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048a0:	4b15      	ldr	r3, [pc, #84]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80048a6:	4b14      	ldr	r3, [pc, #80]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80048ac:	4b12      	ldr	r3, [pc, #72]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048b2:	4b11      	ldr	r3, [pc, #68]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048b8:	4b0f      	ldr	r3, [pc, #60]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80048be:	4b0e      	ldr	r3, [pc, #56]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048c0:	0018      	movs	r0, r3
 80048c2:	f001 fb3b 	bl	8005f3c <HAL_I2C_Init>
 80048c6:	1e03      	subs	r3, r0, #0
 80048c8:	d001      	beq.n	80048ce <MX_I2C1_Init+0x4a>
		Error_Handler();
 80048ca:	f000 fa11 	bl	8004cf0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80048ce:	4b0a      	ldr	r3, [pc, #40]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048d0:	2100      	movs	r1, #0
 80048d2:	0018      	movs	r0, r3
 80048d4:	f002 f91c 	bl	8006b10 <HAL_I2CEx_ConfigAnalogFilter>
 80048d8:	1e03      	subs	r3, r0, #0
 80048da:	d001      	beq.n	80048e0 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80048dc:	f000 fa08 	bl	8004cf0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <MX_I2C1_Init+0x74>)
 80048e2:	2100      	movs	r1, #0
 80048e4:	0018      	movs	r0, r3
 80048e6:	f002 f95f 	bl	8006ba8 <HAL_I2CEx_ConfigDigitalFilter>
 80048ea:	1e03      	subs	r3, r0, #0
 80048ec:	d001      	beq.n	80048f2 <MX_I2C1_Init+0x6e>
		Error_Handler();
 80048ee:	f000 f9ff 	bl	8004cf0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80048f2:	46c0      	nop			@ (mov r8, r8)
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	2000024c 	.word	0x2000024c
 80048fc:	40005400 	.word	0x40005400
 8004900:	00300617 	.word	0x00300617

08004904 <SystemPower_Config>:
 *            + No IWDG
 *            + Wakeup using EXTI Line (Key Button PC.13)
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void) {
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
//GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable Ultra low power mode */
	HAL_PWREx_EnableUltraLowPower();
 8004908:	f002 fa84 	bl	8006e14 <HAL_PWREx_EnableUltraLowPower>

	/* Enable the fast wake up from Ultra low power mode */
	HAL_PWREx_EnableFastWakeUp();
 800490c:	f002 fa74 	bl	8006df8 <HAL_PWREx_EnableFastWakeUp>

	/* Select HSI as system clock source after Wake Up from Stop mode */
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_HSI); //probably not necessary given reset upon resume from STOP
 8004910:	4b04      	ldr	r3, [pc, #16]	@ (8004924 <SystemPower_Config+0x20>)
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	4b03      	ldr	r3, [pc, #12]	@ (8004924 <SystemPower_Config+0x20>)
 8004916:	2180      	movs	r1, #128	@ 0x80
 8004918:	0209      	lsls	r1, r1, #8
 800491a:	430a      	orrs	r2, r1
 800491c:	60da      	str	r2, [r3, #12]
}
 800491e:	46c0      	nop			@ (mov r8, r8)
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40021000 	.word	0x40021000

08004928 <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 800492c:	4b0b      	ldr	r3, [pc, #44]	@ (800495c <MX_IWDG_Init+0x34>)
 800492e:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <MX_IWDG_Init+0x38>)
 8004930:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8004932:	4b0a      	ldr	r3, [pc, #40]	@ (800495c <MX_IWDG_Init+0x34>)
 8004934:	2202      	movs	r2, #2
 8004936:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 0xFFF;
 8004938:	4b08      	ldr	r3, [pc, #32]	@ (800495c <MX_IWDG_Init+0x34>)
 800493a:	4a0a      	ldr	r2, [pc, #40]	@ (8004964 <MX_IWDG_Init+0x3c>)
 800493c:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 2300; //around 1 second with prescaler 16
 800493e:	4b07      	ldr	r3, [pc, #28]	@ (800495c <MX_IWDG_Init+0x34>)
 8004940:	4a09      	ldr	r2, [pc, #36]	@ (8004968 <MX_IWDG_Init+0x40>)
 8004942:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 8004944:	4b05      	ldr	r3, [pc, #20]	@ (800495c <MX_IWDG_Init+0x34>)
 8004946:	0018      	movs	r0, r3
 8004948:	f002 f97a 	bl	8006c40 <HAL_IWDG_Init>
 800494c:	1e03      	subs	r3, r0, #0
 800494e:	d001      	beq.n	8004954 <MX_IWDG_Init+0x2c>
		Error_Handler();
 8004950:	f000 f9ce 	bl	8004cf0 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8004954:	46c0      	nop			@ (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	46c0      	nop			@ (mov r8, r8)
 800495c:	20000368 	.word	0x20000368
 8004960:	40003000 	.word	0x40003000
 8004964:	00000fff 	.word	0x00000fff
 8004968:	000008fc 	.word	0x000008fc

0800496c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004972:	2308      	movs	r3, #8
 8004974:	18fb      	adds	r3, r7, r3
 8004976:	0018      	movs	r0, r3
 8004978:	2310      	movs	r3, #16
 800497a:	001a      	movs	r2, r3
 800497c:	2100      	movs	r1, #0
 800497e:	f005 fe51 	bl	800a624 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004982:	003b      	movs	r3, r7
 8004984:	0018      	movs	r0, r3
 8004986:	2308      	movs	r3, #8
 8004988:	001a      	movs	r2, r3
 800498a:	2100      	movs	r1, #0
 800498c:	f005 fe4a 	bl	800a624 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8004990:	4b1e      	ldr	r3, [pc, #120]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 8004992:	2280      	movs	r2, #128	@ 0x80
 8004994:	05d2      	lsls	r2, r2, #23
 8004996:	601a      	str	r2, [r3, #0]
	//htim2.Init.Prescaler = 31; for 32Mhz
	htim2.Init.Prescaler = 14; //for 16MHz
 8004998:	4b1c      	ldr	r3, [pc, #112]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 800499a:	220e      	movs	r2, #14
 800499c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800499e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004a10 <MX_TIM2_Init+0xa4>)
 80049a8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049aa:	4b18      	ldr	r3, [pc, #96]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049b0:	4b16      	ldr	r3, [pc, #88]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80049b6:	4b15      	ldr	r3, [pc, #84]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049b8:	0018      	movs	r0, r3
 80049ba:	f003 fa65 	bl	8007e88 <HAL_TIM_Base_Init>
 80049be:	1e03      	subs	r3, r0, #0
 80049c0:	d001      	beq.n	80049c6 <MX_TIM2_Init+0x5a>
		Error_Handler();
 80049c2:	f000 f995 	bl	8004cf0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049c6:	2108      	movs	r1, #8
 80049c8:	187b      	adds	r3, r7, r1
 80049ca:	2280      	movs	r2, #128	@ 0x80
 80049cc:	0152      	lsls	r2, r2, #5
 80049ce:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80049d0:	187a      	adds	r2, r7, r1
 80049d2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049d4:	0011      	movs	r1, r2
 80049d6:	0018      	movs	r0, r3
 80049d8:	f003 fad2 	bl	8007f80 <HAL_TIM_ConfigClockSource>
 80049dc:	1e03      	subs	r3, r0, #0
 80049de:	d001      	beq.n	80049e4 <MX_TIM2_Init+0x78>
		Error_Handler();
 80049e0:	f000 f986 	bl	8004cf0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049e4:	003b      	movs	r3, r7
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049ea:	003b      	movs	r3, r7
 80049ec:	2200      	movs	r2, #0
 80049ee:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80049f0:	003a      	movs	r2, r7
 80049f2:	4b06      	ldr	r3, [pc, #24]	@ (8004a0c <MX_TIM2_Init+0xa0>)
 80049f4:	0011      	movs	r1, r2
 80049f6:	0018      	movs	r0, r3
 80049f8:	f003 fc7a 	bl	80082f0 <HAL_TIMEx_MasterConfigSynchronization>
 80049fc:	1e03      	subs	r3, r0, #0
 80049fe:	d001      	beq.n	8004a04 <MX_TIM2_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8004a00:	f000 f976 	bl	8004cf0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8004a04:	46c0      	nop			@ (mov r8, r8)
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b006      	add	sp, #24
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	200002a0 	.word	0x200002a0
 8004a10:	0000ffff 	.word	0x0000ffff

08004a14 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8004a18:	4b14      	ldr	r3, [pc, #80]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a1a:	4a15      	ldr	r2, [pc, #84]	@ (8004a70 <MX_USART2_UART_Init+0x5c>)
 8004a1c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8004a1e:	4b13      	ldr	r3, [pc, #76]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a20:	22e1      	movs	r2, #225	@ 0xe1
 8004a22:	0252      	lsls	r2, r2, #9
 8004a24:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a26:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8004a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8004a32:	4b0e      	ldr	r3, [pc, #56]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004a38:	4b0c      	ldr	r3, [pc, #48]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a3a:	220c      	movs	r2, #12
 8004a3c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a44:	4b09      	ldr	r3, [pc, #36]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a4a:	4b08      	ldr	r3, [pc, #32]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a50:	4b06      	ldr	r3, [pc, #24]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004a56:	4b05      	ldr	r3, [pc, #20]	@ (8004a6c <MX_USART2_UART_Init+0x58>)
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f003 fc99 	bl	8008390 <HAL_UART_Init>
 8004a5e:	1e03      	subs	r3, r0, #0
 8004a60:	d001      	beq.n	8004a66 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8004a62:	f000 f945 	bl	8004cf0 <Error_Handler>
	}

}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	200002e0 	.word	0x200002e0
 8004a70:	40004400 	.word	0x40004400

08004a74 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8004a78:	4b11      	ldr	r3, [pc, #68]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a7a:	4a12      	ldr	r2, [pc, #72]	@ (8004ac4 <MX_RTC_Init+0x50>)
 8004a7c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004a7e:	4b10      	ldr	r3, [pc, #64]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8004a84:	4b0e      	ldr	r3, [pc, #56]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a86:	227f      	movs	r2, #127	@ 0x7f
 8004a88:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a8c:	22ff      	movs	r2, #255	@ 0xff
 8004a8e:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004a90:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004a96:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004a9c:	4b08      	ldr	r3, [pc, #32]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004aa2:	4b07      	ldr	r3, [pc, #28]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8004aa8:	4b05      	ldr	r3, [pc, #20]	@ (8004ac0 <MX_RTC_Init+0x4c>)
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f003 f88c 	bl	8007bc8 <HAL_RTC_Init>
 8004ab0:	1e03      	subs	r3, r0, #0
 8004ab2:	d001      	beq.n	8004ab8 <MX_RTC_Init+0x44>
		Error_Handler();
 8004ab4:	f000 f91c 	bl	8004cf0 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8004ab8:	46c0      	nop			@ (mov r8, r8)
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	20000378 	.word	0x20000378
 8004ac4:	40002800 	.word	0x40002800

08004ac8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8004ac8:	b590      	push	{r4, r7, lr}
 8004aca:	b089      	sub	sp, #36	@ 0x24
 8004acc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004ace:	240c      	movs	r4, #12
 8004ad0:	193b      	adds	r3, r7, r4
 8004ad2:	0018      	movs	r0, r3
 8004ad4:	2314      	movs	r3, #20
 8004ad6:	001a      	movs	r2, r3
 8004ad8:	2100      	movs	r1, #0
 8004ada:	f005 fda3 	bl	800a624 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004ade:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae2:	4b3c      	ldr	r3, [pc, #240]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004ae4:	2104      	movs	r1, #4
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004aea:	4b3a      	ldr	r3, [pc, #232]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	2204      	movs	r2, #4
 8004af0:	4013      	ands	r3, r2
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004af6:	4b37      	ldr	r3, [pc, #220]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004afa:	4b36      	ldr	r3, [pc, #216]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004afc:	2101      	movs	r1, #1
 8004afe:	430a      	orrs	r2, r1
 8004b00:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b02:	4b34      	ldr	r3, [pc, #208]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b06:	2201      	movs	r2, #1
 8004b08:	4013      	ands	r3, r2
 8004b0a:	607b      	str	r3, [r7, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004b0e:	4b31      	ldr	r3, [pc, #196]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b12:	4b30      	ldr	r3, [pc, #192]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004b14:	2102      	movs	r1, #2
 8004b16:	430a      	orrs	r2, r1
 8004b18:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd4 <MX_GPIO_Init+0x10c>)
 8004b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1e:	2202      	movs	r2, #2
 8004b20:	4013      	ands	r3, r2
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8004b26:	492c      	ldr	r1, [pc, #176]	@ (8004bd8 <MX_GPIO_Init+0x110>)
 8004b28:	23a0      	movs	r3, #160	@ 0xa0
 8004b2a:	05db      	lsls	r3, r3, #23
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f001 f9c1 	bl	8005eb6 <HAL_GPIO_WritePin>
	GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8004b34:	4b29      	ldr	r3, [pc, #164]	@ (8004bdc <MX_GPIO_Init+0x114>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	211b      	movs	r1, #27
 8004b3a:	0018      	movs	r0, r3
 8004b3c:	f001 f9bb 	bl	8005eb6 <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA1 PA8 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8
 8004b40:	193b      	adds	r3, r7, r4
 8004b42:	4a25      	ldr	r2, [pc, #148]	@ (8004bd8 <MX_GPIO_Init+0x110>)
 8004b44:	601a      	str	r2, [r3, #0]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b46:	193b      	adds	r3, r7, r4
 8004b48:	2201      	movs	r2, #1
 8004b4a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4c:	193b      	adds	r3, r7, r4
 8004b4e:	2200      	movs	r2, #0
 8004b50:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b52:	193b      	adds	r3, r7, r4
 8004b54:	2200      	movs	r2, #0
 8004b56:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b58:	193a      	adds	r2, r7, r4
 8004b5a:	23a0      	movs	r3, #160	@ 0xa0
 8004b5c:	05db      	lsls	r3, r3, #23
 8004b5e:	0011      	movs	r1, r2
 8004b60:	0018      	movs	r0, r3
 8004b62:	f000 ff3b 	bl	80059dc <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB3 PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4;
 8004b66:	193b      	adds	r3, r7, r4
 8004b68:	221b      	movs	r2, #27
 8004b6a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b6c:	193b      	adds	r3, r7, r4
 8004b6e:	2201      	movs	r2, #1
 8004b70:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b72:	193b      	adds	r3, r7, r4
 8004b74:	2200      	movs	r2, #0
 8004b76:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b78:	193b      	adds	r3, r7, r4
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b7e:	193b      	adds	r3, r7, r4
 8004b80:	4a16      	ldr	r2, [pc, #88]	@ (8004bdc <MX_GPIO_Init+0x114>)
 8004b82:	0019      	movs	r1, r3
 8004b84:	0010      	movs	r0, r2
 8004b86:	f000 ff29 	bl	80059dc <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b8a:	193b      	adds	r3, r7, r4
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b90:	193b      	adds	r3, r7, r4
 8004b92:	2200      	movs	r2, #0
 8004b94:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b96:	193b      	adds	r3, r7, r4
 8004b98:	2200      	movs	r2, #0
 8004b9a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b9c:	193b      	adds	r3, r7, r4
 8004b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8004bdc <MX_GPIO_Init+0x114>)
 8004ba0:	0019      	movs	r1, r3
 8004ba2:	0010      	movs	r0, r2
 8004ba4:	f000 ff1a 	bl	80059dc <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004ba8:	0021      	movs	r1, r4
 8004baa:	187b      	adds	r3, r7, r1
 8004bac:	2201      	movs	r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bb0:	187b      	adds	r3, r7, r1
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bb6:	187b      	adds	r3, r7, r1
 8004bb8:	2201      	movs	r2, #1
 8004bba:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bbc:	187a      	adds	r2, r7, r1
 8004bbe:	23a0      	movs	r3, #160	@ 0xa0
 8004bc0:	05db      	lsls	r3, r3, #23
 8004bc2:	0011      	movs	r1, r2
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f000 ff09 	bl	80059dc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8004bca:	46c0      	nop			@ (mov r8, r8)
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b009      	add	sp, #36	@ 0x24
 8004bd0:	bd90      	pop	{r4, r7, pc}
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	000003c2 	.word	0x000003c2
 8004bdc:	50000400 	.word	0x50000400

08004be0 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

//receive commands, all of which should be 8 bytes long
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	000a      	movs	r2, r1
 8004bea:	1cbb      	adds	r3, r7, #2
 8004bec:	801a      	strh	r2, [r3, #0]
	if (!UartBusy) {
 8004bee:	4b12      	ldr	r3, [pc, #72]	@ (8004c38 <HAL_UARTEx_RxEventCallback+0x58>)
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d11a      	bne.n	8004c2e <HAL_UARTEx_RxEventCallback+0x4e>
		UartBusy = SET;
 8004bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8004c38 <HAL_UARTEx_RxEventCallback+0x58>)
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	701a      	strb	r2, [r3, #0]
		CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //prevent interrupt from pre-empting responding and re-initialization
 8004bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8004c3c <HAL_UARTEx_RxEventCallback+0x5c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	4b0d      	ldr	r3, [pc, #52]	@ (8004c3c <HAL_UARTEx_RxEventCallback+0x5c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2120      	movs	r1, #32
 8004c0a:	438a      	bics	r2, r1
 8004c0c:	601a      	str	r2, [r3, #0]
		if (Size == 8) {
 8004c0e:	1cbb      	adds	r3, r7, #2
 8004c10:	881b      	ldrh	r3, [r3, #0]
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d104      	bne.n	8004c20 <HAL_UARTEx_RxEventCallback+0x40>
			UART_Respond(UART_RxData, 8);
 8004c16:	4b0a      	ldr	r3, [pc, #40]	@ (8004c40 <HAL_UARTEx_RxEventCallback+0x60>)
 8004c18:	2108      	movs	r1, #8
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f7ff f93e 	bl	8003e9c <UART_Respond>
		}

		UartBusy = RESET;
 8004c20:	4b05      	ldr	r3, [pc, #20]	@ (8004c38 <HAL_UARTEx_RxEventCallback+0x58>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	701a      	strb	r2, [r3, #0]
		THVD2410_Receive();
 8004c26:	f7fe ff8d 	bl	8003b44 <THVD2410_Receive>
		UART_WaitForCommand();
 8004c2a:	f7fe ff9f 	bl	8003b6c <UART_WaitForCommand>
	}
}
 8004c2e:	46c0      	nop			@ (mov r8, r8)
 8004c30:	46bd      	mov	sp, r7
 8004c32:	b002      	add	sp, #8
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	2000039c 	.word	0x2000039c
 8004c3c:	200002e0 	.word	0x200002e0
 8004c40:	20000420 	.word	0x20000420

08004c44 <HAL_UART_ErrorCallback>:

/* Function handle UART errors. Tries to clear the error bit. If the error isn't one of these, then we reset the UART */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //disable interrupt
 8004c4c:	4b26      	ldr	r3, [pc, #152]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	4b25      	ldr	r3, [pc, #148]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2120      	movs	r1, #32
 8004c58:	438a      	bics	r2, r1
 8004c5a:	601a      	str	r2, [r3, #0]

	if (huart->ErrorCode & HAL_UART_ERROR_FE) {
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2284      	movs	r2, #132	@ 0x84
 8004c60:	589b      	ldr	r3, [r3, r2]
 8004c62:	2204      	movs	r2, #4
 8004c64:	4013      	ands	r3, r2
 8004c66:	d003      	beq.n	8004c70 <HAL_UART_ErrorCallback+0x2c>
		// frame error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_FEF);
 8004c68:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2284      	movs	r2, #132	@ 0x84
 8004c74:	589b      	ldr	r3, [r3, r2]
 8004c76:	2208      	movs	r2, #8
 8004c78:	4013      	ands	r3, r2
 8004c7a:	d003      	beq.n	8004c84 <HAL_UART_ErrorCallback+0x40>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_OREF);
 8004c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2208      	movs	r2, #8
 8004c82:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_NE) {
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2284      	movs	r2, #132	@ 0x84
 8004c88:	589b      	ldr	r3, [r3, r2]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	d003      	beq.n	8004c98 <HAL_UART_ErrorCallback+0x54>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_NEF);
 8004c90:	4b15      	ldr	r3, [pc, #84]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2204      	movs	r2, #4
 8004c96:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_PE) {
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2284      	movs	r2, #132	@ 0x84
 8004c9c:	589b      	ldr	r3, [r3, r2]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	d003      	beq.n	8004cac <HAL_UART_ErrorCallback+0x68>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_PEF);
 8004ca4:	4b10      	ldr	r3, [pc, #64]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	621a      	str	r2, [r3, #32]
	}

	// if there are any remaining error codes, reset the UART peripheral
	if (!huart->ErrorCode) {
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2284      	movs	r2, #132	@ 0x84
 8004cb0:	589b      	ldr	r3, [r3, r2]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10f      	bne.n	8004cd6 <HAL_UART_ErrorCallback+0x92>
		//fully re-initialize uart. Slower, but we might need to recover from a new error
		if (HAL_UART_DeInit(&huart2) != HAL_OK) {
 8004cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f003 fbbd 	bl	8008438 <HAL_UART_DeInit>
 8004cbe:	1e03      	subs	r3, r0, #0
 8004cc0:	d001      	beq.n	8004cc6 <HAL_UART_ErrorCallback+0x82>
			Error_Handler();
 8004cc2:	f000 f815 	bl	8004cf0 <Error_Handler>
		}
		if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004cc6:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <HAL_UART_ErrorCallback+0xa4>)
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f003 fb61 	bl	8008390 <HAL_UART_Init>
 8004cce:	1e03      	subs	r3, r0, #0
 8004cd0:	d001      	beq.n	8004cd6 <HAL_UART_ErrorCallback+0x92>
			Error_Handler();
 8004cd2:	f000 f80d 	bl	8004cf0 <Error_Handler>

		}
	}

	UartBusy = RESET;
 8004cd6:	4b05      	ldr	r3, [pc, #20]	@ (8004cec <HAL_UART_ErrorCallback+0xa8>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	701a      	strb	r2, [r3, #0]
	UART_WaitForCommand();
 8004cdc:	f7fe ff46 	bl	8003b6c <UART_WaitForCommand>
}
 8004ce0:	46c0      	nop			@ (mov r8, r8)
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b002      	add	sp, #8
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	200002e0 	.word	0x200002e0
 8004cec:	2000039c 	.word	0x2000039c

08004cf0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004cf4:	b672      	cpsid	i
}
 8004cf6:	46c0      	nop			@ (mov r8, r8)
	if (DEBUG) {
		STM32_BlinkForever(2000); //watchdog should be disabled in DEBUG mode, so this is OK.
	}

	//reset and hope things go better the next time around
	delayMS(1000); //wait a second
 8004cf8:	23fa      	movs	r3, #250	@ 0xfa
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f7fd fd13 	bl	8002728 <delayMS>
	while (1)
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	e7fd      	b.n	8004d02 <Error_Handler+0x12>
	...

08004d08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d0c:	4b07      	ldr	r3, [pc, #28]	@ (8004d2c <HAL_MspInit+0x24>)
 8004d0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d10:	4b06      	ldr	r3, [pc, #24]	@ (8004d2c <HAL_MspInit+0x24>)
 8004d12:	2101      	movs	r1, #1
 8004d14:	430a      	orrs	r2, r1
 8004d16:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d18:	4b04      	ldr	r3, [pc, #16]	@ (8004d2c <HAL_MspInit+0x24>)
 8004d1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d1c:	4b03      	ldr	r3, [pc, #12]	@ (8004d2c <HAL_MspInit+0x24>)
 8004d1e:	2180      	movs	r1, #128	@ 0x80
 8004d20:	0549      	lsls	r1, r1, #21
 8004d22:	430a      	orrs	r2, r1
 8004d24:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d26:	46c0      	nop			@ (mov r8, r8)
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40021000 	.word	0x40021000

08004d30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d30:	b590      	push	{r4, r7, lr}
 8004d32:	b089      	sub	sp, #36	@ 0x24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d38:	240c      	movs	r4, #12
 8004d3a:	193b      	adds	r3, r7, r4
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	2314      	movs	r3, #20
 8004d40:	001a      	movs	r2, r3
 8004d42:	2100      	movs	r1, #0
 8004d44:	f005 fc6e 	bl	800a624 <memset>
  if(hadc->Instance==ADC1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a14      	ldr	r2, [pc, #80]	@ (8004da0 <HAL_ADC_MspInit+0x70>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d122      	bne.n	8004d98 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004d52:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <HAL_ADC_MspInit+0x74>)
 8004d54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d56:	4b13      	ldr	r3, [pc, #76]	@ (8004da4 <HAL_ADC_MspInit+0x74>)
 8004d58:	2180      	movs	r1, #128	@ 0x80
 8004d5a:	0089      	lsls	r1, r1, #2
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d60:	4b10      	ldr	r3, [pc, #64]	@ (8004da4 <HAL_ADC_MspInit+0x74>)
 8004d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d64:	4b0f      	ldr	r3, [pc, #60]	@ (8004da4 <HAL_ADC_MspInit+0x74>)
 8004d66:	2101      	movs	r1, #1
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <HAL_ADC_MspInit+0x74>)
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	2201      	movs	r2, #1
 8004d72:	4013      	ands	r3, r2
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004d78:	193b      	adds	r3, r7, r4
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d7e:	193b      	adds	r3, r7, r4
 8004d80:	2203      	movs	r2, #3
 8004d82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d84:	193b      	adds	r3, r7, r4
 8004d86:	2200      	movs	r2, #0
 8004d88:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d8a:	193a      	adds	r2, r7, r4
 8004d8c:	23a0      	movs	r3, #160	@ 0xa0
 8004d8e:	05db      	lsls	r3, r3, #23
 8004d90:	0011      	movs	r1, r2
 8004d92:	0018      	movs	r0, r3
 8004d94:	f000 fe22 	bl	80059dc <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004d98:	46c0      	nop			@ (mov r8, r8)
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	b009      	add	sp, #36	@ 0x24
 8004d9e:	bd90      	pop	{r4, r7, pc}
 8004da0:	40012400 	.word	0x40012400
 8004da4:	40021000 	.word	0x40021000

08004da8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004da8:	b590      	push	{r4, r7, lr}
 8004daa:	b089      	sub	sp, #36	@ 0x24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004db0:	240c      	movs	r4, #12
 8004db2:	193b      	adds	r3, r7, r4
 8004db4:	0018      	movs	r0, r3
 8004db6:	2314      	movs	r3, #20
 8004db8:	001a      	movs	r2, r3
 8004dba:	2100      	movs	r1, #0
 8004dbc:	f005 fc32 	bl	800a624 <memset>
  if(hi2c->Instance==I2C1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a17      	ldr	r2, [pc, #92]	@ (8004e24 <HAL_I2C_MspInit+0x7c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d128      	bne.n	8004e1c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dca:	4b17      	ldr	r3, [pc, #92]	@ (8004e28 <HAL_I2C_MspInit+0x80>)
 8004dcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dce:	4b16      	ldr	r3, [pc, #88]	@ (8004e28 <HAL_I2C_MspInit+0x80>)
 8004dd0:	2102      	movs	r1, #2
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004dd6:	4b14      	ldr	r3, [pc, #80]	@ (8004e28 <HAL_I2C_MspInit+0x80>)
 8004dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dda:	2202      	movs	r2, #2
 8004ddc:	4013      	ands	r3, r2
 8004dde:	60bb      	str	r3, [r7, #8]
 8004de0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004de2:	0021      	movs	r1, r4
 8004de4:	187b      	adds	r3, r7, r1
 8004de6:	22c0      	movs	r2, #192	@ 0xc0
 8004de8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004dea:	187b      	adds	r3, r7, r1
 8004dec:	2212      	movs	r2, #18
 8004dee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df0:	187b      	adds	r3, r7, r1
 8004df2:	2200      	movs	r2, #0
 8004df4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004df6:	187b      	adds	r3, r7, r1
 8004df8:	2203      	movs	r2, #3
 8004dfa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004dfc:	187b      	adds	r3, r7, r1
 8004dfe:	2201      	movs	r2, #1
 8004e00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e02:	187b      	adds	r3, r7, r1
 8004e04:	4a09      	ldr	r2, [pc, #36]	@ (8004e2c <HAL_I2C_MspInit+0x84>)
 8004e06:	0019      	movs	r1, r3
 8004e08:	0010      	movs	r0, r2
 8004e0a:	f000 fde7 	bl	80059dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e0e:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <HAL_I2C_MspInit+0x80>)
 8004e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e12:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_I2C_MspInit+0x80>)
 8004e14:	2180      	movs	r1, #128	@ 0x80
 8004e16:	0389      	lsls	r1, r1, #14
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004e1c:	46c0      	nop			@ (mov r8, r8)
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	b009      	add	sp, #36	@ 0x24
 8004e22:	bd90      	pop	{r4, r7, pc}
 8004e24:	40005400 	.word	0x40005400
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	50000400 	.word	0x50000400

08004e30 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a06      	ldr	r2, [pc, #24]	@ (8004e58 <HAL_RTC_MspInit+0x28>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d106      	bne.n	8004e50 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <HAL_RTC_MspInit+0x2c>)
 8004e44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e46:	4b05      	ldr	r3, [pc, #20]	@ (8004e5c <HAL_RTC_MspInit+0x2c>)
 8004e48:	2180      	movs	r1, #128	@ 0x80
 8004e4a:	02c9      	lsls	r1, r1, #11
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8004e50:	46c0      	nop			@ (mov r8, r8)
 8004e52:	46bd      	mov	sp, r7
 8004e54:	b002      	add	sp, #8
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	40002800 	.word	0x40002800
 8004e5c:	40021000 	.word	0x40021000

08004e60 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a06      	ldr	r2, [pc, #24]	@ (8004e88 <HAL_RTC_MspDeInit+0x28>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d105      	bne.n	8004e7e <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <HAL_RTC_MspDeInit+0x2c>)
 8004e74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e76:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <HAL_RTC_MspDeInit+0x2c>)
 8004e78:	4905      	ldr	r1, [pc, #20]	@ (8004e90 <HAL_RTC_MspDeInit+0x30>)
 8004e7a:	400a      	ands	r2, r1
 8004e7c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 8004e7e:	46c0      	nop			@ (mov r8, r8)
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b002      	add	sp, #8
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	46c0      	nop			@ (mov r8, r8)
 8004e88:	40002800 	.word	0x40002800
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	fffbffff 	.word	0xfffbffff

08004e94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	2380      	movs	r3, #128	@ 0x80
 8004ea2:	05db      	lsls	r3, r3, #23
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d105      	bne.n	8004eb4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ea8:	4b04      	ldr	r3, [pc, #16]	@ (8004ebc <HAL_TIM_Base_MspInit+0x28>)
 8004eaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004eac:	4b03      	ldr	r3, [pc, #12]	@ (8004ebc <HAL_TIM_Base_MspInit+0x28>)
 8004eae:	2101      	movs	r1, #1
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004eb4:	46c0      	nop			@ (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40021000 	.word	0x40021000

08004ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ec0:	b590      	push	{r4, r7, lr}
 8004ec2:	b089      	sub	sp, #36	@ 0x24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec8:	240c      	movs	r4, #12
 8004eca:	193b      	adds	r3, r7, r4
 8004ecc:	0018      	movs	r0, r3
 8004ece:	2314      	movs	r3, #20
 8004ed0:	001a      	movs	r2, r3
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	f005 fba6 	bl	800a624 <memset>
  if(huart->Instance==USART2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f50 <HAL_UART_MspInit+0x90>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d131      	bne.n	8004f46 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f54 <HAL_UART_MspInit+0x94>)
 8004ee4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f54 <HAL_UART_MspInit+0x94>)
 8004ee8:	2180      	movs	r1, #128	@ 0x80
 8004eea:	0289      	lsls	r1, r1, #10
 8004eec:	430a      	orrs	r2, r1
 8004eee:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ef0:	4b18      	ldr	r3, [pc, #96]	@ (8004f54 <HAL_UART_MspInit+0x94>)
 8004ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef4:	4b17      	ldr	r3, [pc, #92]	@ (8004f54 <HAL_UART_MspInit+0x94>)
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004efc:	4b15      	ldr	r3, [pc, #84]	@ (8004f54 <HAL_UART_MspInit+0x94>)
 8004efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f00:	2201      	movs	r2, #1
 8004f02:	4013      	ands	r3, r2
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f08:	0021      	movs	r1, r4
 8004f0a:	187b      	adds	r3, r7, r1
 8004f0c:	220c      	movs	r2, #12
 8004f0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f10:	187b      	adds	r3, r7, r1
 8004f12:	2202      	movs	r2, #2
 8004f14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f16:	187b      	adds	r3, r7, r1
 8004f18:	2200      	movs	r2, #0
 8004f1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f1c:	187b      	adds	r3, r7, r1
 8004f1e:	2203      	movs	r2, #3
 8004f20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004f22:	187b      	adds	r3, r7, r1
 8004f24:	2204      	movs	r2, #4
 8004f26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f28:	187a      	adds	r2, r7, r1
 8004f2a:	23a0      	movs	r3, #160	@ 0xa0
 8004f2c:	05db      	lsls	r3, r3, #23
 8004f2e:	0011      	movs	r1, r2
 8004f30:	0018      	movs	r0, r3
 8004f32:	f000 fd53 	bl	80059dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0); //changed to 2 to match other function
 8004f36:	2200      	movs	r2, #0
 8004f38:	2100      	movs	r1, #0
 8004f3a:	201c      	movs	r0, #28
 8004f3c:	f000 fc84 	bl	8005848 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f40:	201c      	movs	r0, #28
 8004f42:	f000 fc96 	bl	8005872 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8004f46:	46c0      	nop			@ (mov r8, r8)
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b009      	add	sp, #36	@ 0x24
 8004f4c:	bd90      	pop	{r4, r7, pc}
 8004f4e:	46c0      	nop			@ (mov r8, r8)
 8004f50:	40004400 	.word	0x40004400
 8004f54:	40021000 	.word	0x40021000

08004f58 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <HAL_UART_MspDeInit+0x38>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d10e      	bne.n	8004f88 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8004f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f94 <HAL_UART_MspDeInit+0x3c>)
 8004f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f6e:	4b09      	ldr	r3, [pc, #36]	@ (8004f94 <HAL_UART_MspDeInit+0x3c>)
 8004f70:	4909      	ldr	r1, [pc, #36]	@ (8004f98 <HAL_UART_MspDeInit+0x40>)
 8004f72:	400a      	ands	r2, r1
 8004f74:	639a      	str	r2, [r3, #56]	@ 0x38

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8004f76:	23a0      	movs	r3, #160	@ 0xa0
 8004f78:	05db      	lsls	r3, r3, #23
 8004f7a:	210c      	movs	r1, #12
 8004f7c:	0018      	movs	r0, r3
 8004f7e:	f000 fea3 	bl	8005cc8 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004f82:	201c      	movs	r0, #28
 8004f84:	f000 fc85 	bl	8005892 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b002      	add	sp, #8
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	40004400 	.word	0x40004400
 8004f94:	40021000 	.word	0x40021000
 8004f98:	fffdffff 	.word	0xfffdffff

08004f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004fa0:	46c0      	nop			@ (mov r8, r8)
 8004fa2:	e7fd      	b.n	8004fa0 <NMI_Handler+0x4>

08004fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//NVIC_SystemReset(); //reset on hard fault
  /* USER CODE END HardFault_IRQn 0 */

	while (1)
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	e7fd      	b.n	8004fa8 <HardFault_Handler+0x4>

08004fac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004fb0:	46c0      	nop			@ (mov r8, r8)
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fc4:	f000 f97a 	bl	80052bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fc8:	46c0      	nop			@ (mov r8, r8)
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <USART2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004fd4:	4b03      	ldr	r3, [pc, #12]	@ (8004fe4 <USART2_IRQHandler+0x14>)
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f003 fb0c 	bl	80085f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004fdc:	46c0      	nop			@ (mov r8, r8)
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	46c0      	nop			@ (mov r8, r8)
 8004fe4:	200002e0 	.word	0x200002e0

08004fe8 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004fec:	2001      	movs	r0, #1
 8004fee:	f000 ff7f 	bl	8005ef0 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 8004ff2:	46c0      	nop			@ (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004ffc:	2020      	movs	r0, #32
 8004ffe:	f000 ff77 	bl	8005ef0 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 8005002:	46c0      	nop			@ (mov r8, r8)
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  return 1;
 800500c:	2301      	movs	r3, #1
}
 800500e:	0018      	movs	r0, r3
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <_kill>:

int _kill(int pid, int sig)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800501e:	f005 fb5b 	bl	800a6d8 <__errno>
 8005022:	0003      	movs	r3, r0
 8005024:	2216      	movs	r2, #22
 8005026:	601a      	str	r2, [r3, #0]
  return -1;
 8005028:	2301      	movs	r3, #1
 800502a:	425b      	negs	r3, r3
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b002      	add	sp, #8
 8005032:	bd80      	pop	{r7, pc}

08005034 <_exit>:

void _exit (int status)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800503c:	2301      	movs	r3, #1
 800503e:	425a      	negs	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	0011      	movs	r1, r2
 8005044:	0018      	movs	r0, r3
 8005046:	f7ff ffe5 	bl	8005014 <_kill>
  while (1) {}    /* Make sure we hang here */
 800504a:	46c0      	nop			@ (mov r8, r8)
 800504c:	e7fd      	b.n	800504a <_exit+0x16>

0800504e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b086      	sub	sp, #24
 8005052:	af00      	add	r7, sp, #0
 8005054:	60f8      	str	r0, [r7, #12]
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	e00a      	b.n	8005076 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005060:	e000      	b.n	8005064 <_read+0x16>
 8005062:	bf00      	nop
 8005064:	0001      	movs	r1, r0
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	1c5a      	adds	r2, r3, #1
 800506a:	60ba      	str	r2, [r7, #8]
 800506c:	b2ca      	uxtb	r2, r1
 800506e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	3301      	adds	r3, #1
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	429a      	cmp	r2, r3
 800507c:	dbf0      	blt.n	8005060 <_read+0x12>
  }

  return len;
 800507e:	687b      	ldr	r3, [r7, #4]
}
 8005080:	0018      	movs	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	b006      	add	sp, #24
 8005086:	bd80      	pop	{r7, pc}

08005088 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005094:	2300      	movs	r3, #0
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	e009      	b.n	80050ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	60ba      	str	r2, [r7, #8]
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	0018      	movs	r0, r3
 80050a4:	f7ff fa7c 	bl	80045a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	3301      	adds	r3, #1
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	dbf1      	blt.n	800509a <_write+0x12>
  }
  return len;
 80050b6:	687b      	ldr	r3, [r7, #4]
}
 80050b8:	0018      	movs	r0, r3
 80050ba:	46bd      	mov	sp, r7
 80050bc:	b006      	add	sp, #24
 80050be:	bd80      	pop	{r7, pc}

080050c0 <_close>:

int _close(int file)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80050c8:	2301      	movs	r3, #1
 80050ca:	425b      	negs	r3, r3
}
 80050cc:	0018      	movs	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	b002      	add	sp, #8
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2280      	movs	r2, #128	@ 0x80
 80050e2:	0192      	lsls	r2, r2, #6
 80050e4:	605a      	str	r2, [r3, #4]
  return 0;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b002      	add	sp, #8
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <_isatty>:

int _isatty(int file)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80050f8:	2301      	movs	r3, #1
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b002      	add	sp, #8
 8005100:	bd80      	pop	{r7, pc}

08005102 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	60f8      	str	r0, [r7, #12]
 800510a:	60b9      	str	r1, [r7, #8]
 800510c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800510e:	2300      	movs	r3, #0
}
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b004      	add	sp, #16
 8005116:	bd80      	pop	{r7, pc}

08005118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005120:	4a14      	ldr	r2, [pc, #80]	@ (8005174 <_sbrk+0x5c>)
 8005122:	4b15      	ldr	r3, [pc, #84]	@ (8005178 <_sbrk+0x60>)
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800512c:	4b13      	ldr	r3, [pc, #76]	@ (800517c <_sbrk+0x64>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d102      	bne.n	800513a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005134:	4b11      	ldr	r3, [pc, #68]	@ (800517c <_sbrk+0x64>)
 8005136:	4a12      	ldr	r2, [pc, #72]	@ (8005180 <_sbrk+0x68>)
 8005138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800513a:	4b10      	ldr	r3, [pc, #64]	@ (800517c <_sbrk+0x64>)
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	18d3      	adds	r3, r2, r3
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	429a      	cmp	r2, r3
 8005146:	d207      	bcs.n	8005158 <_sbrk+0x40>
  {
      errno = ENOMEM;
 8005148:	f005 fac6 	bl	800a6d8 <__errno>
 800514c:	0003      	movs	r3, r0
 800514e:	220c      	movs	r2, #12
 8005150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005152:	2301      	movs	r3, #1
 8005154:	425b      	negs	r3, r3
 8005156:	e009      	b.n	800516c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005158:	4b08      	ldr	r3, [pc, #32]	@ (800517c <_sbrk+0x64>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800515e:	4b07      	ldr	r3, [pc, #28]	@ (800517c <_sbrk+0x64>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	18d2      	adds	r2, r2, r3
 8005166:	4b05      	ldr	r3, [pc, #20]	@ (800517c <_sbrk+0x64>)
 8005168:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800516a:	68fb      	ldr	r3, [r7, #12]
}
 800516c:	0018      	movs	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	b006      	add	sp, #24
 8005172:	bd80      	pop	{r7, pc}
 8005174:	20002000 	.word	0x20002000
 8005178:	00000400 	.word	0x00000400
 800517c:	20000448 	.word	0x20000448
 8005180:	200005a0 	.word	0x200005a0

08005184 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005188:	46c0      	nop			@ (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8005190:	4813      	ldr	r0, [pc, #76]	@ (80051e0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8005192:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005194:	f7ff fff6 	bl	8005184 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8005198:	4812      	ldr	r0, [pc, #72]	@ (80051e4 <LoopForever+0x6>)
    LDR R1, [R0]
 800519a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800519c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800519e:	4a12      	ldr	r2, [pc, #72]	@ (80051e8 <LoopForever+0xa>)
    CMP R1, R2
 80051a0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80051a2:	d105      	bne.n	80051b0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80051a4:	4811      	ldr	r0, [pc, #68]	@ (80051ec <LoopForever+0xe>)
    LDR R1,=0x00000001
 80051a6:	4912      	ldr	r1, [pc, #72]	@ (80051f0 <LoopForever+0x12>)
    STR R1, [R0]
 80051a8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80051aa:	4812      	ldr	r0, [pc, #72]	@ (80051f4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80051ac:	4912      	ldr	r1, [pc, #72]	@ (80051f8 <LoopForever+0x1a>)
    STR R1, [R0]
 80051ae:	6001      	str	r1, [r0, #0]

080051b0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80051b0:	4812      	ldr	r0, [pc, #72]	@ (80051fc <LoopForever+0x1e>)
  ldr r1, =_edata
 80051b2:	4913      	ldr	r1, [pc, #76]	@ (8005200 <LoopForever+0x22>)
  ldr r2, =_sidata
 80051b4:	4a13      	ldr	r2, [pc, #76]	@ (8005204 <LoopForever+0x26>)
  movs r3, #0
 80051b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051b8:	e002      	b.n	80051c0 <LoopCopyDataInit>

080051ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051be:	3304      	adds	r3, #4

080051c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051c4:	d3f9      	bcc.n	80051ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051c6:	4a10      	ldr	r2, [pc, #64]	@ (8005208 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80051c8:	4c10      	ldr	r4, [pc, #64]	@ (800520c <LoopForever+0x2e>)
  movs r3, #0
 80051ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051cc:	e001      	b.n	80051d2 <LoopFillZerobss>

080051ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051d0:	3204      	adds	r2, #4

080051d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051d4:	d3fb      	bcc.n	80051ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80051d6:	f005 fa85 	bl	800a6e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051da:	f7ff f8f1 	bl	80043c0 <main>

080051de <LoopForever>:

LoopForever:
    b LoopForever
 80051de:	e7fe      	b.n	80051de <LoopForever>
   ldr   r0, =_estack
 80051e0:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80051e4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80051e8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80051ec:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80051f0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80051f4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80051f8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80051fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005200:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005204:	0800cb60 	.word	0x0800cb60
  ldr r2, =_sbss
 8005208:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800520c:	2000059c 	.word	0x2000059c

08005210 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005210:	e7fe      	b.n	8005210 <ADC1_IRQHandler>
	...

08005214 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800521a:	1dfb      	adds	r3, r7, #7
 800521c:	2200      	movs	r2, #0
 800521e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8005220:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <HAL_Init+0x3c>)
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	4b0a      	ldr	r3, [pc, #40]	@ (8005250 <HAL_Init+0x3c>)
 8005226:	2140      	movs	r1, #64	@ 0x40
 8005228:	430a      	orrs	r2, r1
 800522a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800522c:	2003      	movs	r0, #3
 800522e:	f000 f811 	bl	8005254 <HAL_InitTick>
 8005232:	1e03      	subs	r3, r0, #0
 8005234:	d003      	beq.n	800523e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8005236:	1dfb      	adds	r3, r7, #7
 8005238:	2201      	movs	r2, #1
 800523a:	701a      	strb	r2, [r3, #0]
 800523c:	e001      	b.n	8005242 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800523e:	f7ff fd63 	bl	8004d08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005242:	1dfb      	adds	r3, r7, #7
 8005244:	781b      	ldrb	r3, [r3, #0]
}
 8005246:	0018      	movs	r0, r3
 8005248:	46bd      	mov	sp, r7
 800524a:	b002      	add	sp, #8
 800524c:	bd80      	pop	{r7, pc}
 800524e:	46c0      	nop			@ (mov r8, r8)
 8005250:	40022000 	.word	0x40022000

08005254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005254:	b590      	push	{r4, r7, lr}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800525c:	4b14      	ldr	r3, [pc, #80]	@ (80052b0 <HAL_InitTick+0x5c>)
 800525e:	681c      	ldr	r4, [r3, #0]
 8005260:	4b14      	ldr	r3, [pc, #80]	@ (80052b4 <HAL_InitTick+0x60>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	0019      	movs	r1, r3
 8005266:	23fa      	movs	r3, #250	@ 0xfa
 8005268:	0098      	lsls	r0, r3, #2
 800526a:	f7fa ff69 	bl	8000140 <__udivsi3>
 800526e:	0003      	movs	r3, r0
 8005270:	0019      	movs	r1, r3
 8005272:	0020      	movs	r0, r4
 8005274:	f7fa ff64 	bl	8000140 <__udivsi3>
 8005278:	0003      	movs	r3, r0
 800527a:	0018      	movs	r0, r3
 800527c:	f000 fb19 	bl	80058b2 <HAL_SYSTICK_Config>
 8005280:	1e03      	subs	r3, r0, #0
 8005282:	d001      	beq.n	8005288 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e00f      	b.n	80052a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b03      	cmp	r3, #3
 800528c:	d80b      	bhi.n	80052a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	2301      	movs	r3, #1
 8005292:	425b      	negs	r3, r3
 8005294:	2200      	movs	r2, #0
 8005296:	0018      	movs	r0, r3
 8005298:	f000 fad6 	bl	8005848 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800529c:	4b06      	ldr	r3, [pc, #24]	@ (80052b8 <HAL_InitTick+0x64>)
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e000      	b.n	80052a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
}
 80052a8:	0018      	movs	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b003      	add	sp, #12
 80052ae:	bd90      	pop	{r4, r7, pc}
 80052b0:	20000000 	.word	0x20000000
 80052b4:	20000008 	.word	0x20000008
 80052b8:	20000004 	.word	0x20000004

080052bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052c0:	4b05      	ldr	r3, [pc, #20]	@ (80052d8 <HAL_IncTick+0x1c>)
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	001a      	movs	r2, r3
 80052c6:	4b05      	ldr	r3, [pc, #20]	@ (80052dc <HAL_IncTick+0x20>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	18d2      	adds	r2, r2, r3
 80052cc:	4b03      	ldr	r3, [pc, #12]	@ (80052dc <HAL_IncTick+0x20>)
 80052ce:	601a      	str	r2, [r3, #0]
}
 80052d0:	46c0      	nop			@ (mov r8, r8)
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	46c0      	nop			@ (mov r8, r8)
 80052d8:	20000008 	.word	0x20000008
 80052dc:	2000044c 	.word	0x2000044c

080052e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0
	return uwTick;
 80052e4:	4b02      	ldr	r3, [pc, #8]	@ (80052f0 <HAL_GetTick+0x10>)
 80052e6:	681b      	ldr	r3, [r3, #0]
}
 80052e8:	0018      	movs	r0, r3
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	46c0      	nop			@ (mov r8, r8)
 80052f0:	2000044c 	.word	0x2000044c

080052f4 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e159      	b.n	80055ba <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10a      	bne.n	8005324 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2250      	movs	r2, #80	@ 0x50
 8005318:	2100      	movs	r1, #0
 800531a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	0018      	movs	r0, r3
 8005320:	f7ff fd06 	bl	8004d30 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005328:	2210      	movs	r2, #16
 800532a:	4013      	ands	r3, r2
 800532c:	2b10      	cmp	r3, #16
 800532e:	d005      	beq.n	800533c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	2204      	movs	r2, #4
 8005338:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800533a:	d00b      	beq.n	8005354 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005340:	2210      	movs	r2, #16
 8005342:	431a      	orrs	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2250      	movs	r2, #80	@ 0x50
 800534c:	2100      	movs	r1, #0
 800534e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e132      	b.n	80055ba <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005358:	4a9a      	ldr	r2, [pc, #616]	@ (80055c4 <HAL_ADC_Init+0x2d0>)
 800535a:	4013      	ands	r3, r2
 800535c:	2202      	movs	r2, #2
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2203      	movs	r2, #3
 800536c:	4013      	ands	r3, r2
 800536e:	2b01      	cmp	r3, #1
 8005370:	d108      	bne.n	8005384 <HAL_ADC_Init+0x90>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2201      	movs	r2, #1
 800537a:	4013      	ands	r3, r2
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_ADC_Init+0x90>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <HAL_ADC_Init+0x92>
 8005384:	2300      	movs	r3, #0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d149      	bne.n	800541e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685a      	ldr	r2, [r3, #4]
 800538e:	23c0      	movs	r3, #192	@ 0xc0
 8005390:	061b      	lsls	r3, r3, #24
 8005392:	429a      	cmp	r2, r3
 8005394:	d00b      	beq.n	80053ae <HAL_ADC_Init+0xba>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	2380      	movs	r3, #128	@ 0x80
 800539c:	05db      	lsls	r3, r3, #23
 800539e:	429a      	cmp	r2, r3
 80053a0:	d005      	beq.n	80053ae <HAL_ADC_Init+0xba>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	2380      	movs	r3, #128	@ 0x80
 80053a8:	061b      	lsls	r3, r3, #24
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d111      	bne.n	80053d2 <HAL_ADC_Init+0xde>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	0092      	lsls	r2, r2, #2
 80053ba:	0892      	lsrs	r2, r2, #2
 80053bc:	611a      	str	r2, [r3, #16]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	6919      	ldr	r1, [r3, #16]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	430a      	orrs	r2, r1
 80053ce:	611a      	str	r2, [r3, #16]
 80053d0:	e014      	b.n	80053fc <HAL_ADC_Init+0x108>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	0092      	lsls	r2, r2, #2
 80053de:	0892      	lsrs	r2, r2, #2
 80053e0:	611a      	str	r2, [r3, #16]
 80053e2:	4b79      	ldr	r3, [pc, #484]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	4b78      	ldr	r3, [pc, #480]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 80053e8:	4978      	ldr	r1, [pc, #480]	@ (80055cc <HAL_ADC_Init+0x2d8>)
 80053ea:	400a      	ands	r2, r1
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	4b76      	ldr	r3, [pc, #472]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 80053f0:	6819      	ldr	r1, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	4b74      	ldr	r3, [pc, #464]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 80053f8:	430a      	orrs	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2118      	movs	r1, #24
 8005408:	438a      	bics	r2, r1
 800540a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68d9      	ldr	r1, [r3, #12]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	430a      	orrs	r2, r1
 800541c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800541e:	4b6a      	ldr	r3, [pc, #424]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	4b69      	ldr	r3, [pc, #420]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 8005424:	496a      	ldr	r1, [pc, #424]	@ (80055d0 <HAL_ADC_Init+0x2dc>)
 8005426:	400a      	ands	r2, r1
 8005428:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800542a:	4b67      	ldr	r3, [pc, #412]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 800542c:	6819      	ldr	r1, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005432:	065a      	lsls	r2, r3, #25
 8005434:	4b64      	ldr	r3, [pc, #400]	@ (80055c8 <HAL_ADC_Init+0x2d4>)
 8005436:	430a      	orrs	r2, r1
 8005438:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	2380      	movs	r3, #128	@ 0x80
 8005442:	055b      	lsls	r3, r3, #21
 8005444:	4013      	ands	r3, r2
 8005446:	d108      	bne.n	800545a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689a      	ldr	r2, [r3, #8]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2180      	movs	r1, #128	@ 0x80
 8005454:	0549      	lsls	r1, r1, #21
 8005456:	430a      	orrs	r2, r1
 8005458:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	495b      	ldr	r1, [pc, #364]	@ (80055d4 <HAL_ADC_Init+0x2e0>)
 8005466:	400a      	ands	r2, r1
 8005468:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68d9      	ldr	r1, [r3, #12]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	2b02      	cmp	r3, #2
 800547a:	d101      	bne.n	8005480 <HAL_ADC_Init+0x18c>
 800547c:	2304      	movs	r3, #4
 800547e:	e000      	b.n	8005482 <HAL_ADC_Init+0x18e>
 8005480:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005482:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2020      	movs	r0, #32
 8005488:	5c1b      	ldrb	r3, [r3, r0]
 800548a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800548c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	202c      	movs	r0, #44	@ 0x2c
 8005492:	5c1b      	ldrb	r3, [r3, r0]
 8005494:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005496:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800549c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80054a4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80054ac:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054ba:	23c2      	movs	r3, #194	@ 0xc2
 80054bc:	33ff      	adds	r3, #255	@ 0xff
 80054be:	429a      	cmp	r2, r3
 80054c0:	d00b      	beq.n	80054da <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68d9      	ldr	r1, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2221      	movs	r2, #33	@ 0x21
 80054de:	5c9b      	ldrb	r3, [r3, r2]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d11a      	bne.n	800551a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	5c9b      	ldrb	r3, [r3, r2]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d109      	bne.n	8005502 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68da      	ldr	r2, [r3, #12]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2180      	movs	r1, #128	@ 0x80
 80054fa:	0249      	lsls	r1, r1, #9
 80054fc:	430a      	orrs	r2, r1
 80054fe:	60da      	str	r2, [r3, #12]
 8005500:	e00b      	b.n	800551a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	2220      	movs	r2, #32
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005512:	2201      	movs	r2, #1
 8005514:	431a      	orrs	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800551e:	2b01      	cmp	r3, #1
 8005520:	d11f      	bne.n	8005562 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	492a      	ldr	r1, [pc, #168]	@ (80055d8 <HAL_ADC_Init+0x2e4>)
 800552e:	400a      	ands	r2, r1
 8005530:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6919      	ldr	r1, [r3, #16]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005540:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8005546:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	430a      	orrs	r2, r1
 800554e:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2101      	movs	r1, #1
 800555c:	430a      	orrs	r2, r1
 800555e:	611a      	str	r2, [r3, #16]
 8005560:	e00e      	b.n	8005580 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	2201      	movs	r2, #1
 800556a:	4013      	ands	r3, r2
 800556c:	2b01      	cmp	r3, #1
 800556e:	d107      	bne.n	8005580 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691a      	ldr	r2, [r3, #16]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2101      	movs	r1, #1
 800557c:	438a      	bics	r2, r1
 800557e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695a      	ldr	r2, [r3, #20]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2107      	movs	r1, #7
 800558c:	438a      	bics	r2, r1
 800558e:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6959      	ldr	r1, [r3, #20]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ac:	2203      	movs	r2, #3
 80055ae:	4393      	bics	r3, r2
 80055b0:	2201      	movs	r2, #1
 80055b2:	431a      	orrs	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	0018      	movs	r0, r3
 80055bc:	46bd      	mov	sp, r7
 80055be:	b002      	add	sp, #8
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	fffffefd 	.word	0xfffffefd
 80055c8:	40012708 	.word	0x40012708
 80055cc:	ffc3ffff 	.word	0xffc3ffff
 80055d0:	fdffffff 	.word	0xfdffffff
 80055d4:	fffe0219 	.word	0xfffe0219
 80055d8:	fffffc03 	.word	0xfffffc03

080055dc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2250      	movs	r2, #80	@ 0x50
 80055ea:	5c9b      	ldrb	r3, [r3, r2]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d101      	bne.n	80055f4 <HAL_ADC_ConfigChannel+0x18>
 80055f0:	2302      	movs	r3, #2
 80055f2:	e050      	b.n	8005696 <HAL_ADC_ConfigChannel+0xba>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2250      	movs	r2, #80	@ 0x50
 80055f8:	2101      	movs	r1, #1
 80055fa:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2204      	movs	r2, #4
 8005604:	4013      	ands	r3, r2
 8005606:	d00b      	beq.n	8005620 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560c:	2220      	movs	r2, #32
 800560e:	431a      	orrs	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2250      	movs	r2, #80	@ 0x50
 8005618:	2100      	movs	r1, #0
 800561a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e03a      	b.n	8005696 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	4a1e      	ldr	r2, [pc, #120]	@ (80056a0 <HAL_ADC_ConfigChannel+0xc4>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d018      	beq.n	800565c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	035b      	lsls	r3, r3, #13
 8005636:	0b5a      	lsrs	r2, r3, #13
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	430a      	orrs	r2, r1
 800563e:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	2380      	movs	r3, #128	@ 0x80
 8005646:	029b      	lsls	r3, r3, #10
 8005648:	4013      	ands	r3, r2
 800564a:	d01f      	beq.n	800568c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 800564c:	4b15      	ldr	r3, [pc, #84]	@ (80056a4 <HAL_ADC_ConfigChannel+0xc8>)
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	4b14      	ldr	r3, [pc, #80]	@ (80056a4 <HAL_ADC_ConfigChannel+0xc8>)
 8005652:	2180      	movs	r1, #128	@ 0x80
 8005654:	03c9      	lsls	r1, r1, #15
 8005656:	430a      	orrs	r2, r1
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	e017      	b.n	800568c <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	035b      	lsls	r3, r3, #13
 8005668:	0b5b      	lsrs	r3, r3, #13
 800566a:	43d9      	mvns	r1, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	400a      	ands	r2, r1
 8005672:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	2380      	movs	r3, #128	@ 0x80
 800567a:	029b      	lsls	r3, r3, #10
 800567c:	4013      	ands	r3, r2
 800567e:	d005      	beq.n	800568c <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8005680:	4b08      	ldr	r3, [pc, #32]	@ (80056a4 <HAL_ADC_ConfigChannel+0xc8>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4b07      	ldr	r3, [pc, #28]	@ (80056a4 <HAL_ADC_ConfigChannel+0xc8>)
 8005686:	4908      	ldr	r1, [pc, #32]	@ (80056a8 <HAL_ADC_ConfigChannel+0xcc>)
 8005688:	400a      	ands	r2, r1
 800568a:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2250      	movs	r2, #80	@ 0x50
 8005690:	2100      	movs	r1, #0
 8005692:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	0018      	movs	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	b002      	add	sp, #8
 800569c:	bd80      	pop	{r7, pc}
 800569e:	46c0      	nop			@ (mov r8, r8)
 80056a0:	00001001 	.word	0x00001001
 80056a4:	40012708 	.word	0x40012708
 80056a8:	ffbfffff 	.word	0xffbfffff

080056ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	0002      	movs	r2, r0
 80056b4:	1dfb      	adds	r3, r7, #7
 80056b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80056b8:	1dfb      	adds	r3, r7, #7
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80056be:	d809      	bhi.n	80056d4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056c0:	1dfb      	adds	r3, r7, #7
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	001a      	movs	r2, r3
 80056c6:	231f      	movs	r3, #31
 80056c8:	401a      	ands	r2, r3
 80056ca:	4b04      	ldr	r3, [pc, #16]	@ (80056dc <__NVIC_EnableIRQ+0x30>)
 80056cc:	2101      	movs	r1, #1
 80056ce:	4091      	lsls	r1, r2
 80056d0:	000a      	movs	r2, r1
 80056d2:	601a      	str	r2, [r3, #0]
  }
}
 80056d4:	46c0      	nop			@ (mov r8, r8)
 80056d6:	46bd      	mov	sp, r7
 80056d8:	b002      	add	sp, #8
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	e000e100 	.word	0xe000e100

080056e0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	0002      	movs	r2, r0
 80056e8:	1dfb      	adds	r3, r7, #7
 80056ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80056ec:	1dfb      	adds	r3, r7, #7
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80056f2:	d810      	bhi.n	8005716 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056f4:	1dfb      	adds	r3, r7, #7
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	001a      	movs	r2, r3
 80056fa:	231f      	movs	r3, #31
 80056fc:	4013      	ands	r3, r2
 80056fe:	4908      	ldr	r1, [pc, #32]	@ (8005720 <__NVIC_DisableIRQ+0x40>)
 8005700:	2201      	movs	r2, #1
 8005702:	409a      	lsls	r2, r3
 8005704:	0013      	movs	r3, r2
 8005706:	2280      	movs	r2, #128	@ 0x80
 8005708:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800570a:	f3bf 8f4f 	dsb	sy
}
 800570e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8005710:	f3bf 8f6f 	isb	sy
}
 8005714:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8005716:	46c0      	nop			@ (mov r8, r8)
 8005718:	46bd      	mov	sp, r7
 800571a:	b002      	add	sp, #8
 800571c:	bd80      	pop	{r7, pc}
 800571e:	46c0      	nop			@ (mov r8, r8)
 8005720:	e000e100 	.word	0xe000e100

08005724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005724:	b590      	push	{r4, r7, lr}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	0002      	movs	r2, r0
 800572c:	6039      	str	r1, [r7, #0]
 800572e:	1dfb      	adds	r3, r7, #7
 8005730:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005732:	1dfb      	adds	r3, r7, #7
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	2b7f      	cmp	r3, #127	@ 0x7f
 8005738:	d828      	bhi.n	800578c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800573a:	4a2f      	ldr	r2, [pc, #188]	@ (80057f8 <__NVIC_SetPriority+0xd4>)
 800573c:	1dfb      	adds	r3, r7, #7
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	b25b      	sxtb	r3, r3
 8005742:	089b      	lsrs	r3, r3, #2
 8005744:	33c0      	adds	r3, #192	@ 0xc0
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	589b      	ldr	r3, [r3, r2]
 800574a:	1dfa      	adds	r2, r7, #7
 800574c:	7812      	ldrb	r2, [r2, #0]
 800574e:	0011      	movs	r1, r2
 8005750:	2203      	movs	r2, #3
 8005752:	400a      	ands	r2, r1
 8005754:	00d2      	lsls	r2, r2, #3
 8005756:	21ff      	movs	r1, #255	@ 0xff
 8005758:	4091      	lsls	r1, r2
 800575a:	000a      	movs	r2, r1
 800575c:	43d2      	mvns	r2, r2
 800575e:	401a      	ands	r2, r3
 8005760:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	019b      	lsls	r3, r3, #6
 8005766:	22ff      	movs	r2, #255	@ 0xff
 8005768:	401a      	ands	r2, r3
 800576a:	1dfb      	adds	r3, r7, #7
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	0018      	movs	r0, r3
 8005770:	2303      	movs	r3, #3
 8005772:	4003      	ands	r3, r0
 8005774:	00db      	lsls	r3, r3, #3
 8005776:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005778:	481f      	ldr	r0, [pc, #124]	@ (80057f8 <__NVIC_SetPriority+0xd4>)
 800577a:	1dfb      	adds	r3, r7, #7
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	b25b      	sxtb	r3, r3
 8005780:	089b      	lsrs	r3, r3, #2
 8005782:	430a      	orrs	r2, r1
 8005784:	33c0      	adds	r3, #192	@ 0xc0
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800578a:	e031      	b.n	80057f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800578c:	4a1b      	ldr	r2, [pc, #108]	@ (80057fc <__NVIC_SetPriority+0xd8>)
 800578e:	1dfb      	adds	r3, r7, #7
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	0019      	movs	r1, r3
 8005794:	230f      	movs	r3, #15
 8005796:	400b      	ands	r3, r1
 8005798:	3b08      	subs	r3, #8
 800579a:	089b      	lsrs	r3, r3, #2
 800579c:	3306      	adds	r3, #6
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	18d3      	adds	r3, r2, r3
 80057a2:	3304      	adds	r3, #4
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	1dfa      	adds	r2, r7, #7
 80057a8:	7812      	ldrb	r2, [r2, #0]
 80057aa:	0011      	movs	r1, r2
 80057ac:	2203      	movs	r2, #3
 80057ae:	400a      	ands	r2, r1
 80057b0:	00d2      	lsls	r2, r2, #3
 80057b2:	21ff      	movs	r1, #255	@ 0xff
 80057b4:	4091      	lsls	r1, r2
 80057b6:	000a      	movs	r2, r1
 80057b8:	43d2      	mvns	r2, r2
 80057ba:	401a      	ands	r2, r3
 80057bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	019b      	lsls	r3, r3, #6
 80057c2:	22ff      	movs	r2, #255	@ 0xff
 80057c4:	401a      	ands	r2, r3
 80057c6:	1dfb      	adds	r3, r7, #7
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	0018      	movs	r0, r3
 80057cc:	2303      	movs	r3, #3
 80057ce:	4003      	ands	r3, r0
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057d4:	4809      	ldr	r0, [pc, #36]	@ (80057fc <__NVIC_SetPriority+0xd8>)
 80057d6:	1dfb      	adds	r3, r7, #7
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	001c      	movs	r4, r3
 80057dc:	230f      	movs	r3, #15
 80057de:	4023      	ands	r3, r4
 80057e0:	3b08      	subs	r3, #8
 80057e2:	089b      	lsrs	r3, r3, #2
 80057e4:	430a      	orrs	r2, r1
 80057e6:	3306      	adds	r3, #6
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	18c3      	adds	r3, r0, r3
 80057ec:	3304      	adds	r3, #4
 80057ee:	601a      	str	r2, [r3, #0]
}
 80057f0:	46c0      	nop			@ (mov r8, r8)
 80057f2:	46bd      	mov	sp, r7
 80057f4:	b003      	add	sp, #12
 80057f6:	bd90      	pop	{r4, r7, pc}
 80057f8:	e000e100 	.word	0xe000e100
 80057fc:	e000ed00 	.word	0xe000ed00

08005800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	1e5a      	subs	r2, r3, #1
 800580c:	2380      	movs	r3, #128	@ 0x80
 800580e:	045b      	lsls	r3, r3, #17
 8005810:	429a      	cmp	r2, r3
 8005812:	d301      	bcc.n	8005818 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005814:	2301      	movs	r3, #1
 8005816:	e010      	b.n	800583a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005818:	4b0a      	ldr	r3, [pc, #40]	@ (8005844 <SysTick_Config+0x44>)
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	3a01      	subs	r2, #1
 800581e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005820:	2301      	movs	r3, #1
 8005822:	425b      	negs	r3, r3
 8005824:	2103      	movs	r1, #3
 8005826:	0018      	movs	r0, r3
 8005828:	f7ff ff7c 	bl	8005724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800582c:	4b05      	ldr	r3, [pc, #20]	@ (8005844 <SysTick_Config+0x44>)
 800582e:	2200      	movs	r2, #0
 8005830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005832:	4b04      	ldr	r3, [pc, #16]	@ (8005844 <SysTick_Config+0x44>)
 8005834:	2207      	movs	r2, #7
 8005836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005838:	2300      	movs	r3, #0
}
 800583a:	0018      	movs	r0, r3
 800583c:	46bd      	mov	sp, r7
 800583e:	b002      	add	sp, #8
 8005840:	bd80      	pop	{r7, pc}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	e000e010 	.word	0xe000e010

08005848 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	607a      	str	r2, [r7, #4]
 8005852:	210f      	movs	r1, #15
 8005854:	187b      	adds	r3, r7, r1
 8005856:	1c02      	adds	r2, r0, #0
 8005858:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	187b      	adds	r3, r7, r1
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	b25b      	sxtb	r3, r3
 8005862:	0011      	movs	r1, r2
 8005864:	0018      	movs	r0, r3
 8005866:	f7ff ff5d 	bl	8005724 <__NVIC_SetPriority>
}
 800586a:	46c0      	nop			@ (mov r8, r8)
 800586c:	46bd      	mov	sp, r7
 800586e:	b004      	add	sp, #16
 8005870:	bd80      	pop	{r7, pc}

08005872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b082      	sub	sp, #8
 8005876:	af00      	add	r7, sp, #0
 8005878:	0002      	movs	r2, r0
 800587a:	1dfb      	adds	r3, r7, #7
 800587c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800587e:	1dfb      	adds	r3, r7, #7
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	b25b      	sxtb	r3, r3
 8005884:	0018      	movs	r0, r3
 8005886:	f7ff ff11 	bl	80056ac <__NVIC_EnableIRQ>
}
 800588a:	46c0      	nop			@ (mov r8, r8)
 800588c:	46bd      	mov	sp, r7
 800588e:	b002      	add	sp, #8
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b082      	sub	sp, #8
 8005896:	af00      	add	r7, sp, #0
 8005898:	0002      	movs	r2, r0
 800589a:	1dfb      	adds	r3, r7, #7
 800589c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800589e:	1dfb      	adds	r3, r7, #7
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	b25b      	sxtb	r3, r3
 80058a4:	0018      	movs	r0, r3
 80058a6:	f7ff ff1b 	bl	80056e0 <__NVIC_DisableIRQ>
}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	46bd      	mov	sp, r7
 80058ae:	b002      	add	sp, #8
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b082      	sub	sp, #8
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	0018      	movs	r0, r3
 80058be:	f7ff ff9f 	bl	8005800 <SysTick_Config>
 80058c2:	0003      	movs	r3, r0
}
 80058c4:	0018      	movs	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b002      	add	sp, #8
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058d4:	230f      	movs	r3, #15
 80058d6:	18fb      	adds	r3, r7, r3
 80058d8:	2200      	movs	r2, #0
 80058da:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2225      	movs	r2, #37	@ 0x25
 80058e0:	5c9b      	ldrb	r3, [r3, r2]
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d008      	beq.n	80058fa <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2204      	movs	r2, #4
 80058ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2224      	movs	r2, #36	@ 0x24
 80058f2:	2100      	movs	r1, #0
 80058f4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e024      	b.n	8005944 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	210e      	movs	r1, #14
 8005906:	438a      	bics	r2, r1
 8005908:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2101      	movs	r1, #1
 8005916:	438a      	bics	r2, r1
 8005918:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591e:	221c      	movs	r2, #28
 8005920:	401a      	ands	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005926:	2101      	movs	r1, #1
 8005928:	4091      	lsls	r1, r2
 800592a:	000a      	movs	r2, r1
 800592c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2225      	movs	r2, #37	@ 0x25
 8005932:	2101      	movs	r1, #1
 8005934:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2224      	movs	r2, #36	@ 0x24
 800593a:	2100      	movs	r1, #0
 800593c:	5499      	strb	r1, [r3, r2]

    return status;
 800593e:	230f      	movs	r3, #15
 8005940:	18fb      	adds	r3, r7, r3
 8005942:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005944:	0018      	movs	r0, r3
 8005946:	46bd      	mov	sp, r7
 8005948:	b004      	add	sp, #16
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005954:	210f      	movs	r1, #15
 8005956:	187b      	adds	r3, r7, r1
 8005958:	2200      	movs	r2, #0
 800595a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2225      	movs	r2, #37	@ 0x25
 8005960:	5c9b      	ldrb	r3, [r3, r2]
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d006      	beq.n	8005976 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2204      	movs	r2, #4
 800596c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800596e:	187b      	adds	r3, r7, r1
 8005970:	2201      	movs	r2, #1
 8005972:	701a      	strb	r2, [r3, #0]
 8005974:	e02a      	b.n	80059cc <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	210e      	movs	r1, #14
 8005982:	438a      	bics	r2, r1
 8005984:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2101      	movs	r1, #1
 8005992:	438a      	bics	r2, r1
 8005994:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800599a:	221c      	movs	r2, #28
 800599c:	401a      	ands	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	2101      	movs	r1, #1
 80059a4:	4091      	lsls	r1, r2
 80059a6:	000a      	movs	r2, r1
 80059a8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2225      	movs	r2, #37	@ 0x25
 80059ae:	2101      	movs	r1, #1
 80059b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2224      	movs	r2, #36	@ 0x24
 80059b6:	2100      	movs	r1, #0
 80059b8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d004      	beq.n	80059cc <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	0010      	movs	r0, r2
 80059ca:	4798      	blx	r3
    }
  }
  return status;
 80059cc:	230f      	movs	r3, #15
 80059ce:	18fb      	adds	r3, r7, r3
 80059d0:	781b      	ldrb	r3, [r3, #0]
}
 80059d2:	0018      	movs	r0, r3
 80059d4:	46bd      	mov	sp, r7
 80059d6:	b004      	add	sp, #16
 80059d8:	bd80      	pop	{r7, pc}
	...

080059dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80059f2:	e14f      	b.n	8005c94 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2101      	movs	r1, #1
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	4091      	lsls	r1, r2
 80059fe:	000a      	movs	r2, r1
 8005a00:	4013      	ands	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d100      	bne.n	8005a0c <HAL_GPIO_Init+0x30>
 8005a0a:	e140      	b.n	8005c8e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	2203      	movs	r2, #3
 8005a12:	4013      	ands	r3, r2
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d005      	beq.n	8005a24 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d130      	bne.n	8005a86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	2203      	movs	r2, #3
 8005a30:	409a      	lsls	r2, r3
 8005a32:	0013      	movs	r3, r2
 8005a34:	43da      	mvns	r2, r3
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	409a      	lsls	r2, r3
 8005a46:	0013      	movs	r3, r2
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	409a      	lsls	r2, r3
 8005a60:	0013      	movs	r3, r2
 8005a62:	43da      	mvns	r2, r3
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	4013      	ands	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	091b      	lsrs	r3, r3, #4
 8005a70:	2201      	movs	r2, #1
 8005a72:	401a      	ands	r2, r3
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	409a      	lsls	r2, r3
 8005a78:	0013      	movs	r3, r2
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b03      	cmp	r3, #3
 8005a90:	d017      	beq.n	8005ac2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	2203      	movs	r2, #3
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	0013      	movs	r3, r2
 8005aa2:	43da      	mvns	r2, r3
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	409a      	lsls	r2, r3
 8005ab4:	0013      	movs	r3, r2
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	4013      	ands	r3, r2
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d123      	bne.n	8005b16 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	08da      	lsrs	r2, r3, #3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	3208      	adds	r2, #8
 8005ad6:	0092      	lsls	r2, r2, #2
 8005ad8:	58d3      	ldr	r3, [r2, r3]
 8005ada:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	2207      	movs	r2, #7
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	220f      	movs	r2, #15
 8005ae6:	409a      	lsls	r2, r3
 8005ae8:	0013      	movs	r3, r2
 8005aea:	43da      	mvns	r2, r3
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4013      	ands	r3, r2
 8005af0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	691a      	ldr	r2, [r3, #16]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2107      	movs	r1, #7
 8005afa:	400b      	ands	r3, r1
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	409a      	lsls	r2, r3
 8005b00:	0013      	movs	r3, r2
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	08da      	lsrs	r2, r3, #3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3208      	adds	r2, #8
 8005b10:	0092      	lsls	r2, r2, #2
 8005b12:	6939      	ldr	r1, [r7, #16]
 8005b14:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	2203      	movs	r2, #3
 8005b22:	409a      	lsls	r2, r3
 8005b24:	0013      	movs	r3, r2
 8005b26:	43da      	mvns	r2, r3
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2203      	movs	r2, #3
 8005b34:	401a      	ands	r2, r3
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	409a      	lsls	r2, r3
 8005b3c:	0013      	movs	r3, r2
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	23c0      	movs	r3, #192	@ 0xc0
 8005b50:	029b      	lsls	r3, r3, #10
 8005b52:	4013      	ands	r3, r2
 8005b54:	d100      	bne.n	8005b58 <HAL_GPIO_Init+0x17c>
 8005b56:	e09a      	b.n	8005c8e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b58:	4b54      	ldr	r3, [pc, #336]	@ (8005cac <HAL_GPIO_Init+0x2d0>)
 8005b5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b5c:	4b53      	ldr	r3, [pc, #332]	@ (8005cac <HAL_GPIO_Init+0x2d0>)
 8005b5e:	2101      	movs	r1, #1
 8005b60:	430a      	orrs	r2, r1
 8005b62:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b64:	4a52      	ldr	r2, [pc, #328]	@ (8005cb0 <HAL_GPIO_Init+0x2d4>)
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	089b      	lsrs	r3, r3, #2
 8005b6a:	3302      	adds	r3, #2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	589b      	ldr	r3, [r3, r2]
 8005b70:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	2203      	movs	r2, #3
 8005b76:	4013      	ands	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	220f      	movs	r2, #15
 8005b7c:	409a      	lsls	r2, r3
 8005b7e:	0013      	movs	r3, r2
 8005b80:	43da      	mvns	r2, r3
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	4013      	ands	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	23a0      	movs	r3, #160	@ 0xa0
 8005b8c:	05db      	lsls	r3, r3, #23
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d019      	beq.n	8005bc6 <HAL_GPIO_Init+0x1ea>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a47      	ldr	r2, [pc, #284]	@ (8005cb4 <HAL_GPIO_Init+0x2d8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d013      	beq.n	8005bc2 <HAL_GPIO_Init+0x1e6>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a46      	ldr	r2, [pc, #280]	@ (8005cb8 <HAL_GPIO_Init+0x2dc>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d00d      	beq.n	8005bbe <HAL_GPIO_Init+0x1e2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a45      	ldr	r2, [pc, #276]	@ (8005cbc <HAL_GPIO_Init+0x2e0>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d007      	beq.n	8005bba <HAL_GPIO_Init+0x1de>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a44      	ldr	r2, [pc, #272]	@ (8005cc0 <HAL_GPIO_Init+0x2e4>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d101      	bne.n	8005bb6 <HAL_GPIO_Init+0x1da>
 8005bb2:	2305      	movs	r3, #5
 8005bb4:	e008      	b.n	8005bc8 <HAL_GPIO_Init+0x1ec>
 8005bb6:	2306      	movs	r3, #6
 8005bb8:	e006      	b.n	8005bc8 <HAL_GPIO_Init+0x1ec>
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e004      	b.n	8005bc8 <HAL_GPIO_Init+0x1ec>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e002      	b.n	8005bc8 <HAL_GPIO_Init+0x1ec>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e000      	b.n	8005bc8 <HAL_GPIO_Init+0x1ec>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	2103      	movs	r1, #3
 8005bcc:	400a      	ands	r2, r1
 8005bce:	0092      	lsls	r2, r2, #2
 8005bd0:	4093      	lsls	r3, r2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bd8:	4935      	ldr	r1, [pc, #212]	@ (8005cb0 <HAL_GPIO_Init+0x2d4>)
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	089b      	lsrs	r3, r3, #2
 8005bde:	3302      	adds	r3, #2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005be6:	4b37      	ldr	r3, [pc, #220]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	43da      	mvns	r2, r3
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	2380      	movs	r3, #128	@ 0x80
 8005bfc:	035b      	lsls	r3, r3, #13
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d003      	beq.n	8005c0a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005c10:	4b2c      	ldr	r3, [pc, #176]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	43da      	mvns	r2, r3
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	2380      	movs	r3, #128	@ 0x80
 8005c26:	039b      	lsls	r3, r3, #14
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d003      	beq.n	8005c34 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005c34:	4b23      	ldr	r3, [pc, #140]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005c3a:	4b22      	ldr	r3, [pc, #136]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	43da      	mvns	r2, r3
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	4013      	ands	r3, r2
 8005c48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	2380      	movs	r3, #128	@ 0x80
 8005c50:	029b      	lsls	r3, r3, #10
 8005c52:	4013      	ands	r3, r2
 8005c54:	d003      	beq.n	8005c5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005c5e:	4b19      	ldr	r3, [pc, #100]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c64:	4b17      	ldr	r3, [pc, #92]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	43da      	mvns	r2, r3
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	4013      	ands	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	2380      	movs	r3, #128	@ 0x80
 8005c7a:	025b      	lsls	r3, r3, #9
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005c88:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc4 <HAL_GPIO_Init+0x2e8>)
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	3301      	adds	r3, #1
 8005c92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	40da      	lsrs	r2, r3
 8005c9c:	1e13      	subs	r3, r2, #0
 8005c9e:	d000      	beq.n	8005ca2 <HAL_GPIO_Init+0x2c6>
 8005ca0:	e6a8      	b.n	80059f4 <HAL_GPIO_Init+0x18>
  }
}
 8005ca2:	46c0      	nop			@ (mov r8, r8)
 8005ca4:	46c0      	nop			@ (mov r8, r8)
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	b006      	add	sp, #24
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	40010000 	.word	0x40010000
 8005cb4:	50000400 	.word	0x50000400
 8005cb8:	50000800 	.word	0x50000800
 8005cbc:	50000c00 	.word	0x50000c00
 8005cc0:	50001c00 	.word	0x50001c00
 8005cc4:	40010400 	.word	0x40010400

08005cc8 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8005cde:	e0b6      	b.n	8005e4e <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	409a      	lsls	r2, r3
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d100      	bne.n	8005cf4 <HAL_GPIO_DeInit+0x2c>
 8005cf2:	e0a9      	b.n	8005e48 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8005cf4:	4a5b      	ldr	r2, [pc, #364]	@ (8005e64 <HAL_GPIO_DeInit+0x19c>)
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	089b      	lsrs	r3, r3, #2
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	589b      	ldr	r3, [r3, r2]
 8005d00:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2203      	movs	r2, #3
 8005d06:	4013      	ands	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	220f      	movs	r2, #15
 8005d0c:	409a      	lsls	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	4013      	ands	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	23a0      	movs	r3, #160	@ 0xa0
 8005d18:	05db      	lsls	r3, r3, #23
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d019      	beq.n	8005d52 <HAL_GPIO_DeInit+0x8a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a51      	ldr	r2, [pc, #324]	@ (8005e68 <HAL_GPIO_DeInit+0x1a0>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d013      	beq.n	8005d4e <HAL_GPIO_DeInit+0x86>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a50      	ldr	r2, [pc, #320]	@ (8005e6c <HAL_GPIO_DeInit+0x1a4>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d00d      	beq.n	8005d4a <HAL_GPIO_DeInit+0x82>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a4f      	ldr	r2, [pc, #316]	@ (8005e70 <HAL_GPIO_DeInit+0x1a8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d007      	beq.n	8005d46 <HAL_GPIO_DeInit+0x7e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a4e      	ldr	r2, [pc, #312]	@ (8005e74 <HAL_GPIO_DeInit+0x1ac>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d101      	bne.n	8005d42 <HAL_GPIO_DeInit+0x7a>
 8005d3e:	2305      	movs	r3, #5
 8005d40:	e008      	b.n	8005d54 <HAL_GPIO_DeInit+0x8c>
 8005d42:	2306      	movs	r3, #6
 8005d44:	e006      	b.n	8005d54 <HAL_GPIO_DeInit+0x8c>
 8005d46:	2303      	movs	r3, #3
 8005d48:	e004      	b.n	8005d54 <HAL_GPIO_DeInit+0x8c>
 8005d4a:	2302      	movs	r3, #2
 8005d4c:	e002      	b.n	8005d54 <HAL_GPIO_DeInit+0x8c>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <HAL_GPIO_DeInit+0x8c>
 8005d52:	2300      	movs	r3, #0
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	2103      	movs	r1, #3
 8005d58:	400a      	ands	r2, r1
 8005d5a:	0092      	lsls	r2, r2, #2
 8005d5c:	4093      	lsls	r3, r2
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d132      	bne.n	8005dca <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d64:	4b44      	ldr	r3, [pc, #272]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	43d9      	mvns	r1, r3
 8005d6c:	4b42      	ldr	r3, [pc, #264]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d6e:	400a      	ands	r2, r1
 8005d70:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d72:	4b41      	ldr	r3, [pc, #260]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	43d9      	mvns	r1, r3
 8005d7a:	4b3f      	ldr	r3, [pc, #252]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d7c:	400a      	ands	r2, r1
 8005d7e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d80:	4b3d      	ldr	r3, [pc, #244]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	43d9      	mvns	r1, r3
 8005d88:	4b3b      	ldr	r3, [pc, #236]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d8a:	400a      	ands	r2, r1
 8005d8c:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d90:	689a      	ldr	r2, [r3, #8]
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	43d9      	mvns	r1, r3
 8005d96:	4b38      	ldr	r3, [pc, #224]	@ (8005e78 <HAL_GPIO_DeInit+0x1b0>)
 8005d98:	400a      	ands	r2, r1
 8005d9a:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2203      	movs	r2, #3
 8005da0:	4013      	ands	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	220f      	movs	r2, #15
 8005da6:	409a      	lsls	r2, r3
 8005da8:	0013      	movs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005dac:	4a2d      	ldr	r2, [pc, #180]	@ (8005e64 <HAL_GPIO_DeInit+0x19c>)
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	089b      	lsrs	r3, r3, #2
 8005db2:	3302      	adds	r3, #2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	589a      	ldr	r2, [r3, r2]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	43d9      	mvns	r1, r3
 8005dbc:	4829      	ldr	r0, [pc, #164]	@ (8005e64 <HAL_GPIO_DeInit+0x19c>)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	089b      	lsrs	r3, r3, #2
 8005dc2:	400a      	ands	r2, r1
 8005dc4:	3302      	adds	r3, #2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	2103      	movs	r1, #3
 8005dd4:	4099      	lsls	r1, r3
 8005dd6:	000b      	movs	r3, r1
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	08da      	lsrs	r2, r3, #3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	3208      	adds	r2, #8
 8005de6:	0092      	lsls	r2, r2, #2
 8005de8:	58d3      	ldr	r3, [r2, r3]
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	2107      	movs	r1, #7
 8005dee:	400a      	ands	r2, r1
 8005df0:	0092      	lsls	r2, r2, #2
 8005df2:	210f      	movs	r1, #15
 8005df4:	4091      	lsls	r1, r2
 8005df6:	000a      	movs	r2, r1
 8005df8:	43d1      	mvns	r1, r2
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	08d2      	lsrs	r2, r2, #3
 8005dfe:	4019      	ands	r1, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3208      	adds	r2, #8
 8005e04:	0092      	lsls	r2, r2, #2
 8005e06:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	697a      	ldr	r2, [r7, #20]
 8005e0e:	0052      	lsls	r2, r2, #1
 8005e10:	2103      	movs	r1, #3
 8005e12:	4091      	lsls	r1, r2
 8005e14:	000a      	movs	r2, r1
 8005e16:	43d2      	mvns	r2, r2
 8005e18:	401a      	ands	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	2101      	movs	r1, #1
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4091      	lsls	r1, r2
 8005e28:	000a      	movs	r2, r1
 8005e2a:	43d2      	mvns	r2, r2
 8005e2c:	401a      	ands	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	0052      	lsls	r2, r2, #1
 8005e3a:	2103      	movs	r1, #3
 8005e3c:	4091      	lsls	r1, r2
 8005e3e:	000a      	movs	r2, r1
 8005e40:	43d2      	mvns	r2, r2
 8005e42:	401a      	ands	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	609a      	str	r2, [r3, #8]
    }
    position++;
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	40da      	lsrs	r2, r3
 8005e54:	1e13      	subs	r3, r2, #0
 8005e56:	d000      	beq.n	8005e5a <HAL_GPIO_DeInit+0x192>
 8005e58:	e742      	b.n	8005ce0 <HAL_GPIO_DeInit+0x18>
  }
}
 8005e5a:	46c0      	nop			@ (mov r8, r8)
 8005e5c:	46c0      	nop			@ (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b006      	add	sp, #24
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	40010000 	.word	0x40010000
 8005e68:	50000400 	.word	0x50000400
 8005e6c:	50000800 	.word	0x50000800
 8005e70:	50000c00 	.word	0x50000c00
 8005e74:	50001c00 	.word	0x50001c00
 8005e78:	40010400 	.word	0x40010400

08005e7c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	000a      	movs	r2, r1
 8005e86:	1cbb      	adds	r3, r7, #2
 8005e88:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	1cba      	adds	r2, r7, #2
 8005e90:	8812      	ldrh	r2, [r2, #0]
 8005e92:	4013      	ands	r3, r2
 8005e94:	d004      	beq.n	8005ea0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005e96:	230f      	movs	r3, #15
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	701a      	strb	r2, [r3, #0]
 8005e9e:	e003      	b.n	8005ea8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ea0:	230f      	movs	r3, #15
 8005ea2:	18fb      	adds	r3, r7, r3
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005ea8:	230f      	movs	r3, #15
 8005eaa:	18fb      	adds	r3, r7, r3
 8005eac:	781b      	ldrb	r3, [r3, #0]
}
 8005eae:	0018      	movs	r0, r3
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	b004      	add	sp, #16
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	0008      	movs	r0, r1
 8005ec0:	0011      	movs	r1, r2
 8005ec2:	1cbb      	adds	r3, r7, #2
 8005ec4:	1c02      	adds	r2, r0, #0
 8005ec6:	801a      	strh	r2, [r3, #0]
 8005ec8:	1c7b      	adds	r3, r7, #1
 8005eca:	1c0a      	adds	r2, r1, #0
 8005ecc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ece:	1c7b      	adds	r3, r7, #1
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d004      	beq.n	8005ee0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ed6:	1cbb      	adds	r3, r7, #2
 8005ed8:	881a      	ldrh	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005ede:	e003      	b.n	8005ee8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005ee0:	1cbb      	adds	r3, r7, #2
 8005ee2:	881a      	ldrh	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ee8:	46c0      	nop			@ (mov r8, r8)
 8005eea:	46bd      	mov	sp, r7
 8005eec:	b002      	add	sp, #8
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	0002      	movs	r2, r0
 8005ef8:	1dbb      	adds	r3, r7, #6
 8005efa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005efc:	4b09      	ldr	r3, [pc, #36]	@ (8005f24 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	1dba      	adds	r2, r7, #6
 8005f02:	8812      	ldrh	r2, [r2, #0]
 8005f04:	4013      	ands	r3, r2
 8005f06:	d008      	beq.n	8005f1a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f08:	4b06      	ldr	r3, [pc, #24]	@ (8005f24 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005f0a:	1dba      	adds	r2, r7, #6
 8005f0c:	8812      	ldrh	r2, [r2, #0]
 8005f0e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f10:	1dbb      	adds	r3, r7, #6
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	0018      	movs	r0, r3
 8005f16:	f000 f807 	bl	8005f28 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f1a:	46c0      	nop			@ (mov r8, r8)
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	b002      	add	sp, #8
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	46c0      	nop			@ (mov r8, r8)
 8005f24:	40010400 	.word	0x40010400

08005f28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	0002      	movs	r2, r0
 8005f30:	1dbb      	adds	r3, r7, #6
 8005f32:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f34:	46c0      	nop			@ (mov r8, r8)
 8005f36:	46bd      	mov	sp, r7
 8005f38:	b002      	add	sp, #8
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e082      	b.n	8006054 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2241      	movs	r2, #65	@ 0x41
 8005f52:	5c9b      	ldrb	r3, [r3, r2]
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d107      	bne.n	8005f6a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2240      	movs	r2, #64	@ 0x40
 8005f5e:	2100      	movs	r1, #0
 8005f60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	0018      	movs	r0, r3
 8005f66:	f7fe ff1f 	bl	8004da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2241      	movs	r2, #65	@ 0x41
 8005f6e:	2124      	movs	r1, #36	@ 0x24
 8005f70:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	438a      	bics	r2, r1
 8005f80:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4934      	ldr	r1, [pc, #208]	@ (800605c <HAL_I2C_Init+0x120>)
 8005f8c:	400a      	ands	r2, r1
 8005f8e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4931      	ldr	r1, [pc, #196]	@ (8006060 <HAL_I2C_Init+0x124>)
 8005f9c:	400a      	ands	r2, r1
 8005f9e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d108      	bne.n	8005fba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2180      	movs	r1, #128	@ 0x80
 8005fb2:	0209      	lsls	r1, r1, #8
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	609a      	str	r2, [r3, #8]
 8005fb8:	e007      	b.n	8005fca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2184      	movs	r1, #132	@ 0x84
 8005fc4:	0209      	lsls	r1, r1, #8
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d104      	bne.n	8005fdc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2280      	movs	r2, #128	@ 0x80
 8005fd8:	0112      	lsls	r2, r2, #4
 8005fda:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	491f      	ldr	r1, [pc, #124]	@ (8006064 <HAL_I2C_Init+0x128>)
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	491a      	ldr	r1, [pc, #104]	@ (8006060 <HAL_I2C_Init+0x124>)
 8005ff8:	400a      	ands	r2, r1
 8005ffa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691a      	ldr	r2, [r3, #16]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	431a      	orrs	r2, r3
 8006006:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69d9      	ldr	r1, [r3, #28]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1a      	ldr	r2, [r3, #32]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2101      	movs	r1, #1
 8006032:	430a      	orrs	r2, r1
 8006034:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2241      	movs	r2, #65	@ 0x41
 8006040:	2120      	movs	r1, #32
 8006042:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2242      	movs	r2, #66	@ 0x42
 800604e:	2100      	movs	r1, #0
 8006050:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	0018      	movs	r0, r3
 8006056:	46bd      	mov	sp, r7
 8006058:	b002      	add	sp, #8
 800605a:	bd80      	pop	{r7, pc}
 800605c:	f0ffffff 	.word	0xf0ffffff
 8006060:	ffff7fff 	.word	0xffff7fff
 8006064:	02008000 	.word	0x02008000

08006068 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006068:	b590      	push	{r4, r7, lr}
 800606a:	b089      	sub	sp, #36	@ 0x24
 800606c:	af02      	add	r7, sp, #8
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	000c      	movs	r4, r1
 8006072:	0010      	movs	r0, r2
 8006074:	0019      	movs	r1, r3
 8006076:	230a      	movs	r3, #10
 8006078:	18fb      	adds	r3, r7, r3
 800607a:	1c22      	adds	r2, r4, #0
 800607c:	801a      	strh	r2, [r3, #0]
 800607e:	2308      	movs	r3, #8
 8006080:	18fb      	adds	r3, r7, r3
 8006082:	1c02      	adds	r2, r0, #0
 8006084:	801a      	strh	r2, [r3, #0]
 8006086:	1dbb      	adds	r3, r7, #6
 8006088:	1c0a      	adds	r2, r1, #0
 800608a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2241      	movs	r2, #65	@ 0x41
 8006090:	5c9b      	ldrb	r3, [r3, r2]
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b20      	cmp	r3, #32
 8006096:	d000      	beq.n	800609a <HAL_I2C_Mem_Write+0x32>
 8006098:	e10c      	b.n	80062b4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609c:	2b00      	cmp	r3, #0
 800609e:	d004      	beq.n	80060aa <HAL_I2C_Mem_Write+0x42>
 80060a0:	232c      	movs	r3, #44	@ 0x2c
 80060a2:	18fb      	adds	r3, r7, r3
 80060a4:	881b      	ldrh	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d105      	bne.n	80060b6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2280      	movs	r2, #128	@ 0x80
 80060ae:	0092      	lsls	r2, r2, #2
 80060b0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e0ff      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2240      	movs	r2, #64	@ 0x40
 80060ba:	5c9b      	ldrb	r3, [r3, r2]
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d101      	bne.n	80060c4 <HAL_I2C_Mem_Write+0x5c>
 80060c0:	2302      	movs	r3, #2
 80060c2:	e0f8      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2240      	movs	r2, #64	@ 0x40
 80060c8:	2101      	movs	r1, #1
 80060ca:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060cc:	f7ff f908 	bl	80052e0 <HAL_GetTick>
 80060d0:	0003      	movs	r3, r0
 80060d2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060d4:	2380      	movs	r3, #128	@ 0x80
 80060d6:	0219      	lsls	r1, r3, #8
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	2319      	movs	r3, #25
 80060e0:	2201      	movs	r2, #1
 80060e2:	f000 fb0b 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 80060e6:	1e03      	subs	r3, r0, #0
 80060e8:	d001      	beq.n	80060ee <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e0e3      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2241      	movs	r2, #65	@ 0x41
 80060f2:	2121      	movs	r1, #33	@ 0x21
 80060f4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2242      	movs	r2, #66	@ 0x42
 80060fa:	2140      	movs	r1, #64	@ 0x40
 80060fc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006108:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	222c      	movs	r2, #44	@ 0x2c
 800610e:	18ba      	adds	r2, r7, r2
 8006110:	8812      	ldrh	r2, [r2, #0]
 8006112:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800611a:	1dbb      	adds	r3, r7, #6
 800611c:	881c      	ldrh	r4, [r3, #0]
 800611e:	2308      	movs	r3, #8
 8006120:	18fb      	adds	r3, r7, r3
 8006122:	881a      	ldrh	r2, [r3, #0]
 8006124:	230a      	movs	r3, #10
 8006126:	18fb      	adds	r3, r7, r3
 8006128:	8819      	ldrh	r1, [r3, #0]
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	0023      	movs	r3, r4
 8006136:	f000 f9f9 	bl	800652c <I2C_RequestMemoryWrite>
 800613a:	1e03      	subs	r3, r0, #0
 800613c:	d005      	beq.n	800614a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2240      	movs	r2, #64	@ 0x40
 8006142:	2100      	movs	r1, #0
 8006144:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e0b5      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800614e:	b29b      	uxth	r3, r3
 8006150:	2bff      	cmp	r3, #255	@ 0xff
 8006152:	d911      	bls.n	8006178 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	22ff      	movs	r2, #255	@ 0xff
 8006158:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800615e:	b2da      	uxtb	r2, r3
 8006160:	2380      	movs	r3, #128	@ 0x80
 8006162:	045c      	lsls	r4, r3, #17
 8006164:	230a      	movs	r3, #10
 8006166:	18fb      	adds	r3, r7, r3
 8006168:	8819      	ldrh	r1, [r3, #0]
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	2300      	movs	r3, #0
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	0023      	movs	r3, r4
 8006172:	f000 fc93 	bl	8006a9c <I2C_TransferConfig>
 8006176:	e012      	b.n	800619e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006186:	b2da      	uxtb	r2, r3
 8006188:	2380      	movs	r3, #128	@ 0x80
 800618a:	049c      	lsls	r4, r3, #18
 800618c:	230a      	movs	r3, #10
 800618e:	18fb      	adds	r3, r7, r3
 8006190:	8819      	ldrh	r1, [r3, #0]
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	2300      	movs	r3, #0
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	0023      	movs	r3, r4
 800619a:	f000 fc7f 	bl	8006a9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	0018      	movs	r0, r3
 80061a6:	f000 faf7 	bl	8006798 <I2C_WaitOnTXISFlagUntilTimeout>
 80061aa:	1e03      	subs	r3, r0, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e081      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b6:	781a      	ldrb	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c2:	1c5a      	adds	r2, r3, #1
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d03a      	beq.n	8006262 <HAL_I2C_Mem_Write+0x1fa>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d136      	bne.n	8006262 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	0013      	movs	r3, r2
 80061fe:	2200      	movs	r2, #0
 8006200:	2180      	movs	r1, #128	@ 0x80
 8006202:	f000 fa7b 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 8006206:	1e03      	subs	r3, r0, #0
 8006208:	d001      	beq.n	800620e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e053      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006212:	b29b      	uxth	r3, r3
 8006214:	2bff      	cmp	r3, #255	@ 0xff
 8006216:	d911      	bls.n	800623c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	22ff      	movs	r2, #255	@ 0xff
 800621c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006222:	b2da      	uxtb	r2, r3
 8006224:	2380      	movs	r3, #128	@ 0x80
 8006226:	045c      	lsls	r4, r3, #17
 8006228:	230a      	movs	r3, #10
 800622a:	18fb      	adds	r3, r7, r3
 800622c:	8819      	ldrh	r1, [r3, #0]
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	2300      	movs	r3, #0
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	0023      	movs	r3, r4
 8006236:	f000 fc31 	bl	8006a9c <I2C_TransferConfig>
 800623a:	e012      	b.n	8006262 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800624a:	b2da      	uxtb	r2, r3
 800624c:	2380      	movs	r3, #128	@ 0x80
 800624e:	049c      	lsls	r4, r3, #18
 8006250:	230a      	movs	r3, #10
 8006252:	18fb      	adds	r3, r7, r3
 8006254:	8819      	ldrh	r1, [r3, #0]
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	2300      	movs	r3, #0
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	0023      	movs	r3, r4
 800625e:	f000 fc1d 	bl	8006a9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006266:	b29b      	uxth	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	d198      	bne.n	800619e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	0018      	movs	r0, r3
 8006274:	f000 fad6 	bl	8006824 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006278:	1e03      	subs	r3, r0, #0
 800627a:	d001      	beq.n	8006280 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e01a      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2220      	movs	r2, #32
 8006286:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	490b      	ldr	r1, [pc, #44]	@ (80062c0 <HAL_I2C_Mem_Write+0x258>)
 8006294:	400a      	ands	r2, r1
 8006296:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2241      	movs	r2, #65	@ 0x41
 800629c:	2120      	movs	r1, #32
 800629e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2242      	movs	r2, #66	@ 0x42
 80062a4:	2100      	movs	r1, #0
 80062a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2240      	movs	r2, #64	@ 0x40
 80062ac:	2100      	movs	r1, #0
 80062ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80062b0:	2300      	movs	r3, #0
 80062b2:	e000      	b.n	80062b6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80062b4:	2302      	movs	r3, #2
  }
}
 80062b6:	0018      	movs	r0, r3
 80062b8:	46bd      	mov	sp, r7
 80062ba:	b007      	add	sp, #28
 80062bc:	bd90      	pop	{r4, r7, pc}
 80062be:	46c0      	nop			@ (mov r8, r8)
 80062c0:	fe00e800 	.word	0xfe00e800

080062c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c4:	b590      	push	{r4, r7, lr}
 80062c6:	b089      	sub	sp, #36	@ 0x24
 80062c8:	af02      	add	r7, sp, #8
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	000c      	movs	r4, r1
 80062ce:	0010      	movs	r0, r2
 80062d0:	0019      	movs	r1, r3
 80062d2:	230a      	movs	r3, #10
 80062d4:	18fb      	adds	r3, r7, r3
 80062d6:	1c22      	adds	r2, r4, #0
 80062d8:	801a      	strh	r2, [r3, #0]
 80062da:	2308      	movs	r3, #8
 80062dc:	18fb      	adds	r3, r7, r3
 80062de:	1c02      	adds	r2, r0, #0
 80062e0:	801a      	strh	r2, [r3, #0]
 80062e2:	1dbb      	adds	r3, r7, #6
 80062e4:	1c0a      	adds	r2, r1, #0
 80062e6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2241      	movs	r2, #65	@ 0x41
 80062ec:	5c9b      	ldrb	r3, [r3, r2]
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	d000      	beq.n	80062f6 <HAL_I2C_Mem_Read+0x32>
 80062f4:	e110      	b.n	8006518 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80062f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d004      	beq.n	8006306 <HAL_I2C_Mem_Read+0x42>
 80062fc:	232c      	movs	r3, #44	@ 0x2c
 80062fe:	18fb      	adds	r3, r7, r3
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d105      	bne.n	8006312 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2280      	movs	r2, #128	@ 0x80
 800630a:	0092      	lsls	r2, r2, #2
 800630c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e103      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2240      	movs	r2, #64	@ 0x40
 8006316:	5c9b      	ldrb	r3, [r3, r2]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_I2C_Mem_Read+0x5c>
 800631c:	2302      	movs	r3, #2
 800631e:	e0fc      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2240      	movs	r2, #64	@ 0x40
 8006324:	2101      	movs	r1, #1
 8006326:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006328:	f7fe ffda 	bl	80052e0 <HAL_GetTick>
 800632c:	0003      	movs	r3, r0
 800632e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006330:	2380      	movs	r3, #128	@ 0x80
 8006332:	0219      	lsls	r1, r3, #8
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	2319      	movs	r3, #25
 800633c:	2201      	movs	r2, #1
 800633e:	f000 f9dd 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 8006342:	1e03      	subs	r3, r0, #0
 8006344:	d001      	beq.n	800634a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e0e7      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2241      	movs	r2, #65	@ 0x41
 800634e:	2122      	movs	r1, #34	@ 0x22
 8006350:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2242      	movs	r2, #66	@ 0x42
 8006356:	2140      	movs	r1, #64	@ 0x40
 8006358:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006364:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	222c      	movs	r2, #44	@ 0x2c
 800636a:	18ba      	adds	r2, r7, r2
 800636c:	8812      	ldrh	r2, [r2, #0]
 800636e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006376:	1dbb      	adds	r3, r7, #6
 8006378:	881c      	ldrh	r4, [r3, #0]
 800637a:	2308      	movs	r3, #8
 800637c:	18fb      	adds	r3, r7, r3
 800637e:	881a      	ldrh	r2, [r3, #0]
 8006380:	230a      	movs	r3, #10
 8006382:	18fb      	adds	r3, r7, r3
 8006384:	8819      	ldrh	r1, [r3, #0]
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	9301      	str	r3, [sp, #4]
 800638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638e:	9300      	str	r3, [sp, #0]
 8006390:	0023      	movs	r3, r4
 8006392:	f000 f92f 	bl	80065f4 <I2C_RequestMemoryRead>
 8006396:	1e03      	subs	r3, r0, #0
 8006398:	d005      	beq.n	80063a6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2240      	movs	r2, #64	@ 0x40
 800639e:	2100      	movs	r1, #0
 80063a0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e0b9      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	2bff      	cmp	r3, #255	@ 0xff
 80063ae:	d911      	bls.n	80063d4 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	22ff      	movs	r2, #255	@ 0xff
 80063b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	2380      	movs	r3, #128	@ 0x80
 80063be:	045c      	lsls	r4, r3, #17
 80063c0:	230a      	movs	r3, #10
 80063c2:	18fb      	adds	r3, r7, r3
 80063c4:	8819      	ldrh	r1, [r3, #0]
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	4b56      	ldr	r3, [pc, #344]	@ (8006524 <HAL_I2C_Mem_Read+0x260>)
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	0023      	movs	r3, r4
 80063ce:	f000 fb65 	bl	8006a9c <I2C_TransferConfig>
 80063d2:	e012      	b.n	80063fa <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063e2:	b2da      	uxtb	r2, r3
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	049c      	lsls	r4, r3, #18
 80063e8:	230a      	movs	r3, #10
 80063ea:	18fb      	adds	r3, r7, r3
 80063ec:	8819      	ldrh	r1, [r3, #0]
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	4b4c      	ldr	r3, [pc, #304]	@ (8006524 <HAL_I2C_Mem_Read+0x260>)
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	0023      	movs	r3, r4
 80063f6:	f000 fb51 	bl	8006a9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80063fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	0013      	movs	r3, r2
 8006404:	2200      	movs	r2, #0
 8006406:	2104      	movs	r1, #4
 8006408:	f000 f978 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 800640c:	1e03      	subs	r3, r0, #0
 800640e:	d001      	beq.n	8006414 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e082      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641e:	b2d2      	uxtb	r2, r2
 8006420:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006430:	3b01      	subs	r3, #1
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643c:	b29b      	uxth	r3, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	b29a      	uxth	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644a:	b29b      	uxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	d03a      	beq.n	80064c6 <HAL_I2C_Mem_Read+0x202>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006454:	2b00      	cmp	r3, #0
 8006456:	d136      	bne.n	80064c6 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	0013      	movs	r3, r2
 8006462:	2200      	movs	r2, #0
 8006464:	2180      	movs	r1, #128	@ 0x80
 8006466:	f000 f949 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 800646a:	1e03      	subs	r3, r0, #0
 800646c:	d001      	beq.n	8006472 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e053      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006476:	b29b      	uxth	r3, r3
 8006478:	2bff      	cmp	r3, #255	@ 0xff
 800647a:	d911      	bls.n	80064a0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	22ff      	movs	r2, #255	@ 0xff
 8006480:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006486:	b2da      	uxtb	r2, r3
 8006488:	2380      	movs	r3, #128	@ 0x80
 800648a:	045c      	lsls	r4, r3, #17
 800648c:	230a      	movs	r3, #10
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	8819      	ldrh	r1, [r3, #0]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	2300      	movs	r3, #0
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	0023      	movs	r3, r4
 800649a:	f000 faff 	bl	8006a9c <I2C_TransferConfig>
 800649e:	e012      	b.n	80064c6 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	2380      	movs	r3, #128	@ 0x80
 80064b2:	049c      	lsls	r4, r3, #18
 80064b4:	230a      	movs	r3, #10
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	8819      	ldrh	r1, [r3, #0]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	2300      	movs	r3, #0
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	0023      	movs	r3, r4
 80064c2:	f000 faeb 	bl	8006a9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d194      	bne.n	80063fa <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	0018      	movs	r0, r3
 80064d8:	f000 f9a4 	bl	8006824 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064dc:	1e03      	subs	r3, r0, #0
 80064de:	d001      	beq.n	80064e4 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e01a      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2220      	movs	r2, #32
 80064ea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	490c      	ldr	r1, [pc, #48]	@ (8006528 <HAL_I2C_Mem_Read+0x264>)
 80064f8:	400a      	ands	r2, r1
 80064fa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2241      	movs	r2, #65	@ 0x41
 8006500:	2120      	movs	r1, #32
 8006502:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2242      	movs	r2, #66	@ 0x42
 8006508:	2100      	movs	r1, #0
 800650a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2240      	movs	r2, #64	@ 0x40
 8006510:	2100      	movs	r1, #0
 8006512:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006514:	2300      	movs	r3, #0
 8006516:	e000      	b.n	800651a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8006518:	2302      	movs	r3, #2
  }
}
 800651a:	0018      	movs	r0, r3
 800651c:	46bd      	mov	sp, r7
 800651e:	b007      	add	sp, #28
 8006520:	bd90      	pop	{r4, r7, pc}
 8006522:	46c0      	nop			@ (mov r8, r8)
 8006524:	80002400 	.word	0x80002400
 8006528:	fe00e800 	.word	0xfe00e800

0800652c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800652c:	b5b0      	push	{r4, r5, r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af02      	add	r7, sp, #8
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	000c      	movs	r4, r1
 8006536:	0010      	movs	r0, r2
 8006538:	0019      	movs	r1, r3
 800653a:	250a      	movs	r5, #10
 800653c:	197b      	adds	r3, r7, r5
 800653e:	1c22      	adds	r2, r4, #0
 8006540:	801a      	strh	r2, [r3, #0]
 8006542:	2308      	movs	r3, #8
 8006544:	18fb      	adds	r3, r7, r3
 8006546:	1c02      	adds	r2, r0, #0
 8006548:	801a      	strh	r2, [r3, #0]
 800654a:	1dbb      	adds	r3, r7, #6
 800654c:	1c0a      	adds	r2, r1, #0
 800654e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006550:	1dbb      	adds	r3, r7, #6
 8006552:	881b      	ldrh	r3, [r3, #0]
 8006554:	b2da      	uxtb	r2, r3
 8006556:	2380      	movs	r3, #128	@ 0x80
 8006558:	045c      	lsls	r4, r3, #17
 800655a:	197b      	adds	r3, r7, r5
 800655c:	8819      	ldrh	r1, [r3, #0]
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	4b23      	ldr	r3, [pc, #140]	@ (80065f0 <I2C_RequestMemoryWrite+0xc4>)
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	0023      	movs	r3, r4
 8006566:	f000 fa99 	bl	8006a9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800656a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800656c:	6a39      	ldr	r1, [r7, #32]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	0018      	movs	r0, r3
 8006572:	f000 f911 	bl	8006798 <I2C_WaitOnTXISFlagUntilTimeout>
 8006576:	1e03      	subs	r3, r0, #0
 8006578:	d001      	beq.n	800657e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e033      	b.n	80065e6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800657e:	1dbb      	adds	r3, r7, #6
 8006580:	881b      	ldrh	r3, [r3, #0]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d107      	bne.n	8006596 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006586:	2308      	movs	r3, #8
 8006588:	18fb      	adds	r3, r7, r3
 800658a:	881b      	ldrh	r3, [r3, #0]
 800658c:	b2da      	uxtb	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	629a      	str	r2, [r3, #40]	@ 0x28
 8006594:	e019      	b.n	80065ca <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006596:	2308      	movs	r3, #8
 8006598:	18fb      	adds	r3, r7, r3
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	0a1b      	lsrs	r3, r3, #8
 800659e:	b29b      	uxth	r3, r3
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065aa:	6a39      	ldr	r1, [r7, #32]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	0018      	movs	r0, r3
 80065b0:	f000 f8f2 	bl	8006798 <I2C_WaitOnTXISFlagUntilTimeout>
 80065b4:	1e03      	subs	r3, r0, #0
 80065b6:	d001      	beq.n	80065bc <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e014      	b.n	80065e6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065bc:	2308      	movs	r3, #8
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	b2da      	uxtb	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80065ca:	6a3a      	ldr	r2, [r7, #32]
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	0013      	movs	r3, r2
 80065d4:	2200      	movs	r2, #0
 80065d6:	2180      	movs	r1, #128	@ 0x80
 80065d8:	f000 f890 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 80065dc:	1e03      	subs	r3, r0, #0
 80065de:	d001      	beq.n	80065e4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e000      	b.n	80065e6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	0018      	movs	r0, r3
 80065e8:	46bd      	mov	sp, r7
 80065ea:	b004      	add	sp, #16
 80065ec:	bdb0      	pop	{r4, r5, r7, pc}
 80065ee:	46c0      	nop			@ (mov r8, r8)
 80065f0:	80002000 	.word	0x80002000

080065f4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80065f4:	b5b0      	push	{r4, r5, r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	000c      	movs	r4, r1
 80065fe:	0010      	movs	r0, r2
 8006600:	0019      	movs	r1, r3
 8006602:	250a      	movs	r5, #10
 8006604:	197b      	adds	r3, r7, r5
 8006606:	1c22      	adds	r2, r4, #0
 8006608:	801a      	strh	r2, [r3, #0]
 800660a:	2308      	movs	r3, #8
 800660c:	18fb      	adds	r3, r7, r3
 800660e:	1c02      	adds	r2, r0, #0
 8006610:	801a      	strh	r2, [r3, #0]
 8006612:	1dbb      	adds	r3, r7, #6
 8006614:	1c0a      	adds	r2, r1, #0
 8006616:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006618:	1dbb      	adds	r3, r7, #6
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	b2da      	uxtb	r2, r3
 800661e:	197b      	adds	r3, r7, r5
 8006620:	8819      	ldrh	r1, [r3, #0]
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	4b23      	ldr	r3, [pc, #140]	@ (80066b4 <I2C_RequestMemoryRead+0xc0>)
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	2300      	movs	r3, #0
 800662a:	f000 fa37 	bl	8006a9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800662e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006630:	6a39      	ldr	r1, [r7, #32]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	0018      	movs	r0, r3
 8006636:	f000 f8af 	bl	8006798 <I2C_WaitOnTXISFlagUntilTimeout>
 800663a:	1e03      	subs	r3, r0, #0
 800663c:	d001      	beq.n	8006642 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e033      	b.n	80066aa <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006642:	1dbb      	adds	r3, r7, #6
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d107      	bne.n	800665a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800664a:	2308      	movs	r3, #8
 800664c:	18fb      	adds	r3, r7, r3
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	b2da      	uxtb	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	629a      	str	r2, [r3, #40]	@ 0x28
 8006658:	e019      	b.n	800668e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800665a:	2308      	movs	r3, #8
 800665c:	18fb      	adds	r3, r7, r3
 800665e:	881b      	ldrh	r3, [r3, #0]
 8006660:	0a1b      	lsrs	r3, r3, #8
 8006662:	b29b      	uxth	r3, r3
 8006664:	b2da      	uxtb	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800666c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800666e:	6a39      	ldr	r1, [r7, #32]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	0018      	movs	r0, r3
 8006674:	f000 f890 	bl	8006798 <I2C_WaitOnTXISFlagUntilTimeout>
 8006678:	1e03      	subs	r3, r0, #0
 800667a:	d001      	beq.n	8006680 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e014      	b.n	80066aa <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006680:	2308      	movs	r3, #8
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	881b      	ldrh	r3, [r3, #0]
 8006686:	b2da      	uxtb	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800668e:	6a3a      	ldr	r2, [r7, #32]
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	0013      	movs	r3, r2
 8006698:	2200      	movs	r2, #0
 800669a:	2140      	movs	r1, #64	@ 0x40
 800669c:	f000 f82e 	bl	80066fc <I2C_WaitOnFlagUntilTimeout>
 80066a0:	1e03      	subs	r3, r0, #0
 80066a2:	d001      	beq.n	80066a8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e000      	b.n	80066aa <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	0018      	movs	r0, r3
 80066ac:	46bd      	mov	sp, r7
 80066ae:	b004      	add	sp, #16
 80066b0:	bdb0      	pop	{r4, r5, r7, pc}
 80066b2:	46c0      	nop			@ (mov r8, r8)
 80066b4:	80002000 	.word	0x80002000

080066b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	2202      	movs	r2, #2
 80066c8:	4013      	ands	r3, r2
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d103      	bne.n	80066d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2200      	movs	r2, #0
 80066d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	2201      	movs	r2, #1
 80066de:	4013      	ands	r3, r2
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d007      	beq.n	80066f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2101      	movs	r1, #1
 80066f0:	430a      	orrs	r2, r1
 80066f2:	619a      	str	r2, [r3, #24]
  }
}
 80066f4:	46c0      	nop			@ (mov r8, r8)
 80066f6:	46bd      	mov	sp, r7
 80066f8:	b002      	add	sp, #8
 80066fa:	bd80      	pop	{r7, pc}

080066fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	603b      	str	r3, [r7, #0]
 8006708:	1dfb      	adds	r3, r7, #7
 800670a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800670c:	e030      	b.n	8006770 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	3301      	adds	r3, #1
 8006712:	d02d      	beq.n	8006770 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006714:	f7fe fde4 	bl	80052e0 <HAL_GetTick>
 8006718:	0002      	movs	r2, r0
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d302      	bcc.n	800672a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d122      	bne.n	8006770 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	699b      	ldr	r3, [r3, #24]
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	4013      	ands	r3, r2
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	425a      	negs	r2, r3
 800673a:	4153      	adcs	r3, r2
 800673c:	b2db      	uxtb	r3, r3
 800673e:	001a      	movs	r2, r3
 8006740:	1dfb      	adds	r3, r7, #7
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d113      	bne.n	8006770 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800674c:	2220      	movs	r2, #32
 800674e:	431a      	orrs	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2241      	movs	r2, #65	@ 0x41
 8006758:	2120      	movs	r1, #32
 800675a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2242      	movs	r2, #66	@ 0x42
 8006760:	2100      	movs	r1, #0
 8006762:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2240      	movs	r2, #64	@ 0x40
 8006768:	2100      	movs	r1, #0
 800676a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e00f      	b.n	8006790 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	4013      	ands	r3, r2
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	425a      	negs	r2, r3
 8006780:	4153      	adcs	r3, r2
 8006782:	b2db      	uxtb	r3, r3
 8006784:	001a      	movs	r2, r3
 8006786:	1dfb      	adds	r3, r7, #7
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	429a      	cmp	r2, r3
 800678c:	d0bf      	beq.n	800670e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800678e:	2300      	movs	r3, #0
}
 8006790:	0018      	movs	r0, r3
 8006792:	46bd      	mov	sp, r7
 8006794:	b004      	add	sp, #16
 8006796:	bd80      	pop	{r7, pc}

08006798 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80067a4:	e032      	b.n	800680c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	68b9      	ldr	r1, [r7, #8]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	0018      	movs	r0, r3
 80067ae:	f000 f87d 	bl	80068ac <I2C_IsErrorOccurred>
 80067b2:	1e03      	subs	r3, r0, #0
 80067b4:	d001      	beq.n	80067ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e030      	b.n	800681c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	3301      	adds	r3, #1
 80067be:	d025      	beq.n	800680c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067c0:	f7fe fd8e 	bl	80052e0 <HAL_GetTick>
 80067c4:	0002      	movs	r2, r0
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	68ba      	ldr	r2, [r7, #8]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d302      	bcc.n	80067d6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d11a      	bne.n	800680c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	2202      	movs	r2, #2
 80067de:	4013      	ands	r3, r2
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d013      	beq.n	800680c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e8:	2220      	movs	r2, #32
 80067ea:	431a      	orrs	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2241      	movs	r2, #65	@ 0x41
 80067f4:	2120      	movs	r1, #32
 80067f6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2242      	movs	r2, #66	@ 0x42
 80067fc:	2100      	movs	r1, #0
 80067fe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2240      	movs	r2, #64	@ 0x40
 8006804:	2100      	movs	r1, #0
 8006806:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e007      	b.n	800681c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2202      	movs	r2, #2
 8006814:	4013      	ands	r3, r2
 8006816:	2b02      	cmp	r3, #2
 8006818:	d1c5      	bne.n	80067a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	0018      	movs	r0, r3
 800681e:	46bd      	mov	sp, r7
 8006820:	b004      	add	sp, #16
 8006822:	bd80      	pop	{r7, pc}

08006824 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006830:	e02f      	b.n	8006892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	0018      	movs	r0, r3
 800683a:	f000 f837 	bl	80068ac <I2C_IsErrorOccurred>
 800683e:	1e03      	subs	r3, r0, #0
 8006840:	d001      	beq.n	8006846 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e02d      	b.n	80068a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006846:	f7fe fd4b 	bl	80052e0 <HAL_GetTick>
 800684a:	0002      	movs	r2, r0
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	429a      	cmp	r2, r3
 8006854:	d302      	bcc.n	800685c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d11a      	bne.n	8006892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	2220      	movs	r2, #32
 8006864:	4013      	ands	r3, r2
 8006866:	2b20      	cmp	r3, #32
 8006868:	d013      	beq.n	8006892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800686e:	2220      	movs	r2, #32
 8006870:	431a      	orrs	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2241      	movs	r2, #65	@ 0x41
 800687a:	2120      	movs	r1, #32
 800687c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2242      	movs	r2, #66	@ 0x42
 8006882:	2100      	movs	r1, #0
 8006884:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2240      	movs	r2, #64	@ 0x40
 800688a:	2100      	movs	r1, #0
 800688c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e007      	b.n	80068a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	2220      	movs	r2, #32
 800689a:	4013      	ands	r3, r2
 800689c:	2b20      	cmp	r3, #32
 800689e:	d1c8      	bne.n	8006832 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	0018      	movs	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	b004      	add	sp, #16
 80068a8:	bd80      	pop	{r7, pc}
	...

080068ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	@ 0x28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068b8:	2327      	movs	r3, #39	@ 0x27
 80068ba:	18fb      	adds	r3, r7, r3
 80068bc:	2200      	movs	r2, #0
 80068be:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	699b      	ldr	r3, [r3, #24]
 80068c6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80068c8:	2300      	movs	r3, #0
 80068ca:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	2210      	movs	r2, #16
 80068d4:	4013      	ands	r3, r2
 80068d6:	d100      	bne.n	80068da <I2C_IsErrorOccurred+0x2e>
 80068d8:	e079      	b.n	80069ce <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2210      	movs	r2, #16
 80068e0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80068e2:	e057      	b.n	8006994 <I2C_IsErrorOccurred+0xe8>
 80068e4:	2227      	movs	r2, #39	@ 0x27
 80068e6:	18bb      	adds	r3, r7, r2
 80068e8:	18ba      	adds	r2, r7, r2
 80068ea:	7812      	ldrb	r2, [r2, #0]
 80068ec:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	3301      	adds	r3, #1
 80068f2:	d04f      	beq.n	8006994 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80068f4:	f7fe fcf4 	bl	80052e0 <HAL_GetTick>
 80068f8:	0002      	movs	r2, r0
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	68ba      	ldr	r2, [r7, #8]
 8006900:	429a      	cmp	r2, r3
 8006902:	d302      	bcc.n	800690a <I2C_IsErrorOccurred+0x5e>
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d144      	bne.n	8006994 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	2380      	movs	r3, #128	@ 0x80
 8006912:	01db      	lsls	r3, r3, #7
 8006914:	4013      	ands	r3, r2
 8006916:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006918:	2013      	movs	r0, #19
 800691a:	183b      	adds	r3, r7, r0
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	2142      	movs	r1, #66	@ 0x42
 8006920:	5c52      	ldrb	r2, [r2, r1]
 8006922:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	699a      	ldr	r2, [r3, #24]
 800692a:	2380      	movs	r3, #128	@ 0x80
 800692c:	021b      	lsls	r3, r3, #8
 800692e:	401a      	ands	r2, r3
 8006930:	2380      	movs	r3, #128	@ 0x80
 8006932:	021b      	lsls	r3, r3, #8
 8006934:	429a      	cmp	r2, r3
 8006936:	d126      	bne.n	8006986 <I2C_IsErrorOccurred+0xda>
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	2380      	movs	r3, #128	@ 0x80
 800693c:	01db      	lsls	r3, r3, #7
 800693e:	429a      	cmp	r2, r3
 8006940:	d021      	beq.n	8006986 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8006942:	183b      	adds	r3, r7, r0
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	2b20      	cmp	r3, #32
 8006948:	d01d      	beq.n	8006986 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2180      	movs	r1, #128	@ 0x80
 8006956:	01c9      	lsls	r1, r1, #7
 8006958:	430a      	orrs	r2, r1
 800695a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800695c:	f7fe fcc0 	bl	80052e0 <HAL_GetTick>
 8006960:	0003      	movs	r3, r0
 8006962:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006964:	e00f      	b.n	8006986 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006966:	f7fe fcbb 	bl	80052e0 <HAL_GetTick>
 800696a:	0002      	movs	r2, r0
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b19      	cmp	r3, #25
 8006972:	d908      	bls.n	8006986 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	2220      	movs	r2, #32
 8006978:	4313      	orrs	r3, r2
 800697a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800697c:	2327      	movs	r3, #39	@ 0x27
 800697e:	18fb      	adds	r3, r7, r3
 8006980:	2201      	movs	r2, #1
 8006982:	701a      	strb	r2, [r3, #0]

              break;
 8006984:	e006      	b.n	8006994 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	2220      	movs	r2, #32
 800698e:	4013      	ands	r3, r2
 8006990:	2b20      	cmp	r3, #32
 8006992:	d1e8      	bne.n	8006966 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	2220      	movs	r2, #32
 800699c:	4013      	ands	r3, r2
 800699e:	2b20      	cmp	r3, #32
 80069a0:	d004      	beq.n	80069ac <I2C_IsErrorOccurred+0x100>
 80069a2:	2327      	movs	r3, #39	@ 0x27
 80069a4:	18fb      	adds	r3, r7, r3
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d09b      	beq.n	80068e4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80069ac:	2327      	movs	r3, #39	@ 0x27
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d103      	bne.n	80069be <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2220      	movs	r2, #32
 80069bc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	2204      	movs	r2, #4
 80069c2:	4313      	orrs	r3, r2
 80069c4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80069c6:	2327      	movs	r3, #39	@ 0x27
 80069c8:	18fb      	adds	r3, r7, r3
 80069ca:	2201      	movs	r2, #1
 80069cc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80069d6:	69ba      	ldr	r2, [r7, #24]
 80069d8:	2380      	movs	r3, #128	@ 0x80
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	4013      	ands	r3, r2
 80069de:	d00c      	beq.n	80069fa <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	2201      	movs	r2, #1
 80069e4:	4313      	orrs	r3, r2
 80069e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2280      	movs	r2, #128	@ 0x80
 80069ee:	0052      	lsls	r2, r2, #1
 80069f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80069f2:	2327      	movs	r3, #39	@ 0x27
 80069f4:	18fb      	adds	r3, r7, r3
 80069f6:	2201      	movs	r2, #1
 80069f8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	2380      	movs	r3, #128	@ 0x80
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	4013      	ands	r3, r2
 8006a02:	d00c      	beq.n	8006a1e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	2208      	movs	r2, #8
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2280      	movs	r2, #128	@ 0x80
 8006a12:	00d2      	lsls	r2, r2, #3
 8006a14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a16:	2327      	movs	r3, #39	@ 0x27
 8006a18:	18fb      	adds	r3, r7, r3
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	2380      	movs	r3, #128	@ 0x80
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4013      	ands	r3, r2
 8006a26:	d00c      	beq.n	8006a42 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a28:	6a3b      	ldr	r3, [r7, #32]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2280      	movs	r2, #128	@ 0x80
 8006a36:	0092      	lsls	r2, r2, #2
 8006a38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a3a:	2327      	movs	r3, #39	@ 0x27
 8006a3c:	18fb      	adds	r3, r7, r3
 8006a3e:	2201      	movs	r2, #1
 8006a40:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006a42:	2327      	movs	r3, #39	@ 0x27
 8006a44:	18fb      	adds	r3, r7, r3
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d01d      	beq.n	8006a88 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	0018      	movs	r0, r3
 8006a50:	f7ff fe32 	bl	80066b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	490e      	ldr	r1, [pc, #56]	@ (8006a98 <I2C_IsErrorOccurred+0x1ec>)
 8006a60:	400a      	ands	r2, r1
 8006a62:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2241      	movs	r2, #65	@ 0x41
 8006a74:	2120      	movs	r1, #32
 8006a76:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2242      	movs	r2, #66	@ 0x42
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2240      	movs	r2, #64	@ 0x40
 8006a84:	2100      	movs	r1, #0
 8006a86:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006a88:	2327      	movs	r3, #39	@ 0x27
 8006a8a:	18fb      	adds	r3, r7, r3
 8006a8c:	781b      	ldrb	r3, [r3, #0]
}
 8006a8e:	0018      	movs	r0, r3
 8006a90:	46bd      	mov	sp, r7
 8006a92:	b00a      	add	sp, #40	@ 0x28
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	46c0      	nop			@ (mov r8, r8)
 8006a98:	fe00e800 	.word	0xfe00e800

08006a9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006a9c:	b590      	push	{r4, r7, lr}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	0008      	movs	r0, r1
 8006aa6:	0011      	movs	r1, r2
 8006aa8:	607b      	str	r3, [r7, #4]
 8006aaa:	240a      	movs	r4, #10
 8006aac:	193b      	adds	r3, r7, r4
 8006aae:	1c02      	adds	r2, r0, #0
 8006ab0:	801a      	strh	r2, [r3, #0]
 8006ab2:	2009      	movs	r0, #9
 8006ab4:	183b      	adds	r3, r7, r0
 8006ab6:	1c0a      	adds	r2, r1, #0
 8006ab8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006aba:	193b      	adds	r3, r7, r4
 8006abc:	881b      	ldrh	r3, [r3, #0]
 8006abe:	059b      	lsls	r3, r3, #22
 8006ac0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ac2:	183b      	adds	r3, r7, r0
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	0419      	lsls	r1, r3, #16
 8006ac8:	23ff      	movs	r3, #255	@ 0xff
 8006aca:	041b      	lsls	r3, r3, #16
 8006acc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ace:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	085b      	lsrs	r3, r3, #1
 8006adc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ae6:	0d51      	lsrs	r1, r2, #21
 8006ae8:	2280      	movs	r2, #128	@ 0x80
 8006aea:	00d2      	lsls	r2, r2, #3
 8006aec:	400a      	ands	r2, r1
 8006aee:	4907      	ldr	r1, [pc, #28]	@ (8006b0c <I2C_TransferConfig+0x70>)
 8006af0:	430a      	orrs	r2, r1
 8006af2:	43d2      	mvns	r2, r2
 8006af4:	401a      	ands	r2, r3
 8006af6:	0011      	movs	r1, r2
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b02:	46c0      	nop			@ (mov r8, r8)
 8006b04:	46bd      	mov	sp, r7
 8006b06:	b007      	add	sp, #28
 8006b08:	bd90      	pop	{r4, r7, pc}
 8006b0a:	46c0      	nop			@ (mov r8, r8)
 8006b0c:	03ff63ff 	.word	0x03ff63ff

08006b10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2241      	movs	r2, #65	@ 0x41
 8006b1e:	5c9b      	ldrb	r3, [r3, r2]
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b20      	cmp	r3, #32
 8006b24:	d138      	bne.n	8006b98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2240      	movs	r2, #64	@ 0x40
 8006b2a:	5c9b      	ldrb	r3, [r3, r2]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d101      	bne.n	8006b34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b30:	2302      	movs	r3, #2
 8006b32:	e032      	b.n	8006b9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2240      	movs	r2, #64	@ 0x40
 8006b38:	2101      	movs	r1, #1
 8006b3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2241      	movs	r2, #65	@ 0x41
 8006b40:	2124      	movs	r1, #36	@ 0x24
 8006b42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2101      	movs	r1, #1
 8006b50:	438a      	bics	r2, r1
 8006b52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4911      	ldr	r1, [pc, #68]	@ (8006ba4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006b60:	400a      	ands	r2, r1
 8006b62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6819      	ldr	r1, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2101      	movs	r1, #1
 8006b80:	430a      	orrs	r2, r1
 8006b82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2241      	movs	r2, #65	@ 0x41
 8006b88:	2120      	movs	r1, #32
 8006b8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2240      	movs	r2, #64	@ 0x40
 8006b90:	2100      	movs	r1, #0
 8006b92:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	e000      	b.n	8006b9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b98:	2302      	movs	r3, #2
  }
}
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	b002      	add	sp, #8
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	46c0      	nop			@ (mov r8, r8)
 8006ba4:	ffffefff 	.word	0xffffefff

08006ba8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2241      	movs	r2, #65	@ 0x41
 8006bb6:	5c9b      	ldrb	r3, [r3, r2]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b20      	cmp	r3, #32
 8006bbc:	d139      	bne.n	8006c32 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2240      	movs	r2, #64	@ 0x40
 8006bc2:	5c9b      	ldrb	r3, [r3, r2]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d101      	bne.n	8006bcc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006bc8:	2302      	movs	r3, #2
 8006bca:	e033      	b.n	8006c34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2240      	movs	r2, #64	@ 0x40
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2241      	movs	r2, #65	@ 0x41
 8006bd8:	2124      	movs	r1, #36	@ 0x24
 8006bda:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2101      	movs	r1, #1
 8006be8:	438a      	bics	r2, r1
 8006bea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4a11      	ldr	r2, [pc, #68]	@ (8006c3c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	021b      	lsls	r3, r3, #8
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2101      	movs	r1, #1
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2241      	movs	r2, #65	@ 0x41
 8006c22:	2120      	movs	r1, #32
 8006c24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2240      	movs	r2, #64	@ 0x40
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e000      	b.n	8006c34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c32:	2302      	movs	r3, #2
  }
}
 8006c34:	0018      	movs	r0, r3
 8006c36:	46bd      	mov	sp, r7
 8006c38:	b004      	add	sp, #16
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	fffff0ff 	.word	0xfffff0ff

08006c40 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e03d      	b.n	8006cce <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a20      	ldr	r2, [pc, #128]	@ (8006cd8 <HAL_IWDG_Init+0x98>)
 8006c58:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8006cdc <HAL_IWDG_Init+0x9c>)
 8006c60:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6852      	ldr	r2, [r2, #4]
 8006c6a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	6892      	ldr	r2, [r2, #8]
 8006c74:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006c76:	f7fe fb33 	bl	80052e0 <HAL_GetTick>
 8006c7a:	0003      	movs	r3, r0
 8006c7c:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c7e:	e00e      	b.n	8006c9e <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006c80:	f7fe fb2e 	bl	80052e0 <HAL_GetTick>
 8006c84:	0002      	movs	r2, r0
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c8c:	d907      	bls.n	8006c9e <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	2207      	movs	r2, #7
 8006c96:	4013      	ands	r3, r2
 8006c98:	d001      	beq.n	8006c9e <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e017      	b.n	8006cce <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	2207      	movs	r2, #7
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	d1ea      	bne.n	8006c80 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	691a      	ldr	r2, [r3, #16]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d005      	beq.n	8006cc4 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	68d2      	ldr	r2, [r2, #12]
 8006cc0:	611a      	str	r2, [r3, #16]
 8006cc2:	e003      	b.n	8006ccc <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a05      	ldr	r2, [pc, #20]	@ (8006ce0 <HAL_IWDG_Init+0xa0>)
 8006cca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	0018      	movs	r0, r3
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	b004      	add	sp, #16
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	46c0      	nop			@ (mov r8, r8)
 8006cd8:	0000cccc 	.word	0x0000cccc
 8006cdc:	00005555 	.word	0x00005555
 8006ce0:	0000aaaa 	.word	0x0000aaaa

08006ce4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a03      	ldr	r2, [pc, #12]	@ (8006d00 <HAL_IWDG_Refresh+0x1c>)
 8006cf2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	0018      	movs	r0, r3
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	b002      	add	sp, #8
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	46c0      	nop			@ (mov r8, r8)
 8006d00:	0000aaaa 	.word	0x0000aaaa

08006d04 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d08:	4b04      	ldr	r3, [pc, #16]	@ (8006d1c <HAL_PWR_EnableBkUpAccess+0x18>)
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	4b03      	ldr	r3, [pc, #12]	@ (8006d1c <HAL_PWR_EnableBkUpAccess+0x18>)
 8006d0e:	2180      	movs	r1, #128	@ 0x80
 8006d10:	0049      	lsls	r1, r1, #1
 8006d12:	430a      	orrs	r2, r1
 8006d14:	601a      	str	r2, [r3, #0]
}
 8006d16:	46c0      	nop			@ (mov r8, r8)
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	40007000 	.word	0x40007000

08006d20 <HAL_PWR_DisableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
  CLEAR_BIT(PWR->CR, PWR_CR_DBP);
 8006d24:	4b04      	ldr	r3, [pc, #16]	@ (8006d38 <HAL_PWR_DisableBkUpAccess+0x18>)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	4b03      	ldr	r3, [pc, #12]	@ (8006d38 <HAL_PWR_DisableBkUpAccess+0x18>)
 8006d2a:	4904      	ldr	r1, [pc, #16]	@ (8006d3c <HAL_PWR_DisableBkUpAccess+0x1c>)
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	601a      	str	r2, [r3, #0]
}
 8006d30:	46c0      	nop			@ (mov r8, r8)
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	40007000 	.word	0x40007000
 8006d3c:	fffffeff 	.word	0xfffffeff

08006d40 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	000a      	movs	r2, r1
 8006d4a:	1cfb      	adds	r3, r7, #3
 8006d4c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8006d52:	4b25      	ldr	r3, [pc, #148]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	2380      	movs	r3, #128	@ 0x80
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8006d5e:	4b23      	ldr	r3, [pc, #140]	@ (8006dec <HAL_PWR_EnterSTOPMode+0xac>)
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	2201      	movs	r2, #1
 8006d64:	4013      	ands	r3, r2
 8006d66:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d008      	beq.n	8006d80 <HAL_PWR_EnterSTOPMode+0x40>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d005      	beq.n	8006d80 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8006d74:	4b1c      	ldr	r3, [pc, #112]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	4b1b      	ldr	r3, [pc, #108]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006d7a:	491d      	ldr	r1, [pc, #116]	@ (8006df0 <HAL_PWR_EnterSTOPMode+0xb0>)
 8006d7c:	400a      	ands	r2, r1
 8006d7e:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8006d80:	4b19      	ldr	r3, [pc, #100]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2203      	movs	r2, #3
 8006d8a:	4393      	bics	r3, r2
 8006d8c:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8006d96:	4b14      	ldr	r3, [pc, #80]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8006d9c:	4b15      	ldr	r3, [pc, #84]	@ (8006df4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006d9e:	691a      	ldr	r2, [r3, #16]
 8006da0:	4b14      	ldr	r3, [pc, #80]	@ (8006df4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006da2:	2104      	movs	r1, #4
 8006da4:	430a      	orrs	r2, r1
 8006da6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8006da8:	1cfb      	adds	r3, r7, #3
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006db0:	bf30      	wfi
 8006db2:	e002      	b.n	8006dba <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006db4:	bf40      	sev
    __WFE();
 8006db6:	bf20      	wfe
    __WFE();
 8006db8:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8006dba:	4b0e      	ldr	r3, [pc, #56]	@ (8006df4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006dbc:	691a      	ldr	r2, [r3, #16]
 8006dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006df4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006dc0:	2104      	movs	r1, #4
 8006dc2:	438a      	bics	r2, r1
 8006dc4:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d009      	beq.n	8006de0 <HAL_PWR_EnterSTOPMode+0xa0>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d006      	beq.n	8006de0 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8006dd2:	4b05      	ldr	r3, [pc, #20]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	4b04      	ldr	r3, [pc, #16]	@ (8006de8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8006dd8:	2180      	movs	r1, #128	@ 0x80
 8006dda:	0089      	lsls	r1, r1, #2
 8006ddc:	430a      	orrs	r2, r1
 8006dde:	601a      	str	r2, [r3, #0]
  }
}
 8006de0:	46c0      	nop			@ (mov r8, r8)
 8006de2:	46bd      	mov	sp, r7
 8006de4:	b006      	add	sp, #24
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40007000 	.word	0x40007000
 8006dec:	40010000 	.word	0x40010000
 8006df0:	fffffdff 	.word	0xfffffdff
 8006df4:	e000ed00 	.word	0xe000ed00

08006df8 <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8006dfc:	4b04      	ldr	r3, [pc, #16]	@ (8006e10 <HAL_PWREx_EnableFastWakeUp+0x18>)
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	4b03      	ldr	r3, [pc, #12]	@ (8006e10 <HAL_PWREx_EnableFastWakeUp+0x18>)
 8006e02:	2180      	movs	r1, #128	@ 0x80
 8006e04:	00c9      	lsls	r1, r1, #3
 8006e06:	430a      	orrs	r2, r1
 8006e08:	601a      	str	r2, [r3, #0]
}
 8006e0a:	46c0      	nop			@ (mov r8, r8)
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	40007000 	.word	0x40007000

08006e14 <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8006e18:	4b04      	ldr	r3, [pc, #16]	@ (8006e2c <HAL_PWREx_EnableUltraLowPower+0x18>)
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	4b03      	ldr	r3, [pc, #12]	@ (8006e2c <HAL_PWREx_EnableUltraLowPower+0x18>)
 8006e1e:	2180      	movs	r1, #128	@ 0x80
 8006e20:	0089      	lsls	r1, r1, #2
 8006e22:	430a      	orrs	r2, r1
 8006e24:	601a      	str	r2, [r3, #0]
}
 8006e26:	46c0      	nop			@ (mov r8, r8)
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	40007000 	.word	0x40007000

08006e30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e30:	b5b0      	push	{r4, r5, r7, lr}
 8006e32:	b08a      	sub	sp, #40	@ 0x28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d102      	bne.n	8006e44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f000 fb6c 	bl	800751c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e44:	4bc8      	ldr	r3, [pc, #800]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	220c      	movs	r2, #12
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e4e:	4bc6      	ldr	r3, [pc, #792]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006e50:	68da      	ldr	r2, [r3, #12]
 8006e52:	2380      	movs	r3, #128	@ 0x80
 8006e54:	025b      	lsls	r3, r3, #9
 8006e56:	4013      	ands	r3, r2
 8006e58:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	4013      	ands	r3, r2
 8006e62:	d100      	bne.n	8006e66 <HAL_RCC_OscConfig+0x36>
 8006e64:	e07d      	b.n	8006f62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d007      	beq.n	8006e7c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	2b0c      	cmp	r3, #12
 8006e70:	d112      	bne.n	8006e98 <HAL_RCC_OscConfig+0x68>
 8006e72:	69ba      	ldr	r2, [r7, #24]
 8006e74:	2380      	movs	r3, #128	@ 0x80
 8006e76:	025b      	lsls	r3, r3, #9
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d10d      	bne.n	8006e98 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e7c:	4bba      	ldr	r3, [pc, #744]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	2380      	movs	r3, #128	@ 0x80
 8006e82:	029b      	lsls	r3, r3, #10
 8006e84:	4013      	ands	r3, r2
 8006e86:	d100      	bne.n	8006e8a <HAL_RCC_OscConfig+0x5a>
 8006e88:	e06a      	b.n	8006f60 <HAL_RCC_OscConfig+0x130>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d166      	bne.n	8006f60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	f000 fb42 	bl	800751c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	2380      	movs	r3, #128	@ 0x80
 8006e9e:	025b      	lsls	r3, r3, #9
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d107      	bne.n	8006eb4 <HAL_RCC_OscConfig+0x84>
 8006ea4:	4bb0      	ldr	r3, [pc, #704]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	4baf      	ldr	r3, [pc, #700]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006eaa:	2180      	movs	r1, #128	@ 0x80
 8006eac:	0249      	lsls	r1, r1, #9
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	601a      	str	r2, [r3, #0]
 8006eb2:	e027      	b.n	8006f04 <HAL_RCC_OscConfig+0xd4>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	23a0      	movs	r3, #160	@ 0xa0
 8006eba:	02db      	lsls	r3, r3, #11
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d10e      	bne.n	8006ede <HAL_RCC_OscConfig+0xae>
 8006ec0:	4ba9      	ldr	r3, [pc, #676]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	4ba8      	ldr	r3, [pc, #672]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ec6:	2180      	movs	r1, #128	@ 0x80
 8006ec8:	02c9      	lsls	r1, r1, #11
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	4ba6      	ldr	r3, [pc, #664]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	4ba5      	ldr	r3, [pc, #660]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ed4:	2180      	movs	r1, #128	@ 0x80
 8006ed6:	0249      	lsls	r1, r1, #9
 8006ed8:	430a      	orrs	r2, r1
 8006eda:	601a      	str	r2, [r3, #0]
 8006edc:	e012      	b.n	8006f04 <HAL_RCC_OscConfig+0xd4>
 8006ede:	4ba2      	ldr	r3, [pc, #648]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	4ba1      	ldr	r3, [pc, #644]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006ee4:	49a1      	ldr	r1, [pc, #644]	@ (800716c <HAL_RCC_OscConfig+0x33c>)
 8006ee6:	400a      	ands	r2, r1
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	4b9f      	ldr	r3, [pc, #636]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	2380      	movs	r3, #128	@ 0x80
 8006ef0:	025b      	lsls	r3, r3, #9
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	4b9b      	ldr	r3, [pc, #620]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	4b9a      	ldr	r3, [pc, #616]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006efe:	499c      	ldr	r1, [pc, #624]	@ (8007170 <HAL_RCC_OscConfig+0x340>)
 8006f00:	400a      	ands	r2, r1
 8006f02:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d014      	beq.n	8006f36 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f0c:	f7fe f9e8 	bl	80052e0 <HAL_GetTick>
 8006f10:	0003      	movs	r3, r0
 8006f12:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006f14:	e008      	b.n	8006f28 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f16:	f7fe f9e3 	bl	80052e0 <HAL_GetTick>
 8006f1a:	0002      	movs	r2, r0
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	2b64      	cmp	r3, #100	@ 0x64
 8006f22:	d901      	bls.n	8006f28 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e2f9      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006f28:	4b8f      	ldr	r3, [pc, #572]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	2380      	movs	r3, #128	@ 0x80
 8006f2e:	029b      	lsls	r3, r3, #10
 8006f30:	4013      	ands	r3, r2
 8006f32:	d0f0      	beq.n	8006f16 <HAL_RCC_OscConfig+0xe6>
 8006f34:	e015      	b.n	8006f62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f36:	f7fe f9d3 	bl	80052e0 <HAL_GetTick>
 8006f3a:	0003      	movs	r3, r0
 8006f3c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006f3e:	e008      	b.n	8006f52 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f40:	f7fe f9ce 	bl	80052e0 <HAL_GetTick>
 8006f44:	0002      	movs	r2, r0
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b64      	cmp	r3, #100	@ 0x64
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e2e4      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006f52:	4b85      	ldr	r3, [pc, #532]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	2380      	movs	r3, #128	@ 0x80
 8006f58:	029b      	lsls	r3, r3, #10
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	d1f0      	bne.n	8006f40 <HAL_RCC_OscConfig+0x110>
 8006f5e:	e000      	b.n	8006f62 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f60:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2202      	movs	r2, #2
 8006f68:	4013      	ands	r3, r2
 8006f6a:	d100      	bne.n	8006f6e <HAL_RCC_OscConfig+0x13e>
 8006f6c:	e099      	b.n	80070a2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f76:	2220      	movs	r2, #32
 8006f78:	4013      	ands	r3, r2
 8006f7a:	d009      	beq.n	8006f90 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8006f7c:	4b7a      	ldr	r3, [pc, #488]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	4b79      	ldr	r3, [pc, #484]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006f82:	2120      	movs	r1, #32
 8006f84:	430a      	orrs	r2, r1
 8006f86:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	4393      	bics	r3, r2
 8006f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d005      	beq.n	8006fa2 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	2b0c      	cmp	r3, #12
 8006f9a:	d13e      	bne.n	800701a <HAL_RCC_OscConfig+0x1ea>
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d13b      	bne.n	800701a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006fa2:	4b71      	ldr	r3, [pc, #452]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2204      	movs	r2, #4
 8006fa8:	4013      	ands	r3, r2
 8006faa:	d004      	beq.n	8006fb6 <HAL_RCC_OscConfig+0x186>
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e2b2      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fb6:	4b6c      	ldr	r3, [pc, #432]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	4a6e      	ldr	r2, [pc, #440]	@ (8007174 <HAL_RCC_OscConfig+0x344>)
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	0019      	movs	r1, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	021a      	lsls	r2, r3, #8
 8006fc6:	4b68      	ldr	r3, [pc, #416]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006fcc:	4b66      	ldr	r3, [pc, #408]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2209      	movs	r2, #9
 8006fd2:	4393      	bics	r3, r2
 8006fd4:	0019      	movs	r1, r3
 8006fd6:	4b64      	ldr	r3, [pc, #400]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006fde:	f000 fbeb 	bl	80077b8 <HAL_RCC_GetSysClockFreq>
 8006fe2:	0001      	movs	r1, r0
 8006fe4:	4b60      	ldr	r3, [pc, #384]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	091b      	lsrs	r3, r3, #4
 8006fea:	220f      	movs	r2, #15
 8006fec:	4013      	ands	r3, r2
 8006fee:	4a62      	ldr	r2, [pc, #392]	@ (8007178 <HAL_RCC_OscConfig+0x348>)
 8006ff0:	5cd3      	ldrb	r3, [r2, r3]
 8006ff2:	000a      	movs	r2, r1
 8006ff4:	40da      	lsrs	r2, r3
 8006ff6:	4b61      	ldr	r3, [pc, #388]	@ (800717c <HAL_RCC_OscConfig+0x34c>)
 8006ff8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006ffa:	4b61      	ldr	r3, [pc, #388]	@ (8007180 <HAL_RCC_OscConfig+0x350>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2513      	movs	r5, #19
 8007000:	197c      	adds	r4, r7, r5
 8007002:	0018      	movs	r0, r3
 8007004:	f7fe f926 	bl	8005254 <HAL_InitTick>
 8007008:	0003      	movs	r3, r0
 800700a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800700c:	197b      	adds	r3, r7, r5
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d046      	beq.n	80070a2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8007014:	197b      	adds	r3, r7, r5
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	e280      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701c:	2b00      	cmp	r3, #0
 800701e:	d027      	beq.n	8007070 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007020:	4b51      	ldr	r3, [pc, #324]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2209      	movs	r2, #9
 8007026:	4393      	bics	r3, r2
 8007028:	0019      	movs	r1, r3
 800702a:	4b4f      	ldr	r3, [pc, #316]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 800702c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800702e:	430a      	orrs	r2, r1
 8007030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007032:	f7fe f955 	bl	80052e0 <HAL_GetTick>
 8007036:	0003      	movs	r3, r0
 8007038:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800703a:	e008      	b.n	800704e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800703c:	f7fe f950 	bl	80052e0 <HAL_GetTick>
 8007040:	0002      	movs	r2, r0
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	2b02      	cmp	r3, #2
 8007048:	d901      	bls.n	800704e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e266      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800704e:	4b46      	ldr	r3, [pc, #280]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	2204      	movs	r2, #4
 8007054:	4013      	ands	r3, r2
 8007056:	d0f1      	beq.n	800703c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007058:	4b43      	ldr	r3, [pc, #268]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4a45      	ldr	r2, [pc, #276]	@ (8007174 <HAL_RCC_OscConfig+0x344>)
 800705e:	4013      	ands	r3, r2
 8007060:	0019      	movs	r1, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	021a      	lsls	r2, r3, #8
 8007068:	4b3f      	ldr	r3, [pc, #252]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 800706a:	430a      	orrs	r2, r1
 800706c:	605a      	str	r2, [r3, #4]
 800706e:	e018      	b.n	80070a2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007070:	4b3d      	ldr	r3, [pc, #244]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	4b3c      	ldr	r3, [pc, #240]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007076:	2101      	movs	r1, #1
 8007078:	438a      	bics	r2, r1
 800707a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800707c:	f7fe f930 	bl	80052e0 <HAL_GetTick>
 8007080:	0003      	movs	r3, r0
 8007082:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007084:	e008      	b.n	8007098 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007086:	f7fe f92b 	bl	80052e0 <HAL_GetTick>
 800708a:	0002      	movs	r2, r0
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d901      	bls.n	8007098 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	e241      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007098:	4b33      	ldr	r3, [pc, #204]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2204      	movs	r2, #4
 800709e:	4013      	ands	r3, r2
 80070a0:	d1f1      	bne.n	8007086 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2210      	movs	r2, #16
 80070a8:	4013      	ands	r3, r2
 80070aa:	d100      	bne.n	80070ae <HAL_RCC_OscConfig+0x27e>
 80070ac:	e0a1      	b.n	80071f2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d140      	bne.n	8007136 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80070b4:	4b2c      	ldr	r3, [pc, #176]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	2380      	movs	r3, #128	@ 0x80
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	4013      	ands	r3, r2
 80070be:	d005      	beq.n	80070cc <HAL_RCC_OscConfig+0x29c>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d101      	bne.n	80070cc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e227      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80070cc:	4b26      	ldr	r3, [pc, #152]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007184 <HAL_RCC_OscConfig+0x354>)
 80070d2:	4013      	ands	r3, r2
 80070d4:	0019      	movs	r1, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a1a      	ldr	r2, [r3, #32]
 80070da:	4b23      	ldr	r3, [pc, #140]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 80070dc:	430a      	orrs	r2, r1
 80070de:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80070e0:	4b21      	ldr	r3, [pc, #132]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	0a19      	lsrs	r1, r3, #8
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	061a      	lsls	r2, r3, #24
 80070ee:	4b1e      	ldr	r3, [pc, #120]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 80070f0:	430a      	orrs	r2, r1
 80070f2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	0b5b      	lsrs	r3, r3, #13
 80070fa:	3301      	adds	r3, #1
 80070fc:	2280      	movs	r2, #128	@ 0x80
 80070fe:	0212      	lsls	r2, r2, #8
 8007100:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007102:	4b19      	ldr	r3, [pc, #100]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	091b      	lsrs	r3, r3, #4
 8007108:	210f      	movs	r1, #15
 800710a:	400b      	ands	r3, r1
 800710c:	491a      	ldr	r1, [pc, #104]	@ (8007178 <HAL_RCC_OscConfig+0x348>)
 800710e:	5ccb      	ldrb	r3, [r1, r3]
 8007110:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007112:	4b1a      	ldr	r3, [pc, #104]	@ (800717c <HAL_RCC_OscConfig+0x34c>)
 8007114:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8007116:	4b1a      	ldr	r3, [pc, #104]	@ (8007180 <HAL_RCC_OscConfig+0x350>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2513      	movs	r5, #19
 800711c:	197c      	adds	r4, r7, r5
 800711e:	0018      	movs	r0, r3
 8007120:	f7fe f898 	bl	8005254 <HAL_InitTick>
 8007124:	0003      	movs	r3, r0
 8007126:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007128:	197b      	adds	r3, r7, r5
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d060      	beq.n	80071f2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8007130:	197b      	adds	r3, r7, r5
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	e1f2      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d03f      	beq.n	80071be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800713e:	4b0a      	ldr	r3, [pc, #40]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	4b09      	ldr	r3, [pc, #36]	@ (8007168 <HAL_RCC_OscConfig+0x338>)
 8007144:	2180      	movs	r1, #128	@ 0x80
 8007146:	0049      	lsls	r1, r1, #1
 8007148:	430a      	orrs	r2, r1
 800714a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800714c:	f7fe f8c8 	bl	80052e0 <HAL_GetTick>
 8007150:	0003      	movs	r3, r0
 8007152:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007154:	e018      	b.n	8007188 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007156:	f7fe f8c3 	bl	80052e0 <HAL_GetTick>
 800715a:	0002      	movs	r2, r0
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	2b02      	cmp	r3, #2
 8007162:	d911      	bls.n	8007188 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e1d9      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
 8007168:	40021000 	.word	0x40021000
 800716c:	fffeffff 	.word	0xfffeffff
 8007170:	fffbffff 	.word	0xfffbffff
 8007174:	ffffe0ff 	.word	0xffffe0ff
 8007178:	0800c770 	.word	0x0800c770
 800717c:	20000000 	.word	0x20000000
 8007180:	20000004 	.word	0x20000004
 8007184:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007188:	4bc9      	ldr	r3, [pc, #804]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	2380      	movs	r3, #128	@ 0x80
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4013      	ands	r3, r2
 8007192:	d0e0      	beq.n	8007156 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007194:	4bc6      	ldr	r3, [pc, #792]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	4ac6      	ldr	r2, [pc, #792]	@ (80074b4 <HAL_RCC_OscConfig+0x684>)
 800719a:	4013      	ands	r3, r2
 800719c:	0019      	movs	r1, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1a      	ldr	r2, [r3, #32]
 80071a2:	4bc3      	ldr	r3, [pc, #780]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071a4:	430a      	orrs	r2, r1
 80071a6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071a8:	4bc1      	ldr	r3, [pc, #772]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	021b      	lsls	r3, r3, #8
 80071ae:	0a19      	lsrs	r1, r3, #8
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	061a      	lsls	r2, r3, #24
 80071b6:	4bbe      	ldr	r3, [pc, #760]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071b8:	430a      	orrs	r2, r1
 80071ba:	605a      	str	r2, [r3, #4]
 80071bc:	e019      	b.n	80071f2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80071be:	4bbc      	ldr	r3, [pc, #752]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	4bbb      	ldr	r3, [pc, #748]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071c4:	49bc      	ldr	r1, [pc, #752]	@ (80074b8 <HAL_RCC_OscConfig+0x688>)
 80071c6:	400a      	ands	r2, r1
 80071c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071ca:	f7fe f889 	bl	80052e0 <HAL_GetTick>
 80071ce:	0003      	movs	r3, r0
 80071d0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80071d2:	e008      	b.n	80071e6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80071d4:	f7fe f884 	bl	80052e0 <HAL_GetTick>
 80071d8:	0002      	movs	r2, r0
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d901      	bls.n	80071e6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80071e2:	2303      	movs	r3, #3
 80071e4:	e19a      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80071e6:	4bb2      	ldr	r3, [pc, #712]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	2380      	movs	r3, #128	@ 0x80
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4013      	ands	r3, r2
 80071f0:	d1f0      	bne.n	80071d4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2208      	movs	r2, #8
 80071f8:	4013      	ands	r3, r2
 80071fa:	d036      	beq.n	800726a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	695b      	ldr	r3, [r3, #20]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d019      	beq.n	8007238 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007204:	4baa      	ldr	r3, [pc, #680]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007206:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007208:	4ba9      	ldr	r3, [pc, #676]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800720a:	2101      	movs	r1, #1
 800720c:	430a      	orrs	r2, r1
 800720e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007210:	f7fe f866 	bl	80052e0 <HAL_GetTick>
 8007214:	0003      	movs	r3, r0
 8007216:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007218:	e008      	b.n	800722c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800721a:	f7fe f861 	bl	80052e0 <HAL_GetTick>
 800721e:	0002      	movs	r2, r0
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	2b02      	cmp	r3, #2
 8007226:	d901      	bls.n	800722c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e177      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800722c:	4ba0      	ldr	r3, [pc, #640]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800722e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007230:	2202      	movs	r2, #2
 8007232:	4013      	ands	r3, r2
 8007234:	d0f1      	beq.n	800721a <HAL_RCC_OscConfig+0x3ea>
 8007236:	e018      	b.n	800726a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007238:	4b9d      	ldr	r3, [pc, #628]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800723a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800723c:	4b9c      	ldr	r3, [pc, #624]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800723e:	2101      	movs	r1, #1
 8007240:	438a      	bics	r2, r1
 8007242:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007244:	f7fe f84c 	bl	80052e0 <HAL_GetTick>
 8007248:	0003      	movs	r3, r0
 800724a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800724e:	f7fe f847 	bl	80052e0 <HAL_GetTick>
 8007252:	0002      	movs	r2, r0
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e15d      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007260:	4b93      	ldr	r3, [pc, #588]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007264:	2202      	movs	r2, #2
 8007266:	4013      	ands	r3, r2
 8007268:	d1f1      	bne.n	800724e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2204      	movs	r2, #4
 8007270:	4013      	ands	r3, r2
 8007272:	d100      	bne.n	8007276 <HAL_RCC_OscConfig+0x446>
 8007274:	e0ae      	b.n	80073d4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007276:	2023      	movs	r0, #35	@ 0x23
 8007278:	183b      	adds	r3, r7, r0
 800727a:	2200      	movs	r2, #0
 800727c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800727e:	4b8c      	ldr	r3, [pc, #560]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007280:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007282:	2380      	movs	r3, #128	@ 0x80
 8007284:	055b      	lsls	r3, r3, #21
 8007286:	4013      	ands	r3, r2
 8007288:	d109      	bne.n	800729e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800728a:	4b89      	ldr	r3, [pc, #548]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800728c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800728e:	4b88      	ldr	r3, [pc, #544]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007290:	2180      	movs	r1, #128	@ 0x80
 8007292:	0549      	lsls	r1, r1, #21
 8007294:	430a      	orrs	r2, r1
 8007296:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8007298:	183b      	adds	r3, r7, r0
 800729a:	2201      	movs	r2, #1
 800729c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800729e:	4b87      	ldr	r3, [pc, #540]	@ (80074bc <HAL_RCC_OscConfig+0x68c>)
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	2380      	movs	r3, #128	@ 0x80
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	4013      	ands	r3, r2
 80072a8:	d11a      	bne.n	80072e0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072aa:	4b84      	ldr	r3, [pc, #528]	@ (80074bc <HAL_RCC_OscConfig+0x68c>)
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	4b83      	ldr	r3, [pc, #524]	@ (80074bc <HAL_RCC_OscConfig+0x68c>)
 80072b0:	2180      	movs	r1, #128	@ 0x80
 80072b2:	0049      	lsls	r1, r1, #1
 80072b4:	430a      	orrs	r2, r1
 80072b6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072b8:	f7fe f812 	bl	80052e0 <HAL_GetTick>
 80072bc:	0003      	movs	r3, r0
 80072be:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072c0:	e008      	b.n	80072d4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072c2:	f7fe f80d 	bl	80052e0 <HAL_GetTick>
 80072c6:	0002      	movs	r2, r0
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	1ad3      	subs	r3, r2, r3
 80072cc:	2b64      	cmp	r3, #100	@ 0x64
 80072ce:	d901      	bls.n	80072d4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e123      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072d4:	4b79      	ldr	r3, [pc, #484]	@ (80074bc <HAL_RCC_OscConfig+0x68c>)
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	2380      	movs	r3, #128	@ 0x80
 80072da:	005b      	lsls	r3, r3, #1
 80072dc:	4013      	ands	r3, r2
 80072de:	d0f0      	beq.n	80072c2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	2380      	movs	r3, #128	@ 0x80
 80072e6:	005b      	lsls	r3, r3, #1
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d107      	bne.n	80072fc <HAL_RCC_OscConfig+0x4cc>
 80072ec:	4b70      	ldr	r3, [pc, #448]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80072ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80072f0:	4b6f      	ldr	r3, [pc, #444]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80072f2:	2180      	movs	r1, #128	@ 0x80
 80072f4:	0049      	lsls	r1, r1, #1
 80072f6:	430a      	orrs	r2, r1
 80072f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80072fa:	e031      	b.n	8007360 <HAL_RCC_OscConfig+0x530>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10c      	bne.n	800731e <HAL_RCC_OscConfig+0x4ee>
 8007304:	4b6a      	ldr	r3, [pc, #424]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007306:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007308:	4b69      	ldr	r3, [pc, #420]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800730a:	496b      	ldr	r1, [pc, #428]	@ (80074b8 <HAL_RCC_OscConfig+0x688>)
 800730c:	400a      	ands	r2, r1
 800730e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007310:	4b67      	ldr	r3, [pc, #412]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007312:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007314:	4b66      	ldr	r3, [pc, #408]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007316:	496a      	ldr	r1, [pc, #424]	@ (80074c0 <HAL_RCC_OscConfig+0x690>)
 8007318:	400a      	ands	r2, r1
 800731a:	651a      	str	r2, [r3, #80]	@ 0x50
 800731c:	e020      	b.n	8007360 <HAL_RCC_OscConfig+0x530>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	689a      	ldr	r2, [r3, #8]
 8007322:	23a0      	movs	r3, #160	@ 0xa0
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	429a      	cmp	r2, r3
 8007328:	d10e      	bne.n	8007348 <HAL_RCC_OscConfig+0x518>
 800732a:	4b61      	ldr	r3, [pc, #388]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800732c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800732e:	4b60      	ldr	r3, [pc, #384]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007330:	2180      	movs	r1, #128	@ 0x80
 8007332:	00c9      	lsls	r1, r1, #3
 8007334:	430a      	orrs	r2, r1
 8007336:	651a      	str	r2, [r3, #80]	@ 0x50
 8007338:	4b5d      	ldr	r3, [pc, #372]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800733a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800733c:	4b5c      	ldr	r3, [pc, #368]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800733e:	2180      	movs	r1, #128	@ 0x80
 8007340:	0049      	lsls	r1, r1, #1
 8007342:	430a      	orrs	r2, r1
 8007344:	651a      	str	r2, [r3, #80]	@ 0x50
 8007346:	e00b      	b.n	8007360 <HAL_RCC_OscConfig+0x530>
 8007348:	4b59      	ldr	r3, [pc, #356]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800734a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800734c:	4b58      	ldr	r3, [pc, #352]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800734e:	495a      	ldr	r1, [pc, #360]	@ (80074b8 <HAL_RCC_OscConfig+0x688>)
 8007350:	400a      	ands	r2, r1
 8007352:	651a      	str	r2, [r3, #80]	@ 0x50
 8007354:	4b56      	ldr	r3, [pc, #344]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007356:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007358:	4b55      	ldr	r3, [pc, #340]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800735a:	4959      	ldr	r1, [pc, #356]	@ (80074c0 <HAL_RCC_OscConfig+0x690>)
 800735c:	400a      	ands	r2, r1
 800735e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d015      	beq.n	8007394 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007368:	f7fd ffba 	bl	80052e0 <HAL_GetTick>
 800736c:	0003      	movs	r3, r0
 800736e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007370:	e009      	b.n	8007386 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007372:	f7fd ffb5 	bl	80052e0 <HAL_GetTick>
 8007376:	0002      	movs	r2, r0
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	4a51      	ldr	r2, [pc, #324]	@ (80074c4 <HAL_RCC_OscConfig+0x694>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d901      	bls.n	8007386 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e0ca      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007386:	4b4a      	ldr	r3, [pc, #296]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007388:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800738a:	2380      	movs	r3, #128	@ 0x80
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4013      	ands	r3, r2
 8007390:	d0ef      	beq.n	8007372 <HAL_RCC_OscConfig+0x542>
 8007392:	e014      	b.n	80073be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007394:	f7fd ffa4 	bl	80052e0 <HAL_GetTick>
 8007398:	0003      	movs	r3, r0
 800739a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800739c:	e009      	b.n	80073b2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800739e:	f7fd ff9f 	bl	80052e0 <HAL_GetTick>
 80073a2:	0002      	movs	r2, r0
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	4a46      	ldr	r2, [pc, #280]	@ (80074c4 <HAL_RCC_OscConfig+0x694>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d901      	bls.n	80073b2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e0b4      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80073b2:	4b3f      	ldr	r3, [pc, #252]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80073b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073b6:	2380      	movs	r3, #128	@ 0x80
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4013      	ands	r3, r2
 80073bc:	d1ef      	bne.n	800739e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80073be:	2323      	movs	r3, #35	@ 0x23
 80073c0:	18fb      	adds	r3, r7, r3
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d105      	bne.n	80073d4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073c8:	4b39      	ldr	r3, [pc, #228]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80073ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073cc:	4b38      	ldr	r3, [pc, #224]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80073ce:	493e      	ldr	r1, [pc, #248]	@ (80074c8 <HAL_RCC_OscConfig+0x698>)
 80073d0:	400a      	ands	r2, r1
 80073d2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d100      	bne.n	80073de <HAL_RCC_OscConfig+0x5ae>
 80073dc:	e09d      	b.n	800751a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	2b0c      	cmp	r3, #12
 80073e2:	d100      	bne.n	80073e6 <HAL_RCC_OscConfig+0x5b6>
 80073e4:	e076      	b.n	80074d4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d145      	bne.n	800747a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073ee:	4b30      	ldr	r3, [pc, #192]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4b2f      	ldr	r3, [pc, #188]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80073f4:	4935      	ldr	r1, [pc, #212]	@ (80074cc <HAL_RCC_OscConfig+0x69c>)
 80073f6:	400a      	ands	r2, r1
 80073f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073fa:	f7fd ff71 	bl	80052e0 <HAL_GetTick>
 80073fe:	0003      	movs	r3, r0
 8007400:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007404:	f7fd ff6c 	bl	80052e0 <HAL_GetTick>
 8007408:	0002      	movs	r2, r0
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e082      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007416:	4b26      	ldr	r3, [pc, #152]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	2380      	movs	r3, #128	@ 0x80
 800741c:	049b      	lsls	r3, r3, #18
 800741e:	4013      	ands	r3, r2
 8007420:	d1f0      	bne.n	8007404 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007422:	4b23      	ldr	r3, [pc, #140]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	4a2a      	ldr	r2, [pc, #168]	@ (80074d0 <HAL_RCC_OscConfig+0x6a0>)
 8007428:	4013      	ands	r3, r2
 800742a:	0019      	movs	r1, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007434:	431a      	orrs	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743a:	431a      	orrs	r2, r3
 800743c:	4b1c      	ldr	r3, [pc, #112]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800743e:	430a      	orrs	r2, r1
 8007440:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007442:	4b1b      	ldr	r3, [pc, #108]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4b1a      	ldr	r3, [pc, #104]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007448:	2180      	movs	r1, #128	@ 0x80
 800744a:	0449      	lsls	r1, r1, #17
 800744c:	430a      	orrs	r2, r1
 800744e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007450:	f7fd ff46 	bl	80052e0 <HAL_GetTick>
 8007454:	0003      	movs	r3, r0
 8007456:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007458:	e008      	b.n	800746c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800745a:	f7fd ff41 	bl	80052e0 <HAL_GetTick>
 800745e:	0002      	movs	r2, r0
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e057      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800746c:	4b10      	ldr	r3, [pc, #64]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	2380      	movs	r3, #128	@ 0x80
 8007472:	049b      	lsls	r3, r3, #18
 8007474:	4013      	ands	r3, r2
 8007476:	d0f0      	beq.n	800745a <HAL_RCC_OscConfig+0x62a>
 8007478:	e04f      	b.n	800751a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800747a:	4b0d      	ldr	r3, [pc, #52]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	4b0c      	ldr	r3, [pc, #48]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 8007480:	4912      	ldr	r1, [pc, #72]	@ (80074cc <HAL_RCC_OscConfig+0x69c>)
 8007482:	400a      	ands	r2, r1
 8007484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007486:	f7fd ff2b 	bl	80052e0 <HAL_GetTick>
 800748a:	0003      	movs	r3, r0
 800748c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800748e:	e008      	b.n	80074a2 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007490:	f7fd ff26 	bl	80052e0 <HAL_GetTick>
 8007494:	0002      	movs	r2, r0
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b02      	cmp	r3, #2
 800749c:	d901      	bls.n	80074a2 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e03c      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80074a2:	4b03      	ldr	r3, [pc, #12]	@ (80074b0 <HAL_RCC_OscConfig+0x680>)
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	2380      	movs	r3, #128	@ 0x80
 80074a8:	049b      	lsls	r3, r3, #18
 80074aa:	4013      	ands	r3, r2
 80074ac:	d1f0      	bne.n	8007490 <HAL_RCC_OscConfig+0x660>
 80074ae:	e034      	b.n	800751a <HAL_RCC_OscConfig+0x6ea>
 80074b0:	40021000 	.word	0x40021000
 80074b4:	ffff1fff 	.word	0xffff1fff
 80074b8:	fffffeff 	.word	0xfffffeff
 80074bc:	40007000 	.word	0x40007000
 80074c0:	fffffbff 	.word	0xfffffbff
 80074c4:	00001388 	.word	0x00001388
 80074c8:	efffffff 	.word	0xefffffff
 80074cc:	feffffff 	.word	0xfeffffff
 80074d0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d101      	bne.n	80074e0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e01d      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80074e0:	4b10      	ldr	r3, [pc, #64]	@ (8007524 <HAL_RCC_OscConfig+0x6f4>)
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	2380      	movs	r3, #128	@ 0x80
 80074ea:	025b      	lsls	r3, r3, #9
 80074ec:	401a      	ands	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d10f      	bne.n	8007516 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80074f6:	69ba      	ldr	r2, [r7, #24]
 80074f8:	23f0      	movs	r3, #240	@ 0xf0
 80074fa:	039b      	lsls	r3, r3, #14
 80074fc:	401a      	ands	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007502:	429a      	cmp	r2, r3
 8007504:	d107      	bne.n	8007516 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	23c0      	movs	r3, #192	@ 0xc0
 800750a:	041b      	lsls	r3, r3, #16
 800750c:	401a      	ands	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007512:	429a      	cmp	r2, r3
 8007514:	d001      	beq.n	800751a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e000      	b.n	800751c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	0018      	movs	r0, r3
 800751e:	46bd      	mov	sp, r7
 8007520:	b00a      	add	sp, #40	@ 0x28
 8007522:	bdb0      	pop	{r4, r5, r7, pc}
 8007524:	40021000 	.word	0x40021000

08007528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007528:	b5b0      	push	{r4, r5, r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d101      	bne.n	800753c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e128      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800753c:	4b96      	ldr	r3, [pc, #600]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2201      	movs	r2, #1
 8007542:	4013      	ands	r3, r2
 8007544:	683a      	ldr	r2, [r7, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d91e      	bls.n	8007588 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800754a:	4b93      	ldr	r3, [pc, #588]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2201      	movs	r2, #1
 8007550:	4393      	bics	r3, r2
 8007552:	0019      	movs	r1, r3
 8007554:	4b90      	ldr	r3, [pc, #576]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800755c:	f7fd fec0 	bl	80052e0 <HAL_GetTick>
 8007560:	0003      	movs	r3, r0
 8007562:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007564:	e009      	b.n	800757a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007566:	f7fd febb 	bl	80052e0 <HAL_GetTick>
 800756a:	0002      	movs	r2, r0
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	4a8a      	ldr	r2, [pc, #552]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d901      	bls.n	800757a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e109      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800757a:	4b87      	ldr	r3, [pc, #540]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2201      	movs	r2, #1
 8007580:	4013      	ands	r3, r2
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	429a      	cmp	r2, r3
 8007586:	d1ee      	bne.n	8007566 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2202      	movs	r2, #2
 800758e:	4013      	ands	r3, r2
 8007590:	d009      	beq.n	80075a6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007592:	4b83      	ldr	r3, [pc, #524]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	22f0      	movs	r2, #240	@ 0xf0
 8007598:	4393      	bics	r3, r2
 800759a:	0019      	movs	r1, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689a      	ldr	r2, [r3, #8]
 80075a0:	4b7f      	ldr	r3, [pc, #508]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80075a2:	430a      	orrs	r2, r1
 80075a4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2201      	movs	r2, #1
 80075ac:	4013      	ands	r3, r2
 80075ae:	d100      	bne.n	80075b2 <HAL_RCC_ClockConfig+0x8a>
 80075b0:	e089      	b.n	80076c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d107      	bne.n	80075ca <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80075ba:	4b79      	ldr	r3, [pc, #484]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	2380      	movs	r3, #128	@ 0x80
 80075c0:	029b      	lsls	r3, r3, #10
 80075c2:	4013      	ands	r3, r2
 80075c4:	d120      	bne.n	8007608 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e0e1      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2b03      	cmp	r3, #3
 80075d0:	d107      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80075d2:	4b73      	ldr	r3, [pc, #460]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	2380      	movs	r3, #128	@ 0x80
 80075d8:	049b      	lsls	r3, r3, #18
 80075da:	4013      	ands	r3, r2
 80075dc:	d114      	bne.n	8007608 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e0d5      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d106      	bne.n	80075f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075ea:	4b6d      	ldr	r3, [pc, #436]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2204      	movs	r2, #4
 80075f0:	4013      	ands	r3, r2
 80075f2:	d109      	bne.n	8007608 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e0ca      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80075f8:	4b69      	ldr	r3, [pc, #420]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	2380      	movs	r3, #128	@ 0x80
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4013      	ands	r3, r2
 8007602:	d101      	bne.n	8007608 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e0c2      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007608:	4b65      	ldr	r3, [pc, #404]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	2203      	movs	r2, #3
 800760e:	4393      	bics	r3, r2
 8007610:	0019      	movs	r1, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	4b62      	ldr	r3, [pc, #392]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 8007618:	430a      	orrs	r2, r1
 800761a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800761c:	f7fd fe60 	bl	80052e0 <HAL_GetTick>
 8007620:	0003      	movs	r3, r0
 8007622:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	2b02      	cmp	r3, #2
 800762a:	d111      	bne.n	8007650 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800762c:	e009      	b.n	8007642 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800762e:	f7fd fe57 	bl	80052e0 <HAL_GetTick>
 8007632:	0002      	movs	r2, r0
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	4a58      	ldr	r2, [pc, #352]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e0a5      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007642:	4b57      	ldr	r3, [pc, #348]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	220c      	movs	r2, #12
 8007648:	4013      	ands	r3, r2
 800764a:	2b08      	cmp	r3, #8
 800764c:	d1ef      	bne.n	800762e <HAL_RCC_ClockConfig+0x106>
 800764e:	e03a      	b.n	80076c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	2b03      	cmp	r3, #3
 8007656:	d111      	bne.n	800767c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007658:	e009      	b.n	800766e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800765a:	f7fd fe41 	bl	80052e0 <HAL_GetTick>
 800765e:	0002      	movs	r2, r0
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	4a4d      	ldr	r2, [pc, #308]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d901      	bls.n	800766e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e08f      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800766e:	4b4c      	ldr	r3, [pc, #304]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	220c      	movs	r2, #12
 8007674:	4013      	ands	r3, r2
 8007676:	2b0c      	cmp	r3, #12
 8007678:	d1ef      	bne.n	800765a <HAL_RCC_ClockConfig+0x132>
 800767a:	e024      	b.n	80076c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d11b      	bne.n	80076bc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007684:	e009      	b.n	800769a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007686:	f7fd fe2b 	bl	80052e0 <HAL_GetTick>
 800768a:	0002      	movs	r2, r0
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	4a42      	ldr	r2, [pc, #264]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e079      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800769a:	4b41      	ldr	r3, [pc, #260]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	220c      	movs	r2, #12
 80076a0:	4013      	ands	r3, r2
 80076a2:	2b04      	cmp	r3, #4
 80076a4:	d1ef      	bne.n	8007686 <HAL_RCC_ClockConfig+0x15e>
 80076a6:	e00e      	b.n	80076c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076a8:	f7fd fe1a 	bl	80052e0 <HAL_GetTick>
 80076ac:	0002      	movs	r2, r0
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	4a3a      	ldr	r2, [pc, #232]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d901      	bls.n	80076bc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e068      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80076bc:	4b38      	ldr	r3, [pc, #224]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	220c      	movs	r2, #12
 80076c2:	4013      	ands	r3, r2
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80076c6:	4b34      	ldr	r3, [pc, #208]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2201      	movs	r2, #1
 80076cc:	4013      	ands	r3, r2
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d21e      	bcs.n	8007712 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076d4:	4b30      	ldr	r3, [pc, #192]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2201      	movs	r2, #1
 80076da:	4393      	bics	r3, r2
 80076dc:	0019      	movs	r1, r3
 80076de:	4b2e      	ldr	r3, [pc, #184]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80076e6:	f7fd fdfb 	bl	80052e0 <HAL_GetTick>
 80076ea:	0003      	movs	r3, r0
 80076ec:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076ee:	e009      	b.n	8007704 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076f0:	f7fd fdf6 	bl	80052e0 <HAL_GetTick>
 80076f4:	0002      	movs	r2, r0
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	4a28      	ldr	r2, [pc, #160]	@ (800779c <HAL_RCC_ClockConfig+0x274>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d901      	bls.n	8007704 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	e044      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007704:	4b24      	ldr	r3, [pc, #144]	@ (8007798 <HAL_RCC_ClockConfig+0x270>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2201      	movs	r2, #1
 800770a:	4013      	ands	r3, r2
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d1ee      	bne.n	80076f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2204      	movs	r2, #4
 8007718:	4013      	ands	r3, r2
 800771a:	d009      	beq.n	8007730 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800771c:	4b20      	ldr	r3, [pc, #128]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	4a20      	ldr	r2, [pc, #128]	@ (80077a4 <HAL_RCC_ClockConfig+0x27c>)
 8007722:	4013      	ands	r3, r2
 8007724:	0019      	movs	r1, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	68da      	ldr	r2, [r3, #12]
 800772a:	4b1d      	ldr	r3, [pc, #116]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800772c:	430a      	orrs	r2, r1
 800772e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2208      	movs	r2, #8
 8007736:	4013      	ands	r3, r2
 8007738:	d00a      	beq.n	8007750 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800773a:	4b19      	ldr	r3, [pc, #100]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	4a1a      	ldr	r2, [pc, #104]	@ (80077a8 <HAL_RCC_ClockConfig+0x280>)
 8007740:	4013      	ands	r3, r2
 8007742:	0019      	movs	r1, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	00da      	lsls	r2, r3, #3
 800774a:	4b15      	ldr	r3, [pc, #84]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 800774c:	430a      	orrs	r2, r1
 800774e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007750:	f000 f832 	bl	80077b8 <HAL_RCC_GetSysClockFreq>
 8007754:	0001      	movs	r1, r0
 8007756:	4b12      	ldr	r3, [pc, #72]	@ (80077a0 <HAL_RCC_ClockConfig+0x278>)
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	091b      	lsrs	r3, r3, #4
 800775c:	220f      	movs	r2, #15
 800775e:	4013      	ands	r3, r2
 8007760:	4a12      	ldr	r2, [pc, #72]	@ (80077ac <HAL_RCC_ClockConfig+0x284>)
 8007762:	5cd3      	ldrb	r3, [r2, r3]
 8007764:	000a      	movs	r2, r1
 8007766:	40da      	lsrs	r2, r3
 8007768:	4b11      	ldr	r3, [pc, #68]	@ (80077b0 <HAL_RCC_ClockConfig+0x288>)
 800776a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800776c:	4b11      	ldr	r3, [pc, #68]	@ (80077b4 <HAL_RCC_ClockConfig+0x28c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	250b      	movs	r5, #11
 8007772:	197c      	adds	r4, r7, r5
 8007774:	0018      	movs	r0, r3
 8007776:	f7fd fd6d 	bl	8005254 <HAL_InitTick>
 800777a:	0003      	movs	r3, r0
 800777c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800777e:	197b      	adds	r3, r7, r5
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d002      	beq.n	800778c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8007786:	197b      	adds	r3, r7, r5
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	e000      	b.n	800778e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	0018      	movs	r0, r3
 8007790:	46bd      	mov	sp, r7
 8007792:	b004      	add	sp, #16
 8007794:	bdb0      	pop	{r4, r5, r7, pc}
 8007796:	46c0      	nop			@ (mov r8, r8)
 8007798:	40022000 	.word	0x40022000
 800779c:	00001388 	.word	0x00001388
 80077a0:	40021000 	.word	0x40021000
 80077a4:	fffff8ff 	.word	0xfffff8ff
 80077a8:	ffffc7ff 	.word	0xffffc7ff
 80077ac:	0800c770 	.word	0x0800c770
 80077b0:	20000000 	.word	0x20000000
 80077b4:	20000004 	.word	0x20000004

080077b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077b8:	b5b0      	push	{r4, r5, r7, lr}
 80077ba:	b08e      	sub	sp, #56	@ 0x38
 80077bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80077be:	4b4c      	ldr	r3, [pc, #304]	@ (80078f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80077c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077c6:	230c      	movs	r3, #12
 80077c8:	4013      	ands	r3, r2
 80077ca:	2b0c      	cmp	r3, #12
 80077cc:	d014      	beq.n	80077f8 <HAL_RCC_GetSysClockFreq+0x40>
 80077ce:	d900      	bls.n	80077d2 <HAL_RCC_GetSysClockFreq+0x1a>
 80077d0:	e07b      	b.n	80078ca <HAL_RCC_GetSysClockFreq+0x112>
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d002      	beq.n	80077dc <HAL_RCC_GetSysClockFreq+0x24>
 80077d6:	2b08      	cmp	r3, #8
 80077d8:	d00b      	beq.n	80077f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80077da:	e076      	b.n	80078ca <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80077dc:	4b44      	ldr	r3, [pc, #272]	@ (80078f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2210      	movs	r2, #16
 80077e2:	4013      	ands	r3, r2
 80077e4:	d002      	beq.n	80077ec <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80077e6:	4b43      	ldr	r3, [pc, #268]	@ (80078f4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80077e8:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80077ea:	e07c      	b.n	80078e6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80077ec:	4b42      	ldr	r3, [pc, #264]	@ (80078f8 <HAL_RCC_GetSysClockFreq+0x140>)
 80077ee:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80077f0:	e079      	b.n	80078e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80077f2:	4b42      	ldr	r3, [pc, #264]	@ (80078fc <HAL_RCC_GetSysClockFreq+0x144>)
 80077f4:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80077f6:	e076      	b.n	80078e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80077f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077fa:	0c9a      	lsrs	r2, r3, #18
 80077fc:	230f      	movs	r3, #15
 80077fe:	401a      	ands	r2, r3
 8007800:	4b3f      	ldr	r3, [pc, #252]	@ (8007900 <HAL_RCC_GetSysClockFreq+0x148>)
 8007802:	5c9b      	ldrb	r3, [r3, r2]
 8007804:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007808:	0d9a      	lsrs	r2, r3, #22
 800780a:	2303      	movs	r3, #3
 800780c:	4013      	ands	r3, r2
 800780e:	3301      	adds	r3, #1
 8007810:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007812:	4b37      	ldr	r3, [pc, #220]	@ (80078f0 <HAL_RCC_GetSysClockFreq+0x138>)
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	2380      	movs	r3, #128	@ 0x80
 8007818:	025b      	lsls	r3, r3, #9
 800781a:	4013      	ands	r3, r2
 800781c:	d01a      	beq.n	8007854 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	61bb      	str	r3, [r7, #24]
 8007822:	2300      	movs	r3, #0
 8007824:	61fb      	str	r3, [r7, #28]
 8007826:	4a35      	ldr	r2, [pc, #212]	@ (80078fc <HAL_RCC_GetSysClockFreq+0x144>)
 8007828:	2300      	movs	r3, #0
 800782a:	69b8      	ldr	r0, [r7, #24]
 800782c:	69f9      	ldr	r1, [r7, #28]
 800782e:	f7f8 fe5b 	bl	80004e8 <__aeabi_lmul>
 8007832:	0002      	movs	r2, r0
 8007834:	000b      	movs	r3, r1
 8007836:	0010      	movs	r0, r2
 8007838:	0019      	movs	r1, r3
 800783a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783c:	613b      	str	r3, [r7, #16]
 800783e:	2300      	movs	r3, #0
 8007840:	617b      	str	r3, [r7, #20]
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f7f8 fe2f 	bl	80004a8 <__aeabi_uldivmod>
 800784a:	0002      	movs	r2, r0
 800784c:	000b      	movs	r3, r1
 800784e:	0013      	movs	r3, r2
 8007850:	637b      	str	r3, [r7, #52]	@ 0x34
 8007852:	e037      	b.n	80078c4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007854:	4b26      	ldr	r3, [pc, #152]	@ (80078f0 <HAL_RCC_GetSysClockFreq+0x138>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2210      	movs	r2, #16
 800785a:	4013      	ands	r3, r2
 800785c:	d01a      	beq.n	8007894 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800785e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007860:	60bb      	str	r3, [r7, #8]
 8007862:	2300      	movs	r3, #0
 8007864:	60fb      	str	r3, [r7, #12]
 8007866:	4a23      	ldr	r2, [pc, #140]	@ (80078f4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8007868:	2300      	movs	r3, #0
 800786a:	68b8      	ldr	r0, [r7, #8]
 800786c:	68f9      	ldr	r1, [r7, #12]
 800786e:	f7f8 fe3b 	bl	80004e8 <__aeabi_lmul>
 8007872:	0002      	movs	r2, r0
 8007874:	000b      	movs	r3, r1
 8007876:	0010      	movs	r0, r2
 8007878:	0019      	movs	r1, r3
 800787a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787c:	603b      	str	r3, [r7, #0]
 800787e:	2300      	movs	r3, #0
 8007880:	607b      	str	r3, [r7, #4]
 8007882:	683a      	ldr	r2, [r7, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f7f8 fe0f 	bl	80004a8 <__aeabi_uldivmod>
 800788a:	0002      	movs	r2, r0
 800788c:	000b      	movs	r3, r1
 800788e:	0013      	movs	r3, r2
 8007890:	637b      	str	r3, [r7, #52]	@ 0x34
 8007892:	e017      	b.n	80078c4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007896:	0018      	movs	r0, r3
 8007898:	2300      	movs	r3, #0
 800789a:	0019      	movs	r1, r3
 800789c:	4a16      	ldr	r2, [pc, #88]	@ (80078f8 <HAL_RCC_GetSysClockFreq+0x140>)
 800789e:	2300      	movs	r3, #0
 80078a0:	f7f8 fe22 	bl	80004e8 <__aeabi_lmul>
 80078a4:	0002      	movs	r2, r0
 80078a6:	000b      	movs	r3, r1
 80078a8:	0010      	movs	r0, r2
 80078aa:	0019      	movs	r1, r3
 80078ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ae:	001c      	movs	r4, r3
 80078b0:	2300      	movs	r3, #0
 80078b2:	001d      	movs	r5, r3
 80078b4:	0022      	movs	r2, r4
 80078b6:	002b      	movs	r3, r5
 80078b8:	f7f8 fdf6 	bl	80004a8 <__aeabi_uldivmod>
 80078bc:	0002      	movs	r2, r0
 80078be:	000b      	movs	r3, r1
 80078c0:	0013      	movs	r3, r2
 80078c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 80078c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078c6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80078c8:	e00d      	b.n	80078e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80078ca:	4b09      	ldr	r3, [pc, #36]	@ (80078f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	0b5b      	lsrs	r3, r3, #13
 80078d0:	2207      	movs	r2, #7
 80078d2:	4013      	ands	r3, r2
 80078d4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80078d6:	6a3b      	ldr	r3, [r7, #32]
 80078d8:	3301      	adds	r3, #1
 80078da:	2280      	movs	r2, #128	@ 0x80
 80078dc:	0212      	lsls	r2, r2, #8
 80078de:	409a      	lsls	r2, r3
 80078e0:	0013      	movs	r3, r2
 80078e2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80078e4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80078e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80078e8:	0018      	movs	r0, r3
 80078ea:	46bd      	mov	sp, r7
 80078ec:	b00e      	add	sp, #56	@ 0x38
 80078ee:	bdb0      	pop	{r4, r5, r7, pc}
 80078f0:	40021000 	.word	0x40021000
 80078f4:	003d0900 	.word	0x003d0900
 80078f8:	00f42400 	.word	0x00f42400
 80078fc:	007a1200 	.word	0x007a1200
 8007900:	0800c788 	.word	0x0800c788

08007904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007908:	4b02      	ldr	r3, [pc, #8]	@ (8007914 <HAL_RCC_GetHCLKFreq+0x10>)
 800790a:	681b      	ldr	r3, [r3, #0]
}
 800790c:	0018      	movs	r0, r3
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	46c0      	nop			@ (mov r8, r8)
 8007914:	20000000 	.word	0x20000000

08007918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800791c:	f7ff fff2 	bl	8007904 <HAL_RCC_GetHCLKFreq>
 8007920:	0001      	movs	r1, r0
 8007922:	4b06      	ldr	r3, [pc, #24]	@ (800793c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	0a1b      	lsrs	r3, r3, #8
 8007928:	2207      	movs	r2, #7
 800792a:	4013      	ands	r3, r2
 800792c:	4a04      	ldr	r2, [pc, #16]	@ (8007940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800792e:	5cd3      	ldrb	r3, [r2, r3]
 8007930:	40d9      	lsrs	r1, r3
 8007932:	000b      	movs	r3, r1
}
 8007934:	0018      	movs	r0, r3
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	46c0      	nop			@ (mov r8, r8)
 800793c:	40021000 	.word	0x40021000
 8007940:	0800c780 	.word	0x0800c780

08007944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007948:	f7ff ffdc 	bl	8007904 <HAL_RCC_GetHCLKFreq>
 800794c:	0001      	movs	r1, r0
 800794e:	4b06      	ldr	r3, [pc, #24]	@ (8007968 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	0adb      	lsrs	r3, r3, #11
 8007954:	2207      	movs	r2, #7
 8007956:	4013      	ands	r3, r2
 8007958:	4a04      	ldr	r2, [pc, #16]	@ (800796c <HAL_RCC_GetPCLK2Freq+0x28>)
 800795a:	5cd3      	ldrb	r3, [r2, r3]
 800795c:	40d9      	lsrs	r1, r3
 800795e:	000b      	movs	r3, r1
}
 8007960:	0018      	movs	r0, r3
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	46c0      	nop			@ (mov r8, r8)
 8007968:	40021000 	.word	0x40021000
 800796c:	0800c780 	.word	0x0800c780

08007970 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8007978:	2017      	movs	r0, #23
 800797a:	183b      	adds	r3, r7, r0
 800797c:	2200      	movs	r2, #0
 800797e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2220      	movs	r2, #32
 8007986:	4013      	ands	r3, r2
 8007988:	d100      	bne.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800798a:	e0c7      	b.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800798c:	4b84      	ldr	r3, [pc, #528]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800798e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007990:	2380      	movs	r3, #128	@ 0x80
 8007992:	055b      	lsls	r3, r3, #21
 8007994:	4013      	ands	r3, r2
 8007996:	d109      	bne.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007998:	4b81      	ldr	r3, [pc, #516]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800799a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800799c:	4b80      	ldr	r3, [pc, #512]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800799e:	2180      	movs	r1, #128	@ 0x80
 80079a0:	0549      	lsls	r1, r1, #21
 80079a2:	430a      	orrs	r2, r1
 80079a4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80079a6:	183b      	adds	r3, r7, r0
 80079a8:	2201      	movs	r2, #1
 80079aa:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079ac:	4b7d      	ldr	r3, [pc, #500]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	2380      	movs	r3, #128	@ 0x80
 80079b2:	005b      	lsls	r3, r3, #1
 80079b4:	4013      	ands	r3, r2
 80079b6:	d11a      	bne.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079b8:	4b7a      	ldr	r3, [pc, #488]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	4b79      	ldr	r3, [pc, #484]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80079be:	2180      	movs	r1, #128	@ 0x80
 80079c0:	0049      	lsls	r1, r1, #1
 80079c2:	430a      	orrs	r2, r1
 80079c4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079c6:	f7fd fc8b 	bl	80052e0 <HAL_GetTick>
 80079ca:	0003      	movs	r3, r0
 80079cc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079ce:	e008      	b.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d0:	f7fd fc86 	bl	80052e0 <HAL_GetTick>
 80079d4:	0002      	movs	r2, r0
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	2b64      	cmp	r3, #100	@ 0x64
 80079dc:	d901      	bls.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e0d9      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079e2:	4b70      	ldr	r3, [pc, #448]	@ (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	2380      	movs	r3, #128	@ 0x80
 80079e8:	005b      	lsls	r3, r3, #1
 80079ea:	4013      	ands	r3, r2
 80079ec:	d0f0      	beq.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80079ee:	4b6c      	ldr	r3, [pc, #432]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	23c0      	movs	r3, #192	@ 0xc0
 80079f4:	039b      	lsls	r3, r3, #14
 80079f6:	4013      	ands	r3, r2
 80079f8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685a      	ldr	r2, [r3, #4]
 80079fe:	23c0      	movs	r3, #192	@ 0xc0
 8007a00:	039b      	lsls	r3, r3, #14
 8007a02:	4013      	ands	r3, r2
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d013      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	23c0      	movs	r3, #192	@ 0xc0
 8007a10:	029b      	lsls	r3, r3, #10
 8007a12:	401a      	ands	r2, r3
 8007a14:	23c0      	movs	r3, #192	@ 0xc0
 8007a16:	029b      	lsls	r3, r3, #10
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d10a      	bne.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007a1c:	4b60      	ldr	r3, [pc, #384]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	2380      	movs	r3, #128	@ 0x80
 8007a22:	029b      	lsls	r3, r3, #10
 8007a24:	401a      	ands	r2, r3
 8007a26:	2380      	movs	r3, #128	@ 0x80
 8007a28:	029b      	lsls	r3, r3, #10
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d101      	bne.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e0b1      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8007a32:	4b5b      	ldr	r3, [pc, #364]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a36:	23c0      	movs	r3, #192	@ 0xc0
 8007a38:	029b      	lsls	r3, r3, #10
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d03b      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	23c0      	movs	r3, #192	@ 0xc0
 8007a4a:	029b      	lsls	r3, r3, #10
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d033      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2220      	movs	r2, #32
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	d02e      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007a5e:	4b50      	ldr	r3, [pc, #320]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a62:	4a51      	ldr	r2, [pc, #324]	@ (8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8007a64:	4013      	ands	r3, r2
 8007a66:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a68:	4b4d      	ldr	r3, [pc, #308]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a6a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a6c:	4b4c      	ldr	r3, [pc, #304]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a6e:	2180      	movs	r1, #128	@ 0x80
 8007a70:	0309      	lsls	r1, r1, #12
 8007a72:	430a      	orrs	r2, r1
 8007a74:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a76:	4b4a      	ldr	r3, [pc, #296]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a7a:	4b49      	ldr	r3, [pc, #292]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a7c:	494b      	ldr	r1, [pc, #300]	@ (8007bac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007a7e:	400a      	ands	r2, r1
 8007a80:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007a82:	4b47      	ldr	r3, [pc, #284]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	2380      	movs	r3, #128	@ 0x80
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	4013      	ands	r3, r2
 8007a90:	d014      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a92:	f7fd fc25 	bl	80052e0 <HAL_GetTick>
 8007a96:	0003      	movs	r3, r0
 8007a98:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a9a:	e009      	b.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a9c:	f7fd fc20 	bl	80052e0 <HAL_GetTick>
 8007aa0:	0002      	movs	r2, r0
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	4a42      	ldr	r2, [pc, #264]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d901      	bls.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e072      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007ab2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ab4:	2380      	movs	r3, #128	@ 0x80
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4013      	ands	r3, r2
 8007aba:	d0ef      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2220      	movs	r2, #32
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	d01f      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	23c0      	movs	r3, #192	@ 0xc0
 8007acc:	029b      	lsls	r3, r3, #10
 8007ace:	401a      	ands	r2, r3
 8007ad0:	23c0      	movs	r3, #192	@ 0xc0
 8007ad2:	029b      	lsls	r3, r3, #10
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d10c      	bne.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007ad8:	4b31      	ldr	r3, [pc, #196]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a35      	ldr	r2, [pc, #212]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8007ade:	4013      	ands	r3, r2
 8007ae0:	0019      	movs	r1, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685a      	ldr	r2, [r3, #4]
 8007ae6:	23c0      	movs	r3, #192	@ 0xc0
 8007ae8:	039b      	lsls	r3, r3, #14
 8007aea:	401a      	ands	r2, r3
 8007aec:	4b2c      	ldr	r3, [pc, #176]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007aee:	430a      	orrs	r2, r1
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	4b2b      	ldr	r3, [pc, #172]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007af4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	685a      	ldr	r2, [r3, #4]
 8007afa:	23c0      	movs	r3, #192	@ 0xc0
 8007afc:	029b      	lsls	r3, r3, #10
 8007afe:	401a      	ands	r2, r3
 8007b00:	4b27      	ldr	r3, [pc, #156]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b02:	430a      	orrs	r2, r1
 8007b04:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007b06:	2317      	movs	r3, #23
 8007b08:	18fb      	adds	r3, r7, r3
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d105      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b10:	4b23      	ldr	r3, [pc, #140]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b14:	4b22      	ldr	r3, [pc, #136]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b16:	4928      	ldr	r1, [pc, #160]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007b18:	400a      	ands	r2, r1
 8007b1a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2202      	movs	r2, #2
 8007b22:	4013      	ands	r3, r2
 8007b24:	d009      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b26:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b2a:	220c      	movs	r2, #12
 8007b2c:	4393      	bics	r3, r2
 8007b2e:	0019      	movs	r1, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689a      	ldr	r2, [r3, #8]
 8007b34:	4b1a      	ldr	r3, [pc, #104]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b36:	430a      	orrs	r2, r1
 8007b38:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2204      	movs	r2, #4
 8007b40:	4013      	ands	r3, r2
 8007b42:	d009      	beq.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b44:	4b16      	ldr	r3, [pc, #88]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b48:	4a1c      	ldr	r2, [pc, #112]	@ (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	0019      	movs	r1, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	4b13      	ldr	r3, [pc, #76]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b54:	430a      	orrs	r2, r1
 8007b56:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2208      	movs	r2, #8
 8007b5e:	4013      	ands	r3, r2
 8007b60:	d009      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007b62:	4b0f      	ldr	r3, [pc, #60]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b66:	4a16      	ldr	r2, [pc, #88]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007b68:	4013      	ands	r3, r2
 8007b6a:	0019      	movs	r1, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	691a      	ldr	r2, [r3, #16]
 8007b70:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b72:	430a      	orrs	r2, r1
 8007b74:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2280      	movs	r2, #128	@ 0x80
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	d009      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007b80:	4b07      	ldr	r3, [pc, #28]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b84:	4a0f      	ldr	r2, [pc, #60]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007b86:	4013      	ands	r3, r2
 8007b88:	0019      	movs	r1, r3
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	695a      	ldr	r2, [r3, #20]
 8007b8e:	4b04      	ldr	r3, [pc, #16]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b90:	430a      	orrs	r2, r1
 8007b92:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	0018      	movs	r0, r3
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	b006      	add	sp, #24
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	46c0      	nop			@ (mov r8, r8)
 8007ba0:	40021000 	.word	0x40021000
 8007ba4:	40007000 	.word	0x40007000
 8007ba8:	fffcffff 	.word	0xfffcffff
 8007bac:	fff7ffff 	.word	0xfff7ffff
 8007bb0:	00001388 	.word	0x00001388
 8007bb4:	ffcfffff 	.word	0xffcfffff
 8007bb8:	efffffff 	.word	0xefffffff
 8007bbc:	fffff3ff 	.word	0xfffff3ff
 8007bc0:	ffffcfff 	.word	0xffffcfff
 8007bc4:	fff3ffff 	.word	0xfff3ffff

08007bc8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007bc8:	b5b0      	push	{r4, r5, r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007bd0:	230f      	movs	r3, #15
 8007bd2:	18fb      	adds	r3, r7, r3
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d101      	bne.n	8007be2 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e088      	b.n	8007cf4 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2221      	movs	r2, #33	@ 0x21
 8007be6:	5c9b      	ldrb	r3, [r3, r2]
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d107      	bne.n	8007bfe <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	2100      	movs	r1, #0
 8007bf4:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	0018      	movs	r0, r3
 8007bfa:	f7fd f919 	bl	8004e30 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2221      	movs	r2, #33	@ 0x21
 8007c02:	2102      	movs	r1, #2
 8007c04:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	2210      	movs	r2, #16
 8007c0e:	4013      	ands	r3, r2
 8007c10:	2b10      	cmp	r3, #16
 8007c12:	d05f      	beq.n	8007cd4 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	22ca      	movs	r2, #202	@ 0xca
 8007c1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2253      	movs	r2, #83	@ 0x53
 8007c22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007c24:	250f      	movs	r5, #15
 8007c26:	197c      	adds	r4, r7, r5
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	0018      	movs	r0, r3
 8007c2c:	f000 f890 	bl	8007d50 <RTC_EnterInitMode>
 8007c30:	0003      	movs	r3, r0
 8007c32:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8007c34:	0028      	movs	r0, r5
 8007c36:	183b      	adds	r3, r7, r0
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d12c      	bne.n	8007c98 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	492c      	ldr	r1, [pc, #176]	@ (8007cfc <HAL_RTC_Init+0x134>)
 8007c4a:	400a      	ands	r2, r1
 8007c4c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6899      	ldr	r1, [r3, #8]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685a      	ldr	r2, [r3, #4]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	430a      	orrs	r2, r1
 8007c6a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	68d2      	ldr	r2, [r2, #12]
 8007c74:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	6919      	ldr	r1, [r3, #16]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	041a      	lsls	r2, r3, #16
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007c8a:	183c      	adds	r4, r7, r0
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	0018      	movs	r0, r3
 8007c90:	f000 f8a2 	bl	8007dd8 <RTC_ExitInitMode>
 8007c94:	0003      	movs	r3, r0
 8007c96:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8007c98:	230f      	movs	r3, #15
 8007c9a:	18fb      	adds	r3, r7, r3
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d113      	bne.n	8007cca <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2103      	movs	r1, #3
 8007cae:	438a      	bics	r2, r1
 8007cb0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	69da      	ldr	r2, [r3, #28]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	695b      	ldr	r3, [r3, #20]
 8007cc0:	431a      	orrs	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	22ff      	movs	r2, #255	@ 0xff
 8007cd0:	625a      	str	r2, [r3, #36]	@ 0x24
 8007cd2:	e003      	b.n	8007cdc <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007cd4:	230f      	movs	r3, #15
 8007cd6:	18fb      	adds	r3, r7, r3
 8007cd8:	2200      	movs	r2, #0
 8007cda:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8007cdc:	230f      	movs	r3, #15
 8007cde:	18fb      	adds	r3, r7, r3
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d103      	bne.n	8007cee <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2221      	movs	r2, #33	@ 0x21
 8007cea:	2101      	movs	r1, #1
 8007cec:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007cee:	230f      	movs	r3, #15
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	781b      	ldrb	r3, [r3, #0]
}
 8007cf4:	0018      	movs	r0, r3
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	b004      	add	sp, #16
 8007cfa:	bdb0      	pop	{r4, r5, r7, pc}
 8007cfc:	ff8fffbf 	.word	0xff8fffbf

08007d00 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a0e      	ldr	r2, [pc, #56]	@ (8007d4c <HAL_RTC_WaitForSynchro+0x4c>)
 8007d12:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007d14:	f7fd fae4 	bl	80052e0 <HAL_GetTick>
 8007d18:	0003      	movs	r3, r0
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d1c:	e00a      	b.n	8007d34 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d1e:	f7fd fadf 	bl	80052e0 <HAL_GetTick>
 8007d22:	0002      	movs	r2, r0
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	1ad2      	subs	r2, r2, r3
 8007d28:	23fa      	movs	r3, #250	@ 0xfa
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d901      	bls.n	8007d34 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007d30:	2303      	movs	r3, #3
 8007d32:	e006      	b.n	8007d42 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	2220      	movs	r2, #32
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	d0ee      	beq.n	8007d1e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	0018      	movs	r0, r3
 8007d44:	46bd      	mov	sp, r7
 8007d46:	b004      	add	sp, #16
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	46c0      	nop			@ (mov r8, r8)
 8007d4c:	00017f5f 	.word	0x00017f5f

08007d50 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007d5c:	230f      	movs	r3, #15
 8007d5e:	18fb      	adds	r3, r7, r3
 8007d60:	2200      	movs	r2, #0
 8007d62:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	2240      	movs	r2, #64	@ 0x40
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	d12c      	bne.n	8007dca <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2180      	movs	r1, #128	@ 0x80
 8007d7c:	430a      	orrs	r2, r1
 8007d7e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007d80:	f7fd faae 	bl	80052e0 <HAL_GetTick>
 8007d84:	0003      	movs	r3, r0
 8007d86:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007d88:	e014      	b.n	8007db4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d8a:	f7fd faa9 	bl	80052e0 <HAL_GetTick>
 8007d8e:	0002      	movs	r2, r0
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	1ad2      	subs	r2, r2, r3
 8007d94:	200f      	movs	r0, #15
 8007d96:	183b      	adds	r3, r7, r0
 8007d98:	1839      	adds	r1, r7, r0
 8007d9a:	7809      	ldrb	r1, [r1, #0]
 8007d9c:	7019      	strb	r1, [r3, #0]
 8007d9e:	23fa      	movs	r3, #250	@ 0xfa
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d906      	bls.n	8007db4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2221      	movs	r2, #33	@ 0x21
 8007daa:	2104      	movs	r1, #4
 8007dac:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8007dae:	183b      	adds	r3, r7, r0
 8007db0:	2201      	movs	r2, #1
 8007db2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	2240      	movs	r2, #64	@ 0x40
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	d104      	bne.n	8007dca <RTC_EnterInitMode+0x7a>
 8007dc0:	230f      	movs	r3, #15
 8007dc2:	18fb      	adds	r3, r7, r3
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d1df      	bne.n	8007d8a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8007dca:	230f      	movs	r3, #15
 8007dcc:	18fb      	adds	r3, r7, r3
 8007dce:	781b      	ldrb	r3, [r3, #0]
}
 8007dd0:	0018      	movs	r0, r3
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	b004      	add	sp, #16
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007dd8:	b590      	push	{r4, r7, lr}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007de0:	240f      	movs	r4, #15
 8007de2:	193b      	adds	r3, r7, r4
 8007de4:	2200      	movs	r2, #0
 8007de6:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68da      	ldr	r2, [r3, #12]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2180      	movs	r1, #128	@ 0x80
 8007df4:	438a      	bics	r2, r1
 8007df6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	4013      	ands	r3, r2
 8007e02:	d10c      	bne.n	8007e1e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	0018      	movs	r0, r3
 8007e08:	f7ff ff7a 	bl	8007d00 <HAL_RTC_WaitForSynchro>
 8007e0c:	1e03      	subs	r3, r0, #0
 8007e0e:	d006      	beq.n	8007e1e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2221      	movs	r2, #33	@ 0x21
 8007e14:	2104      	movs	r1, #4
 8007e16:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8007e18:	193b      	adds	r3, r7, r4
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8007e1e:	230f      	movs	r3, #15
 8007e20:	18fb      	adds	r3, r7, r3
 8007e22:	781b      	ldrb	r3, [r3, #0]
}
 8007e24:	0018      	movs	r0, r3
 8007e26:	46bd      	mov	sp, r7
 8007e28:	b005      	add	sp, #20
 8007e2a:	bd90      	pop	{r4, r7, pc}

08007e2c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b086      	sub	sp, #24
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3350      	adds	r3, #80	@ 0x50
 8007e42:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	697a      	ldr	r2, [r7, #20]
 8007e4a:	18d3      	adds	r3, r2, r3
 8007e4c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	601a      	str	r2, [r3, #0]
}
 8007e54:	46c0      	nop			@ (mov r8, r8)
 8007e56:	46bd      	mov	sp, r7
 8007e58:	b006      	add	sp, #24
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 4)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007e66:	2300      	movs	r3, #0
 8007e68:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	3350      	adds	r3, #80	@ 0x50
 8007e70:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	18d3      	adds	r3, r2, r3
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
}
 8007e80:	0018      	movs	r0, r3
 8007e82:	46bd      	mov	sp, r7
 8007e84:	b004      	add	sp, #16
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e032      	b.n	8007f00 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2239      	movs	r2, #57	@ 0x39
 8007e9e:	5c9b      	ldrb	r3, [r3, r2]
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d107      	bne.n	8007eb6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2238      	movs	r2, #56	@ 0x38
 8007eaa:	2100      	movs	r1, #0
 8007eac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	0018      	movs	r0, r3
 8007eb2:	f7fc ffef 	bl	8004e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2239      	movs	r2, #57	@ 0x39
 8007eba:	2102      	movs	r1, #2
 8007ebc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	0019      	movs	r1, r3
 8007ec8:	0010      	movs	r0, r2
 8007eca:	f000 f92d 	bl	8008128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	223e      	movs	r2, #62	@ 0x3e
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	223a      	movs	r2, #58	@ 0x3a
 8007eda:	2101      	movs	r1, #1
 8007edc:	5499      	strb	r1, [r3, r2]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	223b      	movs	r2, #59	@ 0x3b
 8007ee2:	2101      	movs	r1, #1
 8007ee4:	5499      	strb	r1, [r3, r2]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	223c      	movs	r2, #60	@ 0x3c
 8007eea:	2101      	movs	r1, #1
 8007eec:	5499      	strb	r1, [r3, r2]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	223d      	movs	r2, #61	@ 0x3d
 8007ef2:	2101      	movs	r1, #1
 8007ef4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2239      	movs	r2, #57	@ 0x39
 8007efa:	2101      	movs	r1, #1
 8007efc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	0018      	movs	r0, r3
 8007f02:	46bd      	mov	sp, r7
 8007f04:	b002      	add	sp, #8
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2239      	movs	r2, #57	@ 0x39
 8007f14:	5c9b      	ldrb	r3, [r3, r2]
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d001      	beq.n	8007f20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e029      	b.n	8007f74 <HAL_TIM_Base_Start+0x6c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2239      	movs	r2, #57	@ 0x39
 8007f24:	2102      	movs	r1, #2
 8007f26:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	2380      	movs	r3, #128	@ 0x80
 8007f2e:	05db      	lsls	r3, r3, #23
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d004      	beq.n	8007f3e <HAL_TIM_Base_Start+0x36>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a10      	ldr	r2, [pc, #64]	@ (8007f7c <HAL_TIM_Base_Start+0x74>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d111      	bne.n	8007f62 <HAL_TIM_Base_Start+0x5a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	2207      	movs	r2, #7
 8007f46:	4013      	ands	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2b06      	cmp	r3, #6
 8007f4e:	d010      	beq.n	8007f72 <HAL_TIM_Base_Start+0x6a>
    {
      __HAL_TIM_ENABLE(htim);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f60:	e007      	b.n	8007f72 <HAL_TIM_Base_Start+0x6a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	430a      	orrs	r2, r1
 8007f70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f72:	2300      	movs	r3, #0
}
 8007f74:	0018      	movs	r0, r3
 8007f76:	46bd      	mov	sp, r7
 8007f78:	b004      	add	sp, #16
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	40010800 	.word	0x40010800

08007f80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f8a:	230f      	movs	r3, #15
 8007f8c:	18fb      	adds	r3, r7, r3
 8007f8e:	2200      	movs	r2, #0
 8007f90:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2238      	movs	r2, #56	@ 0x38
 8007f96:	5c9b      	ldrb	r3, [r3, r2]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d101      	bne.n	8007fa0 <HAL_TIM_ConfigClockSource+0x20>
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	e0bc      	b.n	800811a <HAL_TIM_ConfigClockSource+0x19a>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2238      	movs	r2, #56	@ 0x38
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2239      	movs	r2, #57	@ 0x39
 8007fac:	2102      	movs	r1, #2
 8007fae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2277      	movs	r2, #119	@ 0x77
 8007fbc:	4393      	bics	r3, r2
 8007fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	4a58      	ldr	r2, [pc, #352]	@ (8008124 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2280      	movs	r2, #128	@ 0x80
 8007fd6:	0192      	lsls	r2, r2, #6
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d040      	beq.n	800805e <HAL_TIM_ConfigClockSource+0xde>
 8007fdc:	2280      	movs	r2, #128	@ 0x80
 8007fde:	0192      	lsls	r2, r2, #6
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d900      	bls.n	8007fe6 <HAL_TIM_ConfigClockSource+0x66>
 8007fe4:	e088      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8007fe6:	2280      	movs	r2, #128	@ 0x80
 8007fe8:	0152      	lsls	r2, r2, #5
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d100      	bne.n	8007ff0 <HAL_TIM_ConfigClockSource+0x70>
 8007fee:	e088      	b.n	8008102 <HAL_TIM_ConfigClockSource+0x182>
 8007ff0:	2280      	movs	r2, #128	@ 0x80
 8007ff2:	0152      	lsls	r2, r2, #5
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d900      	bls.n	8007ffa <HAL_TIM_ConfigClockSource+0x7a>
 8007ff8:	e07e      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8007ffa:	2b70      	cmp	r3, #112	@ 0x70
 8007ffc:	d018      	beq.n	8008030 <HAL_TIM_ConfigClockSource+0xb0>
 8007ffe:	d900      	bls.n	8008002 <HAL_TIM_ConfigClockSource+0x82>
 8008000:	e07a      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8008002:	2b60      	cmp	r3, #96	@ 0x60
 8008004:	d04f      	beq.n	80080a6 <HAL_TIM_ConfigClockSource+0x126>
 8008006:	d900      	bls.n	800800a <HAL_TIM_ConfigClockSource+0x8a>
 8008008:	e076      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 800800a:	2b50      	cmp	r3, #80	@ 0x50
 800800c:	d03b      	beq.n	8008086 <HAL_TIM_ConfigClockSource+0x106>
 800800e:	d900      	bls.n	8008012 <HAL_TIM_ConfigClockSource+0x92>
 8008010:	e072      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8008012:	2b40      	cmp	r3, #64	@ 0x40
 8008014:	d057      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x146>
 8008016:	d900      	bls.n	800801a <HAL_TIM_ConfigClockSource+0x9a>
 8008018:	e06e      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 800801a:	2b30      	cmp	r3, #48	@ 0x30
 800801c:	d063      	beq.n	80080e6 <HAL_TIM_ConfigClockSource+0x166>
 800801e:	d86b      	bhi.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8008020:	2b20      	cmp	r3, #32
 8008022:	d060      	beq.n	80080e6 <HAL_TIM_ConfigClockSource+0x166>
 8008024:	d868      	bhi.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
 8008026:	2b00      	cmp	r3, #0
 8008028:	d05d      	beq.n	80080e6 <HAL_TIM_ConfigClockSource+0x166>
 800802a:	2b10      	cmp	r3, #16
 800802c:	d05b      	beq.n	80080e6 <HAL_TIM_ConfigClockSource+0x166>
 800802e:	e063      	b.n	80080f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008040:	f000 f936 	bl	80082b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2277      	movs	r2, #119	@ 0x77
 8008050:	4313      	orrs	r3, r2
 8008052:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	609a      	str	r2, [r3, #8]
      break;
 800805c:	e052      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800806e:	f000 f91f 	bl	80082b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	689a      	ldr	r2, [r3, #8]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2180      	movs	r1, #128	@ 0x80
 800807e:	01c9      	lsls	r1, r1, #7
 8008080:	430a      	orrs	r2, r1
 8008082:	609a      	str	r2, [r3, #8]
      break;
 8008084:	e03e      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008092:	001a      	movs	r2, r3
 8008094:	f000 f892 	bl	80081bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2150      	movs	r1, #80	@ 0x50
 800809e:	0018      	movs	r0, r3
 80080a0:	f000 f8ec 	bl	800827c <TIM_ITRx_SetConfig>
      break;
 80080a4:	e02e      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080b2:	001a      	movs	r2, r3
 80080b4:	f000 f8b0 	bl	8008218 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2160      	movs	r1, #96	@ 0x60
 80080be:	0018      	movs	r0, r3
 80080c0:	f000 f8dc 	bl	800827c <TIM_ITRx_SetConfig>
      break;
 80080c4:	e01e      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080d2:	001a      	movs	r2, r3
 80080d4:	f000 f872 	bl	80081bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2140      	movs	r1, #64	@ 0x40
 80080de:	0018      	movs	r0, r3
 80080e0:	f000 f8cc 	bl	800827c <TIM_ITRx_SetConfig>
      break;
 80080e4:	e00e      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	0019      	movs	r1, r3
 80080f0:	0010      	movs	r0, r2
 80080f2:	f000 f8c3 	bl	800827c <TIM_ITRx_SetConfig>
      break;
 80080f6:	e005      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80080f8:	230f      	movs	r3, #15
 80080fa:	18fb      	adds	r3, r7, r3
 80080fc:	2201      	movs	r2, #1
 80080fe:	701a      	strb	r2, [r3, #0]
      break;
 8008100:	e000      	b.n	8008104 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8008102:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2239      	movs	r2, #57	@ 0x39
 8008108:	2101      	movs	r1, #1
 800810a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2238      	movs	r2, #56	@ 0x38
 8008110:	2100      	movs	r1, #0
 8008112:	5499      	strb	r1, [r3, r2]

  return status;
 8008114:	230f      	movs	r3, #15
 8008116:	18fb      	adds	r3, r7, r3
 8008118:	781b      	ldrb	r3, [r3, #0]
}
 800811a:	0018      	movs	r0, r3
 800811c:	46bd      	mov	sp, r7
 800811e:	b004      	add	sp, #16
 8008120:	bd80      	pop	{r7, pc}
 8008122:	46c0      	nop			@ (mov r8, r8)
 8008124:	ffff00ff 	.word	0xffff00ff

08008128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	2380      	movs	r3, #128	@ 0x80
 800813c:	05db      	lsls	r3, r3, #23
 800813e:	429a      	cmp	r2, r3
 8008140:	d003      	beq.n	800814a <TIM_Base_SetConfig+0x22>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a1b      	ldr	r2, [pc, #108]	@ (80081b4 <TIM_Base_SetConfig+0x8c>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d108      	bne.n	800815c <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2270      	movs	r2, #112	@ 0x70
 800814e:	4393      	bics	r3, r2
 8008150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	4313      	orrs	r3, r2
 800815a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	2380      	movs	r3, #128	@ 0x80
 8008160:	05db      	lsls	r3, r3, #23
 8008162:	429a      	cmp	r2, r3
 8008164:	d003      	beq.n	800816e <TIM_Base_SetConfig+0x46>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a12      	ldr	r2, [pc, #72]	@ (80081b4 <TIM_Base_SetConfig+0x8c>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d108      	bne.n	8008180 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	4a11      	ldr	r2, [pc, #68]	@ (80081b8 <TIM_Base_SetConfig+0x90>)
 8008172:	4013      	ands	r3, r2
 8008174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	68fa      	ldr	r2, [r7, #12]
 800817c:	4313      	orrs	r3, r2
 800817e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2280      	movs	r2, #128	@ 0x80
 8008184:	4393      	bics	r3, r2
 8008186:	001a      	movs	r2, r3
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	4313      	orrs	r3, r2
 800818e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	689a      	ldr	r2, [r3, #8]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	615a      	str	r2, [r3, #20]
}
 80081ac:	46c0      	nop			@ (mov r8, r8)
 80081ae:	46bd      	mov	sp, r7
 80081b0:	b004      	add	sp, #16
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	40010800 	.word	0x40010800
 80081b8:	fffffcff 	.word	0xfffffcff

080081bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b086      	sub	sp, #24
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	2201      	movs	r2, #1
 80081d4:	4393      	bics	r3, r2
 80081d6:	001a      	movs	r2, r3
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	699b      	ldr	r3, [r3, #24]
 80081e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	22f0      	movs	r2, #240	@ 0xf0
 80081e6:	4393      	bics	r3, r2
 80081e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	011b      	lsls	r3, r3, #4
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	220a      	movs	r2, #10
 80081f8:	4393      	bics	r3, r2
 80081fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80081fc:	697a      	ldr	r2, [r7, #20]
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	4313      	orrs	r3, r2
 8008202:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	693a      	ldr	r2, [r7, #16]
 8008208:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	697a      	ldr	r2, [r7, #20]
 800820e:	621a      	str	r2, [r3, #32]
}
 8008210:	46c0      	nop			@ (mov r8, r8)
 8008212:	46bd      	mov	sp, r7
 8008214:	b006      	add	sp, #24
 8008216:	bd80      	pop	{r7, pc}

08008218 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1b      	ldr	r3, [r3, #32]
 8008228:	2210      	movs	r2, #16
 800822a:	4393      	bics	r3, r2
 800822c:	001a      	movs	r2, r3
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	699b      	ldr	r3, [r3, #24]
 8008236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6a1b      	ldr	r3, [r3, #32]
 800823c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	4a0d      	ldr	r2, [pc, #52]	@ (8008278 <TIM_TI2_ConfigInputStage+0x60>)
 8008242:	4013      	ands	r3, r2
 8008244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	031b      	lsls	r3, r3, #12
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	4313      	orrs	r3, r2
 800824e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	22a0      	movs	r2, #160	@ 0xa0
 8008254:	4393      	bics	r3, r2
 8008256:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	011b      	lsls	r3, r3, #4
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	4313      	orrs	r3, r2
 8008260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	621a      	str	r2, [r3, #32]
}
 800826e:	46c0      	nop			@ (mov r8, r8)
 8008270:	46bd      	mov	sp, r7
 8008272:	b006      	add	sp, #24
 8008274:	bd80      	pop	{r7, pc}
 8008276:	46c0      	nop			@ (mov r8, r8)
 8008278:	ffff0fff 	.word	0xffff0fff

0800827c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2270      	movs	r2, #112	@ 0x70
 8008290:	4393      	bics	r3, r2
 8008292:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	4313      	orrs	r3, r2
 800829a:	2207      	movs	r2, #7
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	609a      	str	r2, [r3, #8]
}
 80082a6:	46c0      	nop			@ (mov r8, r8)
 80082a8:	46bd      	mov	sp, r7
 80082aa:	b004      	add	sp, #16
 80082ac:	bd80      	pop	{r7, pc}
	...

080082b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	607a      	str	r2, [r7, #4]
 80082bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	4a09      	ldr	r2, [pc, #36]	@ (80082ec <TIM_ETR_SetConfig+0x3c>)
 80082c8:	4013      	ands	r3, r2
 80082ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	021a      	lsls	r2, r3, #8
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	431a      	orrs	r2, r3
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	4313      	orrs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	609a      	str	r2, [r3, #8]
}
 80082e4:	46c0      	nop			@ (mov r8, r8)
 80082e6:	46bd      	mov	sp, r7
 80082e8:	b006      	add	sp, #24
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	ffff00ff 	.word	0xffff00ff

080082f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2238      	movs	r2, #56	@ 0x38
 80082fe:	5c9b      	ldrb	r3, [r3, r2]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d101      	bne.n	8008308 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008304:	2302      	movs	r3, #2
 8008306:	e03d      	b.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2238      	movs	r2, #56	@ 0x38
 800830c:	2101      	movs	r1, #1
 800830e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2239      	movs	r2, #57	@ 0x39
 8008314:	2102      	movs	r1, #2
 8008316:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2270      	movs	r2, #112	@ 0x70
 800832c:	4393      	bics	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4313      	orrs	r3, r2
 8008338:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	2380      	movs	r3, #128	@ 0x80
 8008348:	05db      	lsls	r3, r3, #23
 800834a:	429a      	cmp	r2, r3
 800834c:	d004      	beq.n	8008358 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a0e      	ldr	r2, [pc, #56]	@ (800838c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d10c      	bne.n	8008372 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2280      	movs	r2, #128	@ 0x80
 800835c:	4393      	bics	r3, r2
 800835e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	4313      	orrs	r3, r2
 8008368:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2239      	movs	r2, #57	@ 0x39
 8008376:	2101      	movs	r1, #1
 8008378:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2238      	movs	r2, #56	@ 0x38
 800837e:	2100      	movs	r1, #0
 8008380:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	0018      	movs	r0, r3
 8008386:	46bd      	mov	sp, r7
 8008388:	b004      	add	sp, #16
 800838a:	bd80      	pop	{r7, pc}
 800838c:	40010800 	.word	0x40010800

08008390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e044      	b.n	800842c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d107      	bne.n	80083ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2278      	movs	r2, #120	@ 0x78
 80083ae:	2100      	movs	r1, #0
 80083b0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	0018      	movs	r0, r3
 80083b6:	f7fc fd83 	bl	8004ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2224      	movs	r2, #36	@ 0x24
 80083be:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2101      	movs	r1, #1
 80083cc:	438a      	bics	r2, r1
 80083ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	0018      	movs	r0, r3
 80083d4:	f000 fc00 	bl	8008bd8 <UART_SetConfig>
 80083d8:	0003      	movs	r3, r0
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d101      	bne.n	80083e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e024      	b.n	800842c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	0018      	movs	r0, r3
 80083ee:	f000 fe3d 	bl	800906c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	685a      	ldr	r2, [r3, #4]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	490d      	ldr	r1, [pc, #52]	@ (8008434 <HAL_UART_Init+0xa4>)
 80083fe:	400a      	ands	r2, r1
 8008400:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	689a      	ldr	r2, [r3, #8]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	212a      	movs	r1, #42	@ 0x2a
 800840e:	438a      	bics	r2, r1
 8008410:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2101      	movs	r1, #1
 800841e:	430a      	orrs	r2, r1
 8008420:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	0018      	movs	r0, r3
 8008426:	f000 fed5 	bl	80091d4 <UART_CheckIdleState>
 800842a:	0003      	movs	r3, r0
}
 800842c:	0018      	movs	r0, r3
 800842e:	46bd      	mov	sp, r7
 8008430:	b002      	add	sp, #8
 8008432:	bd80      	pop	{r7, pc}
 8008434:	ffffb7ff 	.word	0xffffb7ff

08008438 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e030      	b.n	80084ac <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2224      	movs	r2, #36	@ 0x24
 800844e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2101      	movs	r1, #1
 800845c:	438a      	bics	r2, r1
 800845e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2200      	movs	r2, #0
 8008466:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2200      	movs	r2, #0
 800846e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2200      	movs	r2, #0
 8008476:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	0018      	movs	r0, r3
 800847c:	f7fc fd6c 	bl	8004f58 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2284      	movs	r2, #132	@ 0x84
 8008484:	2100      	movs	r1, #0
 8008486:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2280      	movs	r2, #128	@ 0x80
 8008492:	2100      	movs	r1, #0
 8008494:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2278      	movs	r2, #120	@ 0x78
 80084a6:	2100      	movs	r1, #0
 80084a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	0018      	movs	r0, r3
 80084ae:	46bd      	mov	sp, r7
 80084b0:	b002      	add	sp, #8
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b08a      	sub	sp, #40	@ 0x28
 80084b8:	af02      	add	r7, sp, #8
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	603b      	str	r3, [r7, #0]
 80084c0:	1dbb      	adds	r3, r7, #6
 80084c2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	d000      	beq.n	80084ce <HAL_UART_Transmit+0x1a>
 80084cc:	e08c      	b.n	80085e8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d003      	beq.n	80084dc <HAL_UART_Transmit+0x28>
 80084d4:	1dbb      	adds	r3, r7, #6
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e084      	b.n	80085ea <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	689a      	ldr	r2, [r3, #8]
 80084e4:	2380      	movs	r3, #128	@ 0x80
 80084e6:	015b      	lsls	r3, r3, #5
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d109      	bne.n	8008500 <HAL_UART_Transmit+0x4c>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d105      	bne.n	8008500 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2201      	movs	r2, #1
 80084f8:	4013      	ands	r3, r2
 80084fa:	d001      	beq.n	8008500 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e074      	b.n	80085ea <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2284      	movs	r2, #132	@ 0x84
 8008504:	2100      	movs	r1, #0
 8008506:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2221      	movs	r2, #33	@ 0x21
 800850c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800850e:	f7fc fee7 	bl	80052e0 <HAL_GetTick>
 8008512:	0003      	movs	r3, r0
 8008514:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	1dba      	adds	r2, r7, #6
 800851a:	2150      	movs	r1, #80	@ 0x50
 800851c:	8812      	ldrh	r2, [r2, #0]
 800851e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	1dba      	adds	r2, r7, #6
 8008524:	2152      	movs	r1, #82	@ 0x52
 8008526:	8812      	ldrh	r2, [r2, #0]
 8008528:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	689a      	ldr	r2, [r3, #8]
 800852e:	2380      	movs	r3, #128	@ 0x80
 8008530:	015b      	lsls	r3, r3, #5
 8008532:	429a      	cmp	r2, r3
 8008534:	d108      	bne.n	8008548 <HAL_UART_Transmit+0x94>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d104      	bne.n	8008548 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800853e:	2300      	movs	r3, #0
 8008540:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	61bb      	str	r3, [r7, #24]
 8008546:	e003      	b.n	8008550 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800854c:	2300      	movs	r3, #0
 800854e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008550:	e02f      	b.n	80085b2 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	68f8      	ldr	r0, [r7, #12]
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	0013      	movs	r3, r2
 800855c:	2200      	movs	r2, #0
 800855e:	2180      	movs	r1, #128	@ 0x80
 8008560:	f000 fee0 	bl	8009324 <UART_WaitOnFlagUntilTimeout>
 8008564:	1e03      	subs	r3, r0, #0
 8008566:	d004      	beq.n	8008572 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2220      	movs	r2, #32
 800856c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e03b      	b.n	80085ea <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10b      	bne.n	8008590 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	881b      	ldrh	r3, [r3, #0]
 800857c:	001a      	movs	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	05d2      	lsls	r2, r2, #23
 8008584:	0dd2      	lsrs	r2, r2, #23
 8008586:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	3302      	adds	r3, #2
 800858c:	61bb      	str	r3, [r7, #24]
 800858e:	e007      	b.n	80085a0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	781a      	ldrb	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	3301      	adds	r3, #1
 800859e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2252      	movs	r2, #82	@ 0x52
 80085a4:	5a9b      	ldrh	r3, [r3, r2]
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	3b01      	subs	r3, #1
 80085aa:	b299      	uxth	r1, r3
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2252      	movs	r2, #82	@ 0x52
 80085b0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2252      	movs	r2, #82	@ 0x52
 80085b6:	5a9b      	ldrh	r3, [r3, r2]
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1c9      	bne.n	8008552 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	9300      	str	r3, [sp, #0]
 80085c6:	0013      	movs	r3, r2
 80085c8:	2200      	movs	r2, #0
 80085ca:	2140      	movs	r1, #64	@ 0x40
 80085cc:	f000 feaa 	bl	8009324 <UART_WaitOnFlagUntilTimeout>
 80085d0:	1e03      	subs	r3, r0, #0
 80085d2:	d004      	beq.n	80085de <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2220      	movs	r2, #32
 80085d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e005      	b.n	80085ea <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2220      	movs	r2, #32
 80085e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80085e4:	2300      	movs	r3, #0
 80085e6:	e000      	b.n	80085ea <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80085e8:	2302      	movs	r3, #2
  }
}
 80085ea:	0018      	movs	r0, r3
 80085ec:	46bd      	mov	sp, r7
 80085ee:	b008      	add	sp, #32
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085f4:	b590      	push	{r4, r7, lr}
 80085f6:	b0ab      	sub	sp, #172	@ 0xac
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	22a4      	movs	r2, #164	@ 0xa4
 8008604:	18b9      	adds	r1, r7, r2
 8008606:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	20a0      	movs	r0, #160	@ 0xa0
 8008610:	1839      	adds	r1, r7, r0
 8008612:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	219c      	movs	r1, #156	@ 0x9c
 800861c:	1879      	adds	r1, r7, r1
 800861e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008620:	0011      	movs	r1, r2
 8008622:	18bb      	adds	r3, r7, r2
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a99      	ldr	r2, [pc, #612]	@ (800888c <HAL_UART_IRQHandler+0x298>)
 8008628:	4013      	ands	r3, r2
 800862a:	2298      	movs	r2, #152	@ 0x98
 800862c:	18bc      	adds	r4, r7, r2
 800862e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008630:	18bb      	adds	r3, r7, r2
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d114      	bne.n	8008662 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008638:	187b      	adds	r3, r7, r1
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2220      	movs	r2, #32
 800863e:	4013      	ands	r3, r2
 8008640:	d00f      	beq.n	8008662 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008642:	183b      	adds	r3, r7, r0
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2220      	movs	r2, #32
 8008648:	4013      	ands	r3, r2
 800864a:	d00a      	beq.n	8008662 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008650:	2b00      	cmp	r3, #0
 8008652:	d100      	bne.n	8008656 <HAL_UART_IRQHandler+0x62>
 8008654:	e2a0      	b.n	8008b98 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	0010      	movs	r0, r2
 800865e:	4798      	blx	r3
      }
      return;
 8008660:	e29a      	b.n	8008b98 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008662:	2398      	movs	r3, #152	@ 0x98
 8008664:	18fb      	adds	r3, r7, r3
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d100      	bne.n	800866e <HAL_UART_IRQHandler+0x7a>
 800866c:	e114      	b.n	8008898 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800866e:	239c      	movs	r3, #156	@ 0x9c
 8008670:	18fb      	adds	r3, r7, r3
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2201      	movs	r2, #1
 8008676:	4013      	ands	r3, r2
 8008678:	d106      	bne.n	8008688 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800867a:	23a0      	movs	r3, #160	@ 0xa0
 800867c:	18fb      	adds	r3, r7, r3
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a83      	ldr	r2, [pc, #524]	@ (8008890 <HAL_UART_IRQHandler+0x29c>)
 8008682:	4013      	ands	r3, r2
 8008684:	d100      	bne.n	8008688 <HAL_UART_IRQHandler+0x94>
 8008686:	e107      	b.n	8008898 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008688:	23a4      	movs	r3, #164	@ 0xa4
 800868a:	18fb      	adds	r3, r7, r3
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2201      	movs	r2, #1
 8008690:	4013      	ands	r3, r2
 8008692:	d012      	beq.n	80086ba <HAL_UART_IRQHandler+0xc6>
 8008694:	23a0      	movs	r3, #160	@ 0xa0
 8008696:	18fb      	adds	r3, r7, r3
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	2380      	movs	r3, #128	@ 0x80
 800869c:	005b      	lsls	r3, r3, #1
 800869e:	4013      	ands	r3, r2
 80086a0:	d00b      	beq.n	80086ba <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2201      	movs	r2, #1
 80086a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2284      	movs	r2, #132	@ 0x84
 80086ae:	589b      	ldr	r3, [r3, r2]
 80086b0:	2201      	movs	r2, #1
 80086b2:	431a      	orrs	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2184      	movs	r1, #132	@ 0x84
 80086b8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086ba:	23a4      	movs	r3, #164	@ 0xa4
 80086bc:	18fb      	adds	r3, r7, r3
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2202      	movs	r2, #2
 80086c2:	4013      	ands	r3, r2
 80086c4:	d011      	beq.n	80086ea <HAL_UART_IRQHandler+0xf6>
 80086c6:	239c      	movs	r3, #156	@ 0x9c
 80086c8:	18fb      	adds	r3, r7, r3
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2201      	movs	r2, #1
 80086ce:	4013      	ands	r3, r2
 80086d0:	d00b      	beq.n	80086ea <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2202      	movs	r2, #2
 80086d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2284      	movs	r2, #132	@ 0x84
 80086de:	589b      	ldr	r3, [r3, r2]
 80086e0:	2204      	movs	r2, #4
 80086e2:	431a      	orrs	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2184      	movs	r1, #132	@ 0x84
 80086e8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086ea:	23a4      	movs	r3, #164	@ 0xa4
 80086ec:	18fb      	adds	r3, r7, r3
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2204      	movs	r2, #4
 80086f2:	4013      	ands	r3, r2
 80086f4:	d011      	beq.n	800871a <HAL_UART_IRQHandler+0x126>
 80086f6:	239c      	movs	r3, #156	@ 0x9c
 80086f8:	18fb      	adds	r3, r7, r3
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2201      	movs	r2, #1
 80086fe:	4013      	ands	r3, r2
 8008700:	d00b      	beq.n	800871a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2204      	movs	r2, #4
 8008708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2284      	movs	r2, #132	@ 0x84
 800870e:	589b      	ldr	r3, [r3, r2]
 8008710:	2202      	movs	r2, #2
 8008712:	431a      	orrs	r2, r3
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2184      	movs	r1, #132	@ 0x84
 8008718:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800871a:	23a4      	movs	r3, #164	@ 0xa4
 800871c:	18fb      	adds	r3, r7, r3
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2208      	movs	r2, #8
 8008722:	4013      	ands	r3, r2
 8008724:	d017      	beq.n	8008756 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008726:	23a0      	movs	r3, #160	@ 0xa0
 8008728:	18fb      	adds	r3, r7, r3
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2220      	movs	r2, #32
 800872e:	4013      	ands	r3, r2
 8008730:	d105      	bne.n	800873e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008732:	239c      	movs	r3, #156	@ 0x9c
 8008734:	18fb      	adds	r3, r7, r3
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2201      	movs	r2, #1
 800873a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800873c:	d00b      	beq.n	8008756 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2208      	movs	r2, #8
 8008744:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2284      	movs	r2, #132	@ 0x84
 800874a:	589b      	ldr	r3, [r3, r2]
 800874c:	2208      	movs	r2, #8
 800874e:	431a      	orrs	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2184      	movs	r1, #132	@ 0x84
 8008754:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008756:	23a4      	movs	r3, #164	@ 0xa4
 8008758:	18fb      	adds	r3, r7, r3
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	2380      	movs	r3, #128	@ 0x80
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	4013      	ands	r3, r2
 8008762:	d013      	beq.n	800878c <HAL_UART_IRQHandler+0x198>
 8008764:	23a0      	movs	r3, #160	@ 0xa0
 8008766:	18fb      	adds	r3, r7, r3
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	2380      	movs	r3, #128	@ 0x80
 800876c:	04db      	lsls	r3, r3, #19
 800876e:	4013      	ands	r3, r2
 8008770:	d00c      	beq.n	800878c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2280      	movs	r2, #128	@ 0x80
 8008778:	0112      	lsls	r2, r2, #4
 800877a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2284      	movs	r2, #132	@ 0x84
 8008780:	589b      	ldr	r3, [r3, r2]
 8008782:	2220      	movs	r2, #32
 8008784:	431a      	orrs	r2, r3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2184      	movs	r1, #132	@ 0x84
 800878a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2284      	movs	r2, #132	@ 0x84
 8008790:	589b      	ldr	r3, [r3, r2]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d100      	bne.n	8008798 <HAL_UART_IRQHandler+0x1a4>
 8008796:	e201      	b.n	8008b9c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008798:	23a4      	movs	r3, #164	@ 0xa4
 800879a:	18fb      	adds	r3, r7, r3
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2220      	movs	r2, #32
 80087a0:	4013      	ands	r3, r2
 80087a2:	d00e      	beq.n	80087c2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80087a4:	23a0      	movs	r3, #160	@ 0xa0
 80087a6:	18fb      	adds	r3, r7, r3
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2220      	movs	r2, #32
 80087ac:	4013      	ands	r3, r2
 80087ae:	d008      	beq.n	80087c2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d004      	beq.n	80087c2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	0010      	movs	r0, r2
 80087c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2284      	movs	r2, #132	@ 0x84
 80087c6:	589b      	ldr	r3, [r3, r2]
 80087c8:	2194      	movs	r1, #148	@ 0x94
 80087ca:	187a      	adds	r2, r7, r1
 80087cc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	2240      	movs	r2, #64	@ 0x40
 80087d6:	4013      	ands	r3, r2
 80087d8:	2b40      	cmp	r3, #64	@ 0x40
 80087da:	d004      	beq.n	80087e6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80087dc:	187b      	adds	r3, r7, r1
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2228      	movs	r2, #40	@ 0x28
 80087e2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087e4:	d047      	beq.n	8008876 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	0018      	movs	r0, r3
 80087ea:	f000 fecf 	bl	800958c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	2240      	movs	r2, #64	@ 0x40
 80087f6:	4013      	ands	r3, r2
 80087f8:	2b40      	cmp	r3, #64	@ 0x40
 80087fa:	d137      	bne.n	800886c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087fc:	f3ef 8310 	mrs	r3, PRIMASK
 8008800:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008804:	2090      	movs	r0, #144	@ 0x90
 8008806:	183a      	adds	r2, r7, r0
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	2301      	movs	r3, #1
 800880c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800880e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008810:	f383 8810 	msr	PRIMASK, r3
}
 8008814:	46c0      	nop			@ (mov r8, r8)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689a      	ldr	r2, [r3, #8]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2140      	movs	r1, #64	@ 0x40
 8008822:	438a      	bics	r2, r1
 8008824:	609a      	str	r2, [r3, #8]
 8008826:	183b      	adds	r3, r7, r0
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800882c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800882e:	f383 8810 	msr	PRIMASK, r3
}
 8008832:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008838:	2b00      	cmp	r3, #0
 800883a:	d012      	beq.n	8008862 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008840:	4a14      	ldr	r2, [pc, #80]	@ (8008894 <HAL_UART_IRQHandler+0x2a0>)
 8008842:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008848:	0018      	movs	r0, r3
 800884a:	f7fd f87f 	bl	800594c <HAL_DMA_Abort_IT>
 800884e:	1e03      	subs	r3, r0, #0
 8008850:	d01a      	beq.n	8008888 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008856:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800885c:	0018      	movs	r0, r3
 800885e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008860:	e012      	b.n	8008888 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	0018      	movs	r0, r3
 8008866:	f7fc f9ed 	bl	8004c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800886a:	e00d      	b.n	8008888 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	0018      	movs	r0, r3
 8008870:	f7fc f9e8 	bl	8004c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008874:	e008      	b.n	8008888 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	0018      	movs	r0, r3
 800887a:	f7fc f9e3 	bl	8004c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2284      	movs	r2, #132	@ 0x84
 8008882:	2100      	movs	r1, #0
 8008884:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008886:	e189      	b.n	8008b9c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008888:	46c0      	nop			@ (mov r8, r8)
    return;
 800888a:	e187      	b.n	8008b9c <HAL_UART_IRQHandler+0x5a8>
 800888c:	0000080f 	.word	0x0000080f
 8008890:	04000120 	.word	0x04000120
 8008894:	08009655 	.word	0x08009655

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800889c:	2b01      	cmp	r3, #1
 800889e:	d000      	beq.n	80088a2 <HAL_UART_IRQHandler+0x2ae>
 80088a0:	e13b      	b.n	8008b1a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088a2:	23a4      	movs	r3, #164	@ 0xa4
 80088a4:	18fb      	adds	r3, r7, r3
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2210      	movs	r2, #16
 80088aa:	4013      	ands	r3, r2
 80088ac:	d100      	bne.n	80088b0 <HAL_UART_IRQHandler+0x2bc>
 80088ae:	e134      	b.n	8008b1a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088b0:	23a0      	movs	r3, #160	@ 0xa0
 80088b2:	18fb      	adds	r3, r7, r3
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2210      	movs	r2, #16
 80088b8:	4013      	ands	r3, r2
 80088ba:	d100      	bne.n	80088be <HAL_UART_IRQHandler+0x2ca>
 80088bc:	e12d      	b.n	8008b1a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2210      	movs	r2, #16
 80088c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	2240      	movs	r2, #64	@ 0x40
 80088ce:	4013      	ands	r3, r2
 80088d0:	2b40      	cmp	r3, #64	@ 0x40
 80088d2:	d000      	beq.n	80088d6 <HAL_UART_IRQHandler+0x2e2>
 80088d4:	e0a1      	b.n	8008a1a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	685a      	ldr	r2, [r3, #4]
 80088de:	217e      	movs	r1, #126	@ 0x7e
 80088e0:	187b      	adds	r3, r7, r1
 80088e2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80088e4:	187b      	adds	r3, r7, r1
 80088e6:	881b      	ldrh	r3, [r3, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d100      	bne.n	80088ee <HAL_UART_IRQHandler+0x2fa>
 80088ec:	e158      	b.n	8008ba0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2258      	movs	r2, #88	@ 0x58
 80088f2:	5a9b      	ldrh	r3, [r3, r2]
 80088f4:	187a      	adds	r2, r7, r1
 80088f6:	8812      	ldrh	r2, [r2, #0]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d300      	bcc.n	80088fe <HAL_UART_IRQHandler+0x30a>
 80088fc:	e150      	b.n	8008ba0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	187a      	adds	r2, r7, r1
 8008902:	215a      	movs	r1, #90	@ 0x5a
 8008904:	8812      	ldrh	r2, [r2, #0]
 8008906:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2220      	movs	r2, #32
 8008912:	4013      	ands	r3, r2
 8008914:	d16f      	bne.n	80089f6 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008916:	f3ef 8310 	mrs	r3, PRIMASK
 800891a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800891c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800891e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008920:	2301      	movs	r3, #1
 8008922:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008926:	f383 8810 	msr	PRIMASK, r3
}
 800892a:	46c0      	nop			@ (mov r8, r8)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	499e      	ldr	r1, [pc, #632]	@ (8008bb0 <HAL_UART_IRQHandler+0x5bc>)
 8008938:	400a      	ands	r2, r1
 800893a:	601a      	str	r2, [r3, #0]
 800893c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800893e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008942:	f383 8810 	msr	PRIMASK, r3
}
 8008946:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008948:	f3ef 8310 	mrs	r3, PRIMASK
 800894c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800894e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008950:	677b      	str	r3, [r7, #116]	@ 0x74
 8008952:	2301      	movs	r3, #1
 8008954:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008958:	f383 8810 	msr	PRIMASK, r3
}
 800895c:	46c0      	nop			@ (mov r8, r8)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2101      	movs	r1, #1
 800896a:	438a      	bics	r2, r1
 800896c:	609a      	str	r2, [r3, #8]
 800896e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008970:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008974:	f383 8810 	msr	PRIMASK, r3
}
 8008978:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800897a:	f3ef 8310 	mrs	r3, PRIMASK
 800897e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008982:	673b      	str	r3, [r7, #112]	@ 0x70
 8008984:	2301      	movs	r3, #1
 8008986:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800898a:	f383 8810 	msr	PRIMASK, r3
}
 800898e:	46c0      	nop			@ (mov r8, r8)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	2140      	movs	r1, #64	@ 0x40
 800899c:	438a      	bics	r2, r1
 800899e:	609a      	str	r2, [r3, #8]
 80089a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80089a2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089a6:	f383 8810 	msr	PRIMASK, r3
}
 80089aa:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2280      	movs	r2, #128	@ 0x80
 80089b0:	2120      	movs	r1, #32
 80089b2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089ba:	f3ef 8310 	mrs	r3, PRIMASK
 80089be:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80089c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089c4:	2301      	movs	r3, #1
 80089c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089ca:	f383 8810 	msr	PRIMASK, r3
}
 80089ce:	46c0      	nop			@ (mov r8, r8)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2110      	movs	r1, #16
 80089dc:	438a      	bics	r2, r1
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089e6:	f383 8810 	msr	PRIMASK, r3
}
 80089ea:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089f0:	0018      	movs	r0, r3
 80089f2:	f7fc ff6b 	bl	80058cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2202      	movs	r2, #2
 80089fa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2258      	movs	r2, #88	@ 0x58
 8008a00:	5a9a      	ldrh	r2, [r3, r2]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	215a      	movs	r1, #90	@ 0x5a
 8008a06:	5a5b      	ldrh	r3, [r3, r1]
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	1ad3      	subs	r3, r2, r3
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	0011      	movs	r1, r2
 8008a12:	0018      	movs	r0, r3
 8008a14:	f7fc f8e4 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008a18:	e0c2      	b.n	8008ba0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2258      	movs	r2, #88	@ 0x58
 8008a1e:	5a99      	ldrh	r1, [r3, r2]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	225a      	movs	r2, #90	@ 0x5a
 8008a24:	5a9b      	ldrh	r3, [r3, r2]
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	208e      	movs	r0, #142	@ 0x8e
 8008a2a:	183b      	adds	r3, r7, r0
 8008a2c:	1a8a      	subs	r2, r1, r2
 8008a2e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	225a      	movs	r2, #90	@ 0x5a
 8008a34:	5a9b      	ldrh	r3, [r3, r2]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d100      	bne.n	8008a3e <HAL_UART_IRQHandler+0x44a>
 8008a3c:	e0b2      	b.n	8008ba4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8008a3e:	183b      	adds	r3, r7, r0
 8008a40:	881b      	ldrh	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d100      	bne.n	8008a48 <HAL_UART_IRQHandler+0x454>
 8008a46:	e0ad      	b.n	8008ba4 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a48:	f3ef 8310 	mrs	r3, PRIMASK
 8008a4c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a50:	2488      	movs	r4, #136	@ 0x88
 8008a52:	193a      	adds	r2, r7, r4
 8008a54:	6013      	str	r3, [r2, #0]
 8008a56:	2301      	movs	r3, #1
 8008a58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	f383 8810 	msr	PRIMASK, r3
}
 8008a60:	46c0      	nop			@ (mov r8, r8)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4951      	ldr	r1, [pc, #324]	@ (8008bb4 <HAL_UART_IRQHandler+0x5c0>)
 8008a6e:	400a      	ands	r2, r1
 8008a70:	601a      	str	r2, [r3, #0]
 8008a72:	193b      	adds	r3, r7, r4
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	f383 8810 	msr	PRIMASK, r3
}
 8008a7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a80:	f3ef 8310 	mrs	r3, PRIMASK
 8008a84:	61bb      	str	r3, [r7, #24]
  return(result);
 8008a86:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a88:	2484      	movs	r4, #132	@ 0x84
 8008a8a:	193a      	adds	r2, r7, r4
 8008a8c:	6013      	str	r3, [r2, #0]
 8008a8e:	2301      	movs	r3, #1
 8008a90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	f383 8810 	msr	PRIMASK, r3
}
 8008a98:	46c0      	nop			@ (mov r8, r8)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2101      	movs	r1, #1
 8008aa6:	438a      	bics	r2, r1
 8008aa8:	609a      	str	r2, [r3, #8]
 8008aaa:	193b      	adds	r3, r7, r4
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	f383 8810 	msr	PRIMASK, r3
}
 8008ab6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2280      	movs	r2, #128	@ 0x80
 8008abc:	2120      	movs	r1, #32
 8008abe:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008acc:	f3ef 8310 	mrs	r3, PRIMASK
 8008ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad4:	2480      	movs	r4, #128	@ 0x80
 8008ad6:	193a      	adds	r2, r7, r4
 8008ad8:	6013      	str	r3, [r2, #0]
 8008ada:	2301      	movs	r3, #1
 8008adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae0:	f383 8810 	msr	PRIMASK, r3
}
 8008ae4:	46c0      	nop			@ (mov r8, r8)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2110      	movs	r1, #16
 8008af2:	438a      	bics	r2, r1
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	193b      	adds	r3, r7, r4
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008afe:	f383 8810 	msr	PRIMASK, r3
}
 8008b02:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b0a:	183b      	adds	r3, r7, r0
 8008b0c:	881a      	ldrh	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	0011      	movs	r1, r2
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7fc f864 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b18:	e044      	b.n	8008ba4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b1a:	23a4      	movs	r3, #164	@ 0xa4
 8008b1c:	18fb      	adds	r3, r7, r3
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	2380      	movs	r3, #128	@ 0x80
 8008b22:	035b      	lsls	r3, r3, #13
 8008b24:	4013      	ands	r3, r2
 8008b26:	d010      	beq.n	8008b4a <HAL_UART_IRQHandler+0x556>
 8008b28:	239c      	movs	r3, #156	@ 0x9c
 8008b2a:	18fb      	adds	r3, r7, r3
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	2380      	movs	r3, #128	@ 0x80
 8008b30:	03db      	lsls	r3, r3, #15
 8008b32:	4013      	ands	r3, r2
 8008b34:	d009      	beq.n	8008b4a <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2280      	movs	r2, #128	@ 0x80
 8008b3c:	0352      	lsls	r2, r2, #13
 8008b3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	0018      	movs	r0, r3
 8008b44:	f000 ff8c 	bl	8009a60 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b48:	e02f      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008b4a:	23a4      	movs	r3, #164	@ 0xa4
 8008b4c:	18fb      	adds	r3, r7, r3
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2280      	movs	r2, #128	@ 0x80
 8008b52:	4013      	ands	r3, r2
 8008b54:	d00f      	beq.n	8008b76 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008b56:	23a0      	movs	r3, #160	@ 0xa0
 8008b58:	18fb      	adds	r3, r7, r3
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2280      	movs	r2, #128	@ 0x80
 8008b5e:	4013      	ands	r3, r2
 8008b60:	d009      	beq.n	8008b76 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d01e      	beq.n	8008ba8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	0010      	movs	r0, r2
 8008b72:	4798      	blx	r3
    }
    return;
 8008b74:	e018      	b.n	8008ba8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b76:	23a4      	movs	r3, #164	@ 0xa4
 8008b78:	18fb      	adds	r3, r7, r3
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2240      	movs	r2, #64	@ 0x40
 8008b7e:	4013      	ands	r3, r2
 8008b80:	d013      	beq.n	8008baa <HAL_UART_IRQHandler+0x5b6>
 8008b82:	23a0      	movs	r3, #160	@ 0xa0
 8008b84:	18fb      	adds	r3, r7, r3
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2240      	movs	r2, #64	@ 0x40
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	d00d      	beq.n	8008baa <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	0018      	movs	r0, r3
 8008b92:	f000 fd76 	bl	8009682 <UART_EndTransmit_IT>
    return;
 8008b96:	e008      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
      return;
 8008b98:	46c0      	nop			@ (mov r8, r8)
 8008b9a:	e006      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
    return;
 8008b9c:	46c0      	nop			@ (mov r8, r8)
 8008b9e:	e004      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
      return;
 8008ba0:	46c0      	nop			@ (mov r8, r8)
 8008ba2:	e002      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
      return;
 8008ba4:	46c0      	nop			@ (mov r8, r8)
 8008ba6:	e000      	b.n	8008baa <HAL_UART_IRQHandler+0x5b6>
    return;
 8008ba8:	46c0      	nop			@ (mov r8, r8)
  }

}
 8008baa:	46bd      	mov	sp, r7
 8008bac:	b02b      	add	sp, #172	@ 0xac
 8008bae:	bd90      	pop	{r4, r7, pc}
 8008bb0:	fffffeff 	.word	0xfffffeff
 8008bb4:	fffffedf 	.word	0xfffffedf

08008bb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008bc0:	46c0      	nop			@ (mov r8, r8)
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	b002      	add	sp, #8
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008bd0:	46c0      	nop			@ (mov r8, r8)
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	b002      	add	sp, #8
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bd8:	b5b0      	push	{r4, r5, r7, lr}
 8008bda:	b08e      	sub	sp, #56	@ 0x38
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008be0:	231a      	movs	r3, #26
 8008be2:	2218      	movs	r2, #24
 8008be4:	189b      	adds	r3, r3, r2
 8008be6:	19db      	adds	r3, r3, r7
 8008be8:	2200      	movs	r2, #0
 8008bea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	689a      	ldr	r2, [r3, #8]
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4ab4      	ldr	r2, [pc, #720]	@ (8008edc <UART_SetConfig+0x304>)
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	0019      	movs	r1, r3
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c16:	430a      	orrs	r2, r1
 8008c18:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	4aaf      	ldr	r2, [pc, #700]	@ (8008ee0 <UART_SetConfig+0x308>)
 8008c22:	4013      	ands	r3, r2
 8008c24:	0019      	movs	r1, r3
 8008c26:	69fb      	ldr	r3, [r7, #28]
 8008c28:	68da      	ldr	r2, [r3, #12]
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	430a      	orrs	r2, r1
 8008c30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4aa9      	ldr	r2, [pc, #676]	@ (8008ee4 <UART_SetConfig+0x30c>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d004      	beq.n	8008c4c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	4aa5      	ldr	r2, [pc, #660]	@ (8008ee8 <UART_SetConfig+0x310>)
 8008c54:	4013      	ands	r3, r2
 8008c56:	0019      	movs	r1, r3
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c5e:	430a      	orrs	r2, r1
 8008c60:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4aa1      	ldr	r2, [pc, #644]	@ (8008eec <UART_SetConfig+0x314>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d131      	bne.n	8008cd0 <UART_SetConfig+0xf8>
 8008c6c:	4ba0      	ldr	r3, [pc, #640]	@ (8008ef0 <UART_SetConfig+0x318>)
 8008c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c70:	220c      	movs	r2, #12
 8008c72:	4013      	ands	r3, r2
 8008c74:	2b0c      	cmp	r3, #12
 8008c76:	d01d      	beq.n	8008cb4 <UART_SetConfig+0xdc>
 8008c78:	d823      	bhi.n	8008cc2 <UART_SetConfig+0xea>
 8008c7a:	2b08      	cmp	r3, #8
 8008c7c:	d00c      	beq.n	8008c98 <UART_SetConfig+0xc0>
 8008c7e:	d820      	bhi.n	8008cc2 <UART_SetConfig+0xea>
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <UART_SetConfig+0xb2>
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d00e      	beq.n	8008ca6 <UART_SetConfig+0xce>
 8008c88:	e01b      	b.n	8008cc2 <UART_SetConfig+0xea>
 8008c8a:	231b      	movs	r3, #27
 8008c8c:	2218      	movs	r2, #24
 8008c8e:	189b      	adds	r3, r3, r2
 8008c90:	19db      	adds	r3, r3, r7
 8008c92:	2200      	movs	r2, #0
 8008c94:	701a      	strb	r2, [r3, #0]
 8008c96:	e065      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008c98:	231b      	movs	r3, #27
 8008c9a:	2218      	movs	r2, #24
 8008c9c:	189b      	adds	r3, r3, r2
 8008c9e:	19db      	adds	r3, r3, r7
 8008ca0:	2202      	movs	r2, #2
 8008ca2:	701a      	strb	r2, [r3, #0]
 8008ca4:	e05e      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008ca6:	231b      	movs	r3, #27
 8008ca8:	2218      	movs	r2, #24
 8008caa:	189b      	adds	r3, r3, r2
 8008cac:	19db      	adds	r3, r3, r7
 8008cae:	2204      	movs	r2, #4
 8008cb0:	701a      	strb	r2, [r3, #0]
 8008cb2:	e057      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008cb4:	231b      	movs	r3, #27
 8008cb6:	2218      	movs	r2, #24
 8008cb8:	189b      	adds	r3, r3, r2
 8008cba:	19db      	adds	r3, r3, r7
 8008cbc:	2208      	movs	r2, #8
 8008cbe:	701a      	strb	r2, [r3, #0]
 8008cc0:	e050      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008cc2:	231b      	movs	r3, #27
 8008cc4:	2218      	movs	r2, #24
 8008cc6:	189b      	adds	r3, r3, r2
 8008cc8:	19db      	adds	r3, r3, r7
 8008cca:	2210      	movs	r2, #16
 8008ccc:	701a      	strb	r2, [r3, #0]
 8008cce:	e049      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a83      	ldr	r2, [pc, #524]	@ (8008ee4 <UART_SetConfig+0x30c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d13e      	bne.n	8008d58 <UART_SetConfig+0x180>
 8008cda:	4b85      	ldr	r3, [pc, #532]	@ (8008ef0 <UART_SetConfig+0x318>)
 8008cdc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cde:	23c0      	movs	r3, #192	@ 0xc0
 8008ce0:	011b      	lsls	r3, r3, #4
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	22c0      	movs	r2, #192	@ 0xc0
 8008ce6:	0112      	lsls	r2, r2, #4
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d027      	beq.n	8008d3c <UART_SetConfig+0x164>
 8008cec:	22c0      	movs	r2, #192	@ 0xc0
 8008cee:	0112      	lsls	r2, r2, #4
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d82a      	bhi.n	8008d4a <UART_SetConfig+0x172>
 8008cf4:	2280      	movs	r2, #128	@ 0x80
 8008cf6:	0112      	lsls	r2, r2, #4
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d011      	beq.n	8008d20 <UART_SetConfig+0x148>
 8008cfc:	2280      	movs	r2, #128	@ 0x80
 8008cfe:	0112      	lsls	r2, r2, #4
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d822      	bhi.n	8008d4a <UART_SetConfig+0x172>
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d004      	beq.n	8008d12 <UART_SetConfig+0x13a>
 8008d08:	2280      	movs	r2, #128	@ 0x80
 8008d0a:	00d2      	lsls	r2, r2, #3
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d00e      	beq.n	8008d2e <UART_SetConfig+0x156>
 8008d10:	e01b      	b.n	8008d4a <UART_SetConfig+0x172>
 8008d12:	231b      	movs	r3, #27
 8008d14:	2218      	movs	r2, #24
 8008d16:	189b      	adds	r3, r3, r2
 8008d18:	19db      	adds	r3, r3, r7
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	701a      	strb	r2, [r3, #0]
 8008d1e:	e021      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008d20:	231b      	movs	r3, #27
 8008d22:	2218      	movs	r2, #24
 8008d24:	189b      	adds	r3, r3, r2
 8008d26:	19db      	adds	r3, r3, r7
 8008d28:	2202      	movs	r2, #2
 8008d2a:	701a      	strb	r2, [r3, #0]
 8008d2c:	e01a      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008d2e:	231b      	movs	r3, #27
 8008d30:	2218      	movs	r2, #24
 8008d32:	189b      	adds	r3, r3, r2
 8008d34:	19db      	adds	r3, r3, r7
 8008d36:	2204      	movs	r2, #4
 8008d38:	701a      	strb	r2, [r3, #0]
 8008d3a:	e013      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008d3c:	231b      	movs	r3, #27
 8008d3e:	2218      	movs	r2, #24
 8008d40:	189b      	adds	r3, r3, r2
 8008d42:	19db      	adds	r3, r3, r7
 8008d44:	2208      	movs	r2, #8
 8008d46:	701a      	strb	r2, [r3, #0]
 8008d48:	e00c      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008d4a:	231b      	movs	r3, #27
 8008d4c:	2218      	movs	r2, #24
 8008d4e:	189b      	adds	r3, r3, r2
 8008d50:	19db      	adds	r3, r3, r7
 8008d52:	2210      	movs	r2, #16
 8008d54:	701a      	strb	r2, [r3, #0]
 8008d56:	e005      	b.n	8008d64 <UART_SetConfig+0x18c>
 8008d58:	231b      	movs	r3, #27
 8008d5a:	2218      	movs	r2, #24
 8008d5c:	189b      	adds	r3, r3, r2
 8008d5e:	19db      	adds	r3, r3, r7
 8008d60:	2210      	movs	r2, #16
 8008d62:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a5e      	ldr	r2, [pc, #376]	@ (8008ee4 <UART_SetConfig+0x30c>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d000      	beq.n	8008d70 <UART_SetConfig+0x198>
 8008d6e:	e084      	b.n	8008e7a <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d70:	231b      	movs	r3, #27
 8008d72:	2218      	movs	r2, #24
 8008d74:	189b      	adds	r3, r3, r2
 8008d76:	19db      	adds	r3, r3, r7
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	2b08      	cmp	r3, #8
 8008d7c:	d01d      	beq.n	8008dba <UART_SetConfig+0x1e2>
 8008d7e:	dc20      	bgt.n	8008dc2 <UART_SetConfig+0x1ea>
 8008d80:	2b04      	cmp	r3, #4
 8008d82:	d015      	beq.n	8008db0 <UART_SetConfig+0x1d8>
 8008d84:	dc1d      	bgt.n	8008dc2 <UART_SetConfig+0x1ea>
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d002      	beq.n	8008d90 <UART_SetConfig+0x1b8>
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d005      	beq.n	8008d9a <UART_SetConfig+0x1c2>
 8008d8e:	e018      	b.n	8008dc2 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d90:	f7fe fdc2 	bl	8007918 <HAL_RCC_GetPCLK1Freq>
 8008d94:	0003      	movs	r3, r0
 8008d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008d98:	e01c      	b.n	8008dd4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d9a:	4b55      	ldr	r3, [pc, #340]	@ (8008ef0 <UART_SetConfig+0x318>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2210      	movs	r2, #16
 8008da0:	4013      	ands	r3, r2
 8008da2:	d002      	beq.n	8008daa <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008da4:	4b53      	ldr	r3, [pc, #332]	@ (8008ef4 <UART_SetConfig+0x31c>)
 8008da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008da8:	e014      	b.n	8008dd4 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8008daa:	4b53      	ldr	r3, [pc, #332]	@ (8008ef8 <UART_SetConfig+0x320>)
 8008dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008dae:	e011      	b.n	8008dd4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008db0:	f7fe fd02 	bl	80077b8 <HAL_RCC_GetSysClockFreq>
 8008db4:	0003      	movs	r3, r0
 8008db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008db8:	e00c      	b.n	8008dd4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dba:	2380      	movs	r3, #128	@ 0x80
 8008dbc:	021b      	lsls	r3, r3, #8
 8008dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008dc0:	e008      	b.n	8008dd4 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008dc6:	231a      	movs	r3, #26
 8008dc8:	2218      	movs	r2, #24
 8008dca:	189b      	adds	r3, r3, r2
 8008dcc:	19db      	adds	r3, r3, r7
 8008dce:	2201      	movs	r2, #1
 8008dd0:	701a      	strb	r2, [r3, #0]
        break;
 8008dd2:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d100      	bne.n	8008ddc <UART_SetConfig+0x204>
 8008dda:	e12f      	b.n	800903c <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	685a      	ldr	r2, [r3, #4]
 8008de0:	0013      	movs	r3, r2
 8008de2:	005b      	lsls	r3, r3, #1
 8008de4:	189b      	adds	r3, r3, r2
 8008de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d305      	bcc.n	8008df8 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d906      	bls.n	8008e06 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8008df8:	231a      	movs	r3, #26
 8008dfa:	2218      	movs	r2, #24
 8008dfc:	189b      	adds	r3, r3, r2
 8008dfe:	19db      	adds	r3, r3, r7
 8008e00:	2201      	movs	r2, #1
 8008e02:	701a      	strb	r2, [r3, #0]
 8008e04:	e11a      	b.n	800903c <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e08:	613b      	str	r3, [r7, #16]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	617b      	str	r3, [r7, #20]
 8008e0e:	6939      	ldr	r1, [r7, #16]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	000b      	movs	r3, r1
 8008e14:	0e1b      	lsrs	r3, r3, #24
 8008e16:	0010      	movs	r0, r2
 8008e18:	0205      	lsls	r5, r0, #8
 8008e1a:	431d      	orrs	r5, r3
 8008e1c:	000b      	movs	r3, r1
 8008e1e:	021c      	lsls	r4, r3, #8
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	085b      	lsrs	r3, r3, #1
 8008e26:	60bb      	str	r3, [r7, #8]
 8008e28:	2300      	movs	r3, #0
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	68b8      	ldr	r0, [r7, #8]
 8008e2e:	68f9      	ldr	r1, [r7, #12]
 8008e30:	1900      	adds	r0, r0, r4
 8008e32:	4169      	adcs	r1, r5
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	603b      	str	r3, [r7, #0]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	607b      	str	r3, [r7, #4]
 8008e3e:	683a      	ldr	r2, [r7, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f7f7 fb31 	bl	80004a8 <__aeabi_uldivmod>
 8008e46:	0002      	movs	r2, r0
 8008e48:	000b      	movs	r3, r1
 8008e4a:	0013      	movs	r3, r2
 8008e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e50:	23c0      	movs	r3, #192	@ 0xc0
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d309      	bcc.n	8008e6c <UART_SetConfig+0x294>
 8008e58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e5a:	2380      	movs	r3, #128	@ 0x80
 8008e5c:	035b      	lsls	r3, r3, #13
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d204      	bcs.n	8008e6c <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e68:	60da      	str	r2, [r3, #12]
 8008e6a:	e0e7      	b.n	800903c <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8008e6c:	231a      	movs	r3, #26
 8008e6e:	2218      	movs	r2, #24
 8008e70:	189b      	adds	r3, r3, r2
 8008e72:	19db      	adds	r3, r3, r7
 8008e74:	2201      	movs	r2, #1
 8008e76:	701a      	strb	r2, [r3, #0]
 8008e78:	e0e0      	b.n	800903c <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	69da      	ldr	r2, [r3, #28]
 8008e7e:	2380      	movs	r3, #128	@ 0x80
 8008e80:	021b      	lsls	r3, r3, #8
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d000      	beq.n	8008e88 <UART_SetConfig+0x2b0>
 8008e86:	e082      	b.n	8008f8e <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8008e88:	231b      	movs	r3, #27
 8008e8a:	2218      	movs	r2, #24
 8008e8c:	189b      	adds	r3, r3, r2
 8008e8e:	19db      	adds	r3, r3, r7
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	2b08      	cmp	r3, #8
 8008e94:	d834      	bhi.n	8008f00 <UART_SetConfig+0x328>
 8008e96:	009a      	lsls	r2, r3, #2
 8008e98:	4b18      	ldr	r3, [pc, #96]	@ (8008efc <UART_SetConfig+0x324>)
 8008e9a:	18d3      	adds	r3, r2, r3
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ea0:	f7fe fd3a 	bl	8007918 <HAL_RCC_GetPCLK1Freq>
 8008ea4:	0003      	movs	r3, r0
 8008ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008ea8:	e033      	b.n	8008f12 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008eaa:	f7fe fd4b 	bl	8007944 <HAL_RCC_GetPCLK2Freq>
 8008eae:	0003      	movs	r3, r0
 8008eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008eb2:	e02e      	b.n	8008f12 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef0 <UART_SetConfig+0x318>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2210      	movs	r2, #16
 8008eba:	4013      	ands	r3, r2
 8008ebc:	d002      	beq.n	8008ec4 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8008ef4 <UART_SetConfig+0x31c>)
 8008ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008ec2:	e026      	b.n	8008f12 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8008ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ef8 <UART_SetConfig+0x320>)
 8008ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008ec8:	e023      	b.n	8008f12 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008eca:	f7fe fc75 	bl	80077b8 <HAL_RCC_GetSysClockFreq>
 8008ece:	0003      	movs	r3, r0
 8008ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008ed2:	e01e      	b.n	8008f12 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ed4:	2380      	movs	r3, #128	@ 0x80
 8008ed6:	021b      	lsls	r3, r3, #8
 8008ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008eda:	e01a      	b.n	8008f12 <UART_SetConfig+0x33a>
 8008edc:	efff69f3 	.word	0xefff69f3
 8008ee0:	ffffcfff 	.word	0xffffcfff
 8008ee4:	40004800 	.word	0x40004800
 8008ee8:	fffff4ff 	.word	0xfffff4ff
 8008eec:	40004400 	.word	0x40004400
 8008ef0:	40021000 	.word	0x40021000
 8008ef4:	003d0900 	.word	0x003d0900
 8008ef8:	00f42400 	.word	0x00f42400
 8008efc:	0800c794 	.word	0x0800c794
      default:
        pclk = 0U;
 8008f00:	2300      	movs	r3, #0
 8008f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008f04:	231a      	movs	r3, #26
 8008f06:	2218      	movs	r2, #24
 8008f08:	189b      	adds	r3, r3, r2
 8008f0a:	19db      	adds	r3, r3, r7
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	701a      	strb	r2, [r3, #0]
        break;
 8008f10:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d100      	bne.n	8008f1a <UART_SetConfig+0x342>
 8008f18:	e090      	b.n	800903c <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f1c:	005a      	lsls	r2, r3, #1
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	085b      	lsrs	r3, r3, #1
 8008f24:	18d2      	adds	r2, r2, r3
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	0019      	movs	r1, r3
 8008f2c:	0010      	movs	r0, r2
 8008f2e:	f7f7 f907 	bl	8000140 <__udivsi3>
 8008f32:	0003      	movs	r3, r0
 8008f34:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f38:	2b0f      	cmp	r3, #15
 8008f3a:	d921      	bls.n	8008f80 <UART_SetConfig+0x3a8>
 8008f3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f3e:	2380      	movs	r3, #128	@ 0x80
 8008f40:	025b      	lsls	r3, r3, #9
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d21c      	bcs.n	8008f80 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	200e      	movs	r0, #14
 8008f4c:	2418      	movs	r4, #24
 8008f4e:	1903      	adds	r3, r0, r4
 8008f50:	19db      	adds	r3, r3, r7
 8008f52:	210f      	movs	r1, #15
 8008f54:	438a      	bics	r2, r1
 8008f56:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5a:	085b      	lsrs	r3, r3, #1
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	2207      	movs	r2, #7
 8008f60:	4013      	ands	r3, r2
 8008f62:	b299      	uxth	r1, r3
 8008f64:	1903      	adds	r3, r0, r4
 8008f66:	19db      	adds	r3, r3, r7
 8008f68:	1902      	adds	r2, r0, r4
 8008f6a:	19d2      	adds	r2, r2, r7
 8008f6c:	8812      	ldrh	r2, [r2, #0]
 8008f6e:	430a      	orrs	r2, r1
 8008f70:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	1902      	adds	r2, r0, r4
 8008f78:	19d2      	adds	r2, r2, r7
 8008f7a:	8812      	ldrh	r2, [r2, #0]
 8008f7c:	60da      	str	r2, [r3, #12]
 8008f7e:	e05d      	b.n	800903c <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8008f80:	231a      	movs	r3, #26
 8008f82:	2218      	movs	r2, #24
 8008f84:	189b      	adds	r3, r3, r2
 8008f86:	19db      	adds	r3, r3, r7
 8008f88:	2201      	movs	r2, #1
 8008f8a:	701a      	strb	r2, [r3, #0]
 8008f8c:	e056      	b.n	800903c <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f8e:	231b      	movs	r3, #27
 8008f90:	2218      	movs	r2, #24
 8008f92:	189b      	adds	r3, r3, r2
 8008f94:	19db      	adds	r3, r3, r7
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	2b08      	cmp	r3, #8
 8008f9a:	d822      	bhi.n	8008fe2 <UART_SetConfig+0x40a>
 8008f9c:	009a      	lsls	r2, r3, #2
 8008f9e:	4b2f      	ldr	r3, [pc, #188]	@ (800905c <UART_SetConfig+0x484>)
 8008fa0:	18d3      	adds	r3, r2, r3
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fa6:	f7fe fcb7 	bl	8007918 <HAL_RCC_GetPCLK1Freq>
 8008faa:	0003      	movs	r3, r0
 8008fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008fae:	e021      	b.n	8008ff4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fb0:	f7fe fcc8 	bl	8007944 <HAL_RCC_GetPCLK2Freq>
 8008fb4:	0003      	movs	r3, r0
 8008fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008fb8:	e01c      	b.n	8008ff4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fba:	4b29      	ldr	r3, [pc, #164]	@ (8009060 <UART_SetConfig+0x488>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2210      	movs	r2, #16
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	d002      	beq.n	8008fca <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008fc4:	4b27      	ldr	r3, [pc, #156]	@ (8009064 <UART_SetConfig+0x48c>)
 8008fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008fc8:	e014      	b.n	8008ff4 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8008fca:	4b27      	ldr	r3, [pc, #156]	@ (8009068 <UART_SetConfig+0x490>)
 8008fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008fce:	e011      	b.n	8008ff4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fd0:	f7fe fbf2 	bl	80077b8 <HAL_RCC_GetSysClockFreq>
 8008fd4:	0003      	movs	r3, r0
 8008fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008fd8:	e00c      	b.n	8008ff4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fda:	2380      	movs	r3, #128	@ 0x80
 8008fdc:	021b      	lsls	r3, r3, #8
 8008fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008fe0:	e008      	b.n	8008ff4 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008fe6:	231a      	movs	r3, #26
 8008fe8:	2218      	movs	r2, #24
 8008fea:	189b      	adds	r3, r3, r2
 8008fec:	19db      	adds	r3, r3, r7
 8008fee:	2201      	movs	r2, #1
 8008ff0:	701a      	strb	r2, [r3, #0]
        break;
 8008ff2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d020      	beq.n	800903c <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	085a      	lsrs	r2, r3, #1
 8009000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009002:	18d2      	adds	r2, r2, r3
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	0019      	movs	r1, r3
 800900a:	0010      	movs	r0, r2
 800900c:	f7f7 f898 	bl	8000140 <__udivsi3>
 8009010:	0003      	movs	r3, r0
 8009012:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009016:	2b0f      	cmp	r3, #15
 8009018:	d90a      	bls.n	8009030 <UART_SetConfig+0x458>
 800901a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800901c:	2380      	movs	r3, #128	@ 0x80
 800901e:	025b      	lsls	r3, r3, #9
 8009020:	429a      	cmp	r2, r3
 8009022:	d205      	bcs.n	8009030 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009026:	b29a      	uxth	r2, r3
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	60da      	str	r2, [r3, #12]
 800902e:	e005      	b.n	800903c <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8009030:	231a      	movs	r3, #26
 8009032:	2218      	movs	r2, #24
 8009034:	189b      	adds	r3, r3, r2
 8009036:	19db      	adds	r3, r3, r7
 8009038:	2201      	movs	r2, #1
 800903a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	2200      	movs	r2, #0
 8009040:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	2200      	movs	r2, #0
 8009046:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009048:	231a      	movs	r3, #26
 800904a:	2218      	movs	r2, #24
 800904c:	189b      	adds	r3, r3, r2
 800904e:	19db      	adds	r3, r3, r7
 8009050:	781b      	ldrb	r3, [r3, #0]
}
 8009052:	0018      	movs	r0, r3
 8009054:	46bd      	mov	sp, r7
 8009056:	b00e      	add	sp, #56	@ 0x38
 8009058:	bdb0      	pop	{r4, r5, r7, pc}
 800905a:	46c0      	nop			@ (mov r8, r8)
 800905c:	0800c7b8 	.word	0x0800c7b8
 8009060:	40021000 	.word	0x40021000
 8009064:	003d0900 	.word	0x003d0900
 8009068:	00f42400 	.word	0x00f42400

0800906c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009078:	2201      	movs	r2, #1
 800907a:	4013      	ands	r3, r2
 800907c:	d00b      	beq.n	8009096 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	4a4a      	ldr	r2, [pc, #296]	@ (80091b0 <UART_AdvFeatureConfig+0x144>)
 8009086:	4013      	ands	r3, r2
 8009088:	0019      	movs	r1, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	430a      	orrs	r2, r1
 8009094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909a:	2202      	movs	r2, #2
 800909c:	4013      	ands	r3, r2
 800909e:	d00b      	beq.n	80090b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	4a43      	ldr	r2, [pc, #268]	@ (80091b4 <UART_AdvFeatureConfig+0x148>)
 80090a8:	4013      	ands	r3, r2
 80090aa:	0019      	movs	r1, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090bc:	2204      	movs	r2, #4
 80090be:	4013      	ands	r3, r2
 80090c0:	d00b      	beq.n	80090da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	4a3b      	ldr	r2, [pc, #236]	@ (80091b8 <UART_AdvFeatureConfig+0x14c>)
 80090ca:	4013      	ands	r3, r2
 80090cc:	0019      	movs	r1, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	430a      	orrs	r2, r1
 80090d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090de:	2208      	movs	r2, #8
 80090e0:	4013      	ands	r3, r2
 80090e2:	d00b      	beq.n	80090fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	4a34      	ldr	r2, [pc, #208]	@ (80091bc <UART_AdvFeatureConfig+0x150>)
 80090ec:	4013      	ands	r3, r2
 80090ee:	0019      	movs	r1, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	430a      	orrs	r2, r1
 80090fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009100:	2210      	movs	r2, #16
 8009102:	4013      	ands	r3, r2
 8009104:	d00b      	beq.n	800911e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	4a2c      	ldr	r2, [pc, #176]	@ (80091c0 <UART_AdvFeatureConfig+0x154>)
 800910e:	4013      	ands	r3, r2
 8009110:	0019      	movs	r1, r3
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	430a      	orrs	r2, r1
 800911c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009122:	2220      	movs	r2, #32
 8009124:	4013      	ands	r3, r2
 8009126:	d00b      	beq.n	8009140 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	4a25      	ldr	r2, [pc, #148]	@ (80091c4 <UART_AdvFeatureConfig+0x158>)
 8009130:	4013      	ands	r3, r2
 8009132:	0019      	movs	r1, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	430a      	orrs	r2, r1
 800913e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009144:	2240      	movs	r2, #64	@ 0x40
 8009146:	4013      	ands	r3, r2
 8009148:	d01d      	beq.n	8009186 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	4a1d      	ldr	r2, [pc, #116]	@ (80091c8 <UART_AdvFeatureConfig+0x15c>)
 8009152:	4013      	ands	r3, r2
 8009154:	0019      	movs	r1, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	430a      	orrs	r2, r1
 8009160:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009166:	2380      	movs	r3, #128	@ 0x80
 8009168:	035b      	lsls	r3, r3, #13
 800916a:	429a      	cmp	r2, r3
 800916c:	d10b      	bne.n	8009186 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	4a15      	ldr	r2, [pc, #84]	@ (80091cc <UART_AdvFeatureConfig+0x160>)
 8009176:	4013      	ands	r3, r2
 8009178:	0019      	movs	r1, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	430a      	orrs	r2, r1
 8009184:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918a:	2280      	movs	r2, #128	@ 0x80
 800918c:	4013      	ands	r3, r2
 800918e:	d00b      	beq.n	80091a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	4a0e      	ldr	r2, [pc, #56]	@ (80091d0 <UART_AdvFeatureConfig+0x164>)
 8009198:	4013      	ands	r3, r2
 800919a:	0019      	movs	r1, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	430a      	orrs	r2, r1
 80091a6:	605a      	str	r2, [r3, #4]
  }
}
 80091a8:	46c0      	nop			@ (mov r8, r8)
 80091aa:	46bd      	mov	sp, r7
 80091ac:	b002      	add	sp, #8
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	fffdffff 	.word	0xfffdffff
 80091b4:	fffeffff 	.word	0xfffeffff
 80091b8:	fffbffff 	.word	0xfffbffff
 80091bc:	ffff7fff 	.word	0xffff7fff
 80091c0:	ffffefff 	.word	0xffffefff
 80091c4:	ffffdfff 	.word	0xffffdfff
 80091c8:	ffefffff 	.word	0xffefffff
 80091cc:	ff9fffff 	.word	0xff9fffff
 80091d0:	fff7ffff 	.word	0xfff7ffff

080091d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b092      	sub	sp, #72	@ 0x48
 80091d8:	af02      	add	r7, sp, #8
 80091da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2284      	movs	r2, #132	@ 0x84
 80091e0:	2100      	movs	r1, #0
 80091e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091e4:	f7fc f87c 	bl	80052e0 <HAL_GetTick>
 80091e8:	0003      	movs	r3, r0
 80091ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2208      	movs	r2, #8
 80091f4:	4013      	ands	r3, r2
 80091f6:	2b08      	cmp	r3, #8
 80091f8:	d12c      	bne.n	8009254 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091fc:	2280      	movs	r2, #128	@ 0x80
 80091fe:	0391      	lsls	r1, r2, #14
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	4a46      	ldr	r2, [pc, #280]	@ (800931c <UART_CheckIdleState+0x148>)
 8009204:	9200      	str	r2, [sp, #0]
 8009206:	2200      	movs	r2, #0
 8009208:	f000 f88c 	bl	8009324 <UART_WaitOnFlagUntilTimeout>
 800920c:	1e03      	subs	r3, r0, #0
 800920e:	d021      	beq.n	8009254 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009210:	f3ef 8310 	mrs	r3, PRIMASK
 8009214:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009218:	63bb      	str	r3, [r7, #56]	@ 0x38
 800921a:	2301      	movs	r3, #1
 800921c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800921e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009220:	f383 8810 	msr	PRIMASK, r3
}
 8009224:	46c0      	nop			@ (mov r8, r8)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2180      	movs	r1, #128	@ 0x80
 8009232:	438a      	bics	r2, r1
 8009234:	601a      	str	r2, [r3, #0]
 8009236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009238:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800923a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800923c:	f383 8810 	msr	PRIMASK, r3
}
 8009240:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2220      	movs	r2, #32
 8009246:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2278      	movs	r2, #120	@ 0x78
 800924c:	2100      	movs	r1, #0
 800924e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009250:	2303      	movs	r3, #3
 8009252:	e05f      	b.n	8009314 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2204      	movs	r2, #4
 800925c:	4013      	ands	r3, r2
 800925e:	2b04      	cmp	r3, #4
 8009260:	d146      	bne.n	80092f0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009264:	2280      	movs	r2, #128	@ 0x80
 8009266:	03d1      	lsls	r1, r2, #15
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	4a2c      	ldr	r2, [pc, #176]	@ (800931c <UART_CheckIdleState+0x148>)
 800926c:	9200      	str	r2, [sp, #0]
 800926e:	2200      	movs	r2, #0
 8009270:	f000 f858 	bl	8009324 <UART_WaitOnFlagUntilTimeout>
 8009274:	1e03      	subs	r3, r0, #0
 8009276:	d03b      	beq.n	80092f0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009278:	f3ef 8310 	mrs	r3, PRIMASK
 800927c:	60fb      	str	r3, [r7, #12]
  return(result);
 800927e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009280:	637b      	str	r3, [r7, #52]	@ 0x34
 8009282:	2301      	movs	r3, #1
 8009284:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	f383 8810 	msr	PRIMASK, r3
}
 800928c:	46c0      	nop			@ (mov r8, r8)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4921      	ldr	r1, [pc, #132]	@ (8009320 <UART_CheckIdleState+0x14c>)
 800929a:	400a      	ands	r2, r1
 800929c:	601a      	str	r2, [r3, #0]
 800929e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	f383 8810 	msr	PRIMASK, r3
}
 80092a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092aa:	f3ef 8310 	mrs	r3, PRIMASK
 80092ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80092b0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80092b4:	2301      	movs	r3, #1
 80092b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	f383 8810 	msr	PRIMASK, r3
}
 80092be:	46c0      	nop			@ (mov r8, r8)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2101      	movs	r1, #1
 80092cc:	438a      	bics	r2, r1
 80092ce:	609a      	str	r2, [r3, #8]
 80092d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	f383 8810 	msr	PRIMASK, r3
}
 80092da:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2280      	movs	r2, #128	@ 0x80
 80092e0:	2120      	movs	r1, #32
 80092e2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2278      	movs	r2, #120	@ 0x78
 80092e8:	2100      	movs	r1, #0
 80092ea:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	e011      	b.n	8009314 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2220      	movs	r2, #32
 80092f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2280      	movs	r2, #128	@ 0x80
 80092fa:	2120      	movs	r1, #32
 80092fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2278      	movs	r2, #120	@ 0x78
 800930e:	2100      	movs	r1, #0
 8009310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	0018      	movs	r0, r3
 8009316:	46bd      	mov	sp, r7
 8009318:	b010      	add	sp, #64	@ 0x40
 800931a:	bd80      	pop	{r7, pc}
 800931c:	01ffffff 	.word	0x01ffffff
 8009320:	fffffedf 	.word	0xfffffedf

08009324 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	603b      	str	r3, [r7, #0]
 8009330:	1dfb      	adds	r3, r7, #7
 8009332:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009334:	e04b      	b.n	80093ce <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009336:	69bb      	ldr	r3, [r7, #24]
 8009338:	3301      	adds	r3, #1
 800933a:	d048      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800933c:	f7fb ffd0 	bl	80052e0 <HAL_GetTick>
 8009340:	0002      	movs	r2, r0
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	69ba      	ldr	r2, [r7, #24]
 8009348:	429a      	cmp	r2, r3
 800934a:	d302      	bcc.n	8009352 <UART_WaitOnFlagUntilTimeout+0x2e>
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d101      	bne.n	8009356 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e04b      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2204      	movs	r2, #4
 800935e:	4013      	ands	r3, r2
 8009360:	d035      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	69db      	ldr	r3, [r3, #28]
 8009368:	2208      	movs	r2, #8
 800936a:	4013      	ands	r3, r2
 800936c:	2b08      	cmp	r3, #8
 800936e:	d111      	bne.n	8009394 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2208      	movs	r2, #8
 8009376:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	0018      	movs	r0, r3
 800937c:	f000 f906 	bl	800958c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2284      	movs	r2, #132	@ 0x84
 8009384:	2108      	movs	r1, #8
 8009386:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2278      	movs	r2, #120	@ 0x78
 800938c:	2100      	movs	r1, #0
 800938e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8009390:	2301      	movs	r3, #1
 8009392:	e02c      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	69da      	ldr	r2, [r3, #28]
 800939a:	2380      	movs	r3, #128	@ 0x80
 800939c:	011b      	lsls	r3, r3, #4
 800939e:	401a      	ands	r2, r3
 80093a0:	2380      	movs	r3, #128	@ 0x80
 80093a2:	011b      	lsls	r3, r3, #4
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d112      	bne.n	80093ce <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2280      	movs	r2, #128	@ 0x80
 80093ae:	0112      	lsls	r2, r2, #4
 80093b0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	0018      	movs	r0, r3
 80093b6:	f000 f8e9 	bl	800958c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2284      	movs	r2, #132	@ 0x84
 80093be:	2120      	movs	r1, #32
 80093c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2278      	movs	r2, #120	@ 0x78
 80093c6:	2100      	movs	r1, #0
 80093c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80093ca:	2303      	movs	r3, #3
 80093cc:	e00f      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	69db      	ldr	r3, [r3, #28]
 80093d4:	68ba      	ldr	r2, [r7, #8]
 80093d6:	4013      	ands	r3, r2
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	1ad3      	subs	r3, r2, r3
 80093dc:	425a      	negs	r2, r3
 80093de:	4153      	adcs	r3, r2
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	001a      	movs	r2, r3
 80093e4:	1dfb      	adds	r3, r7, #7
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d0a4      	beq.n	8009336 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	0018      	movs	r0, r3
 80093f0:	46bd      	mov	sp, r7
 80093f2:	b004      	add	sp, #16
 80093f4:	bd80      	pop	{r7, pc}
	...

080093f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b090      	sub	sp, #64	@ 0x40
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	1dbb      	adds	r3, r7, #6
 8009404:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	1dba      	adds	r2, r7, #6
 8009410:	2158      	movs	r1, #88	@ 0x58
 8009412:	8812      	ldrh	r2, [r2, #0]
 8009414:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	1dba      	adds	r2, r7, #6
 800941a:	215a      	movs	r1, #90	@ 0x5a
 800941c:	8812      	ldrh	r2, [r2, #0]
 800941e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2200      	movs	r2, #0
 8009424:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	689a      	ldr	r2, [r3, #8]
 800942a:	2380      	movs	r3, #128	@ 0x80
 800942c:	015b      	lsls	r3, r3, #5
 800942e:	429a      	cmp	r2, r3
 8009430:	d10d      	bne.n	800944e <UART_Start_Receive_IT+0x56>
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d104      	bne.n	8009444 <UART_Start_Receive_IT+0x4c>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	225c      	movs	r2, #92	@ 0x5c
 800943e:	4950      	ldr	r1, [pc, #320]	@ (8009580 <UART_Start_Receive_IT+0x188>)
 8009440:	5299      	strh	r1, [r3, r2]
 8009442:	e02e      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	225c      	movs	r2, #92	@ 0x5c
 8009448:	21ff      	movs	r1, #255	@ 0xff
 800944a:	5299      	strh	r1, [r3, r2]
 800944c:	e029      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10d      	bne.n	8009472 <UART_Start_Receive_IT+0x7a>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d104      	bne.n	8009468 <UART_Start_Receive_IT+0x70>
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	225c      	movs	r2, #92	@ 0x5c
 8009462:	21ff      	movs	r1, #255	@ 0xff
 8009464:	5299      	strh	r1, [r3, r2]
 8009466:	e01c      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	225c      	movs	r2, #92	@ 0x5c
 800946c:	217f      	movs	r1, #127	@ 0x7f
 800946e:	5299      	strh	r1, [r3, r2]
 8009470:	e017      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	689a      	ldr	r2, [r3, #8]
 8009476:	2380      	movs	r3, #128	@ 0x80
 8009478:	055b      	lsls	r3, r3, #21
 800947a:	429a      	cmp	r2, r3
 800947c:	d10d      	bne.n	800949a <UART_Start_Receive_IT+0xa2>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d104      	bne.n	8009490 <UART_Start_Receive_IT+0x98>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	225c      	movs	r2, #92	@ 0x5c
 800948a:	217f      	movs	r1, #127	@ 0x7f
 800948c:	5299      	strh	r1, [r3, r2]
 800948e:	e008      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	225c      	movs	r2, #92	@ 0x5c
 8009494:	213f      	movs	r1, #63	@ 0x3f
 8009496:	5299      	strh	r1, [r3, r2]
 8009498:	e003      	b.n	80094a2 <UART_Start_Receive_IT+0xaa>
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	225c      	movs	r2, #92	@ 0x5c
 800949e:	2100      	movs	r1, #0
 80094a0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2284      	movs	r2, #132	@ 0x84
 80094a6:	2100      	movs	r1, #0
 80094a8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2280      	movs	r2, #128	@ 0x80
 80094ae:	2122      	movs	r1, #34	@ 0x22
 80094b0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094b2:	f3ef 8310 	mrs	r3, PRIMASK
 80094b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80094b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094bc:	2301      	movs	r3, #1
 80094be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c2:	f383 8810 	msr	PRIMASK, r3
}
 80094c6:	46c0      	nop			@ (mov r8, r8)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689a      	ldr	r2, [r3, #8]
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2101      	movs	r1, #1
 80094d4:	430a      	orrs	r2, r1
 80094d6:	609a      	str	r2, [r3, #8]
 80094d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094da:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094de:	f383 8810 	msr	PRIMASK, r3
}
 80094e2:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	689a      	ldr	r2, [r3, #8]
 80094e8:	2380      	movs	r3, #128	@ 0x80
 80094ea:	015b      	lsls	r3, r3, #5
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d107      	bne.n	8009500 <UART_Start_Receive_IT+0x108>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d103      	bne.n	8009500 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	4a22      	ldr	r2, [pc, #136]	@ (8009584 <UART_Start_Receive_IT+0x18c>)
 80094fc:	669a      	str	r2, [r3, #104]	@ 0x68
 80094fe:	e002      	b.n	8009506 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	4a21      	ldr	r2, [pc, #132]	@ (8009588 <UART_Start_Receive_IT+0x190>)
 8009504:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	691b      	ldr	r3, [r3, #16]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d019      	beq.n	8009542 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800950e:	f3ef 8310 	mrs	r3, PRIMASK
 8009512:	61fb      	str	r3, [r7, #28]
  return(result);
 8009514:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009516:	637b      	str	r3, [r7, #52]	@ 0x34
 8009518:	2301      	movs	r3, #1
 800951a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800951c:	6a3b      	ldr	r3, [r7, #32]
 800951e:	f383 8810 	msr	PRIMASK, r3
}
 8009522:	46c0      	nop			@ (mov r8, r8)
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2190      	movs	r1, #144	@ 0x90
 8009530:	0049      	lsls	r1, r1, #1
 8009532:	430a      	orrs	r2, r1
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009538:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800953a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953c:	f383 8810 	msr	PRIMASK, r3
}
 8009540:	e018      	b.n	8009574 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009542:	f3ef 8310 	mrs	r3, PRIMASK
 8009546:	613b      	str	r3, [r7, #16]
  return(result);
 8009548:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800954a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800954c:	2301      	movs	r3, #1
 800954e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f383 8810 	msr	PRIMASK, r3
}
 8009556:	46c0      	nop			@ (mov r8, r8)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2120      	movs	r1, #32
 8009564:	430a      	orrs	r2, r1
 8009566:	601a      	str	r2, [r3, #0]
 8009568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800956a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	f383 8810 	msr	PRIMASK, r3
}
 8009572:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	0018      	movs	r0, r3
 8009578:	46bd      	mov	sp, r7
 800957a:	b010      	add	sp, #64	@ 0x40
 800957c:	bd80      	pop	{r7, pc}
 800957e:	46c0      	nop			@ (mov r8, r8)
 8009580:	000001ff 	.word	0x000001ff
 8009584:	0800989d 	.word	0x0800989d
 8009588:	080096d9 	.word	0x080096d9

0800958c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b08e      	sub	sp, #56	@ 0x38
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009594:	f3ef 8310 	mrs	r3, PRIMASK
 8009598:	617b      	str	r3, [r7, #20]
  return(result);
 800959a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800959c:	637b      	str	r3, [r7, #52]	@ 0x34
 800959e:	2301      	movs	r3, #1
 80095a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	f383 8810 	msr	PRIMASK, r3
}
 80095a8:	46c0      	nop			@ (mov r8, r8)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4926      	ldr	r1, [pc, #152]	@ (8009650 <UART_EndRxTransfer+0xc4>)
 80095b6:	400a      	ands	r2, r1
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	f383 8810 	msr	PRIMASK, r3
}
 80095c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095c6:	f3ef 8310 	mrs	r3, PRIMASK
 80095ca:	623b      	str	r3, [r7, #32]
  return(result);
 80095cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80095d0:	2301      	movs	r3, #1
 80095d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	f383 8810 	msr	PRIMASK, r3
}
 80095da:	46c0      	nop			@ (mov r8, r8)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	689a      	ldr	r2, [r3, #8]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2101      	movs	r1, #1
 80095e8:	438a      	bics	r2, r1
 80095ea:	609a      	str	r2, [r3, #8]
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f2:	f383 8810 	msr	PRIMASK, r3
}
 80095f6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d118      	bne.n	8009632 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009600:	f3ef 8310 	mrs	r3, PRIMASK
 8009604:	60bb      	str	r3, [r7, #8]
  return(result);
 8009606:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800960a:	2301      	movs	r3, #1
 800960c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f383 8810 	msr	PRIMASK, r3
}
 8009614:	46c0      	nop			@ (mov r8, r8)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2110      	movs	r1, #16
 8009622:	438a      	bics	r2, r1
 8009624:	601a      	str	r2, [r3, #0]
 8009626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009628:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	f383 8810 	msr	PRIMASK, r3
}
 8009630:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2280      	movs	r2, #128	@ 0x80
 8009636:	2120      	movs	r1, #32
 8009638:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2200      	movs	r2, #0
 800963e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009646:	46c0      	nop			@ (mov r8, r8)
 8009648:	46bd      	mov	sp, r7
 800964a:	b00e      	add	sp, #56	@ 0x38
 800964c:	bd80      	pop	{r7, pc}
 800964e:	46c0      	nop			@ (mov r8, r8)
 8009650:	fffffedf 	.word	0xfffffedf

08009654 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009660:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	225a      	movs	r2, #90	@ 0x5a
 8009666:	2100      	movs	r1, #0
 8009668:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2252      	movs	r2, #82	@ 0x52
 800966e:	2100      	movs	r1, #0
 8009670:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	0018      	movs	r0, r3
 8009676:	f7fb fae5 	bl	8004c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800967a:	46c0      	nop			@ (mov r8, r8)
 800967c:	46bd      	mov	sp, r7
 800967e:	b004      	add	sp, #16
 8009680:	bd80      	pop	{r7, pc}

08009682 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b086      	sub	sp, #24
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800968a:	f3ef 8310 	mrs	r3, PRIMASK
 800968e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009690:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009692:	617b      	str	r3, [r7, #20]
 8009694:	2301      	movs	r3, #1
 8009696:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f383 8810 	msr	PRIMASK, r3
}
 800969e:	46c0      	nop			@ (mov r8, r8)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2140      	movs	r1, #64	@ 0x40
 80096ac:	438a      	bics	r2, r1
 80096ae:	601a      	str	r2, [r3, #0]
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	f383 8810 	msr	PRIMASK, r3
}
 80096ba:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2220      	movs	r2, #32
 80096c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	0018      	movs	r0, r3
 80096cc:	f7ff fa74 	bl	8008bb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096d0:	46c0      	nop			@ (mov r8, r8)
 80096d2:	46bd      	mov	sp, r7
 80096d4:	b006      	add	sp, #24
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b094      	sub	sp, #80	@ 0x50
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80096e0:	204e      	movs	r0, #78	@ 0x4e
 80096e2:	183b      	adds	r3, r7, r0
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	215c      	movs	r1, #92	@ 0x5c
 80096e8:	5a52      	ldrh	r2, [r2, r1]
 80096ea:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2280      	movs	r2, #128	@ 0x80
 80096f0:	589b      	ldr	r3, [r3, r2]
 80096f2:	2b22      	cmp	r3, #34	@ 0x22
 80096f4:	d000      	beq.n	80096f8 <UART_RxISR_8BIT+0x20>
 80096f6:	e0bf      	b.n	8009878 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096fe:	214c      	movs	r1, #76	@ 0x4c
 8009700:	187b      	adds	r3, r7, r1
 8009702:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009704:	187b      	adds	r3, r7, r1
 8009706:	881b      	ldrh	r3, [r3, #0]
 8009708:	b2da      	uxtb	r2, r3
 800970a:	183b      	adds	r3, r7, r0
 800970c:	881b      	ldrh	r3, [r3, #0]
 800970e:	b2d9      	uxtb	r1, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009714:	400a      	ands	r2, r1
 8009716:	b2d2      	uxtb	r2, r2
 8009718:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800971e:	1c5a      	adds	r2, r3, #1
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	225a      	movs	r2, #90	@ 0x5a
 8009728:	5a9b      	ldrh	r3, [r3, r2]
 800972a:	b29b      	uxth	r3, r3
 800972c:	3b01      	subs	r3, #1
 800972e:	b299      	uxth	r1, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	225a      	movs	r2, #90	@ 0x5a
 8009734:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	225a      	movs	r2, #90	@ 0x5a
 800973a:	5a9b      	ldrh	r3, [r3, r2]
 800973c:	b29b      	uxth	r3, r3
 800973e:	2b00      	cmp	r3, #0
 8009740:	d000      	beq.n	8009744 <UART_RxISR_8BIT+0x6c>
 8009742:	e0a1      	b.n	8009888 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009744:	f3ef 8310 	mrs	r3, PRIMASK
 8009748:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800974a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800974c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800974e:	2301      	movs	r3, #1
 8009750:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009754:	f383 8810 	msr	PRIMASK, r3
}
 8009758:	46c0      	nop			@ (mov r8, r8)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	494a      	ldr	r1, [pc, #296]	@ (8009890 <UART_RxISR_8BIT+0x1b8>)
 8009766:	400a      	ands	r2, r1
 8009768:	601a      	str	r2, [r3, #0]
 800976a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800976c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	f383 8810 	msr	PRIMASK, r3
}
 8009774:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009776:	f3ef 8310 	mrs	r3, PRIMASK
 800977a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800977c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800977e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009780:	2301      	movs	r3, #1
 8009782:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009786:	f383 8810 	msr	PRIMASK, r3
}
 800978a:	46c0      	nop			@ (mov r8, r8)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689a      	ldr	r2, [r3, #8]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2101      	movs	r1, #1
 8009798:	438a      	bics	r2, r1
 800979a:	609a      	str	r2, [r3, #8]
 800979c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800979e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a2:	f383 8810 	msr	PRIMASK, r3
}
 80097a6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2280      	movs	r2, #128	@ 0x80
 80097ac:	2120      	movs	r1, #32
 80097ae:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a34      	ldr	r2, [pc, #208]	@ (8009894 <UART_RxISR_8BIT+0x1bc>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d01f      	beq.n	8009806 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	2380      	movs	r3, #128	@ 0x80
 80097ce:	041b      	lsls	r3, r3, #16
 80097d0:	4013      	ands	r3, r2
 80097d2:	d018      	beq.n	8009806 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097d4:	f3ef 8310 	mrs	r3, PRIMASK
 80097d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80097da:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80097de:	2301      	movs	r3, #1
 80097e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	f383 8810 	msr	PRIMASK, r3
}
 80097e8:	46c0      	nop			@ (mov r8, r8)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	681a      	ldr	r2, [r3, #0]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4928      	ldr	r1, [pc, #160]	@ (8009898 <UART_RxISR_8BIT+0x1c0>)
 80097f6:	400a      	ands	r2, r1
 80097f8:	601a      	str	r2, [r3, #0]
 80097fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	f383 8810 	msr	PRIMASK, r3
}
 8009804:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800980a:	2b01      	cmp	r3, #1
 800980c:	d12f      	bne.n	800986e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009814:	f3ef 8310 	mrs	r3, PRIMASK
 8009818:	60fb      	str	r3, [r7, #12]
  return(result);
 800981a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800981e:	2301      	movs	r3, #1
 8009820:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	f383 8810 	msr	PRIMASK, r3
}
 8009828:	46c0      	nop			@ (mov r8, r8)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2110      	movs	r1, #16
 8009836:	438a      	bics	r2, r1
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800983c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	f383 8810 	msr	PRIMASK, r3
}
 8009844:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	69db      	ldr	r3, [r3, #28]
 800984c:	2210      	movs	r2, #16
 800984e:	4013      	ands	r3, r2
 8009850:	2b10      	cmp	r3, #16
 8009852:	d103      	bne.n	800985c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	2210      	movs	r2, #16
 800985a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2258      	movs	r2, #88	@ 0x58
 8009860:	5a9a      	ldrh	r2, [r3, r2]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	0011      	movs	r1, r2
 8009866:	0018      	movs	r0, r3
 8009868:	f7fb f9ba 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800986c:	e00c      	b.n	8009888 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	0018      	movs	r0, r3
 8009872:	f7ff f9a9 	bl	8008bc8 <HAL_UART_RxCpltCallback>
}
 8009876:	e007      	b.n	8009888 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	699a      	ldr	r2, [r3, #24]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2108      	movs	r1, #8
 8009884:	430a      	orrs	r2, r1
 8009886:	619a      	str	r2, [r3, #24]
}
 8009888:	46c0      	nop			@ (mov r8, r8)
 800988a:	46bd      	mov	sp, r7
 800988c:	b014      	add	sp, #80	@ 0x50
 800988e:	bd80      	pop	{r7, pc}
 8009890:	fffffedf 	.word	0xfffffedf
 8009894:	40004800 	.word	0x40004800
 8009898:	fbffffff 	.word	0xfbffffff

0800989c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b094      	sub	sp, #80	@ 0x50
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80098a4:	204e      	movs	r0, #78	@ 0x4e
 80098a6:	183b      	adds	r3, r7, r0
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	215c      	movs	r1, #92	@ 0x5c
 80098ac:	5a52      	ldrh	r2, [r2, r1]
 80098ae:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2280      	movs	r2, #128	@ 0x80
 80098b4:	589b      	ldr	r3, [r3, r2]
 80098b6:	2b22      	cmp	r3, #34	@ 0x22
 80098b8:	d000      	beq.n	80098bc <UART_RxISR_16BIT+0x20>
 80098ba:	e0bf      	b.n	8009a3c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80098c2:	214c      	movs	r1, #76	@ 0x4c
 80098c4:	187b      	adds	r3, r7, r1
 80098c6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098cc:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80098ce:	187b      	adds	r3, r7, r1
 80098d0:	183a      	adds	r2, r7, r0
 80098d2:	881b      	ldrh	r3, [r3, #0]
 80098d4:	8812      	ldrh	r2, [r2, #0]
 80098d6:	4013      	ands	r3, r2
 80098d8:	b29a      	uxth	r2, r3
 80098da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098dc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098e2:	1c9a      	adds	r2, r3, #2
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	225a      	movs	r2, #90	@ 0x5a
 80098ec:	5a9b      	ldrh	r3, [r3, r2]
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	3b01      	subs	r3, #1
 80098f2:	b299      	uxth	r1, r3
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	225a      	movs	r2, #90	@ 0x5a
 80098f8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	225a      	movs	r2, #90	@ 0x5a
 80098fe:	5a9b      	ldrh	r3, [r3, r2]
 8009900:	b29b      	uxth	r3, r3
 8009902:	2b00      	cmp	r3, #0
 8009904:	d000      	beq.n	8009908 <UART_RxISR_16BIT+0x6c>
 8009906:	e0a1      	b.n	8009a4c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009908:	f3ef 8310 	mrs	r3, PRIMASK
 800990c:	623b      	str	r3, [r7, #32]
  return(result);
 800990e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009910:	647b      	str	r3, [r7, #68]	@ 0x44
 8009912:	2301      	movs	r3, #1
 8009914:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009918:	f383 8810 	msr	PRIMASK, r3
}
 800991c:	46c0      	nop			@ (mov r8, r8)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	494a      	ldr	r1, [pc, #296]	@ (8009a54 <UART_RxISR_16BIT+0x1b8>)
 800992a:	400a      	ands	r2, r1
 800992c:	601a      	str	r2, [r3, #0]
 800992e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009930:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009934:	f383 8810 	msr	PRIMASK, r3
}
 8009938:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800993a:	f3ef 8310 	mrs	r3, PRIMASK
 800993e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8009940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009942:	643b      	str	r3, [r7, #64]	@ 0x40
 8009944:	2301      	movs	r3, #1
 8009946:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	f383 8810 	msr	PRIMASK, r3
}
 800994e:	46c0      	nop			@ (mov r8, r8)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689a      	ldr	r2, [r3, #8]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2101      	movs	r1, #1
 800995c:	438a      	bics	r2, r1
 800995e:	609a      	str	r2, [r3, #8]
 8009960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009962:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009966:	f383 8810 	msr	PRIMASK, r3
}
 800996a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2280      	movs	r2, #128	@ 0x80
 8009970:	2120      	movs	r1, #32
 8009972:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2200      	movs	r2, #0
 800997e:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a34      	ldr	r2, [pc, #208]	@ (8009a58 <UART_RxISR_16BIT+0x1bc>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d01f      	beq.n	80099ca <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	685a      	ldr	r2, [r3, #4]
 8009990:	2380      	movs	r3, #128	@ 0x80
 8009992:	041b      	lsls	r3, r3, #16
 8009994:	4013      	ands	r3, r2
 8009996:	d018      	beq.n	80099ca <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009998:	f3ef 8310 	mrs	r3, PRIMASK
 800999c:	617b      	str	r3, [r7, #20]
  return(result);
 800999e:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099a2:	2301      	movs	r3, #1
 80099a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	f383 8810 	msr	PRIMASK, r3
}
 80099ac:	46c0      	nop			@ (mov r8, r8)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	681a      	ldr	r2, [r3, #0]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4928      	ldr	r1, [pc, #160]	@ (8009a5c <UART_RxISR_16BIT+0x1c0>)
 80099ba:	400a      	ands	r2, r1
 80099bc:	601a      	str	r2, [r3, #0]
 80099be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	f383 8810 	msr	PRIMASK, r3
}
 80099c8:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d12f      	bne.n	8009a32 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099d8:	f3ef 8310 	mrs	r3, PRIMASK
 80099dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80099de:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80099e2:	2301      	movs	r3, #1
 80099e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f383 8810 	msr	PRIMASK, r3
}
 80099ec:	46c0      	nop			@ (mov r8, r8)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	2110      	movs	r1, #16
 80099fa:	438a      	bics	r2, r1
 80099fc:	601a      	str	r2, [r3, #0]
 80099fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	f383 8810 	msr	PRIMASK, r3
}
 8009a08:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	69db      	ldr	r3, [r3, #28]
 8009a10:	2210      	movs	r2, #16
 8009a12:	4013      	ands	r3, r2
 8009a14:	2b10      	cmp	r3, #16
 8009a16:	d103      	bne.n	8009a20 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	2210      	movs	r2, #16
 8009a1e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2258      	movs	r2, #88	@ 0x58
 8009a24:	5a9a      	ldrh	r2, [r3, r2]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	0011      	movs	r1, r2
 8009a2a:	0018      	movs	r0, r3
 8009a2c:	f7fb f8d8 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a30:	e00c      	b.n	8009a4c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	0018      	movs	r0, r3
 8009a36:	f7ff f8c7 	bl	8008bc8 <HAL_UART_RxCpltCallback>
}
 8009a3a:	e007      	b.n	8009a4c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	699a      	ldr	r2, [r3, #24]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2108      	movs	r1, #8
 8009a48:	430a      	orrs	r2, r1
 8009a4a:	619a      	str	r2, [r3, #24]
}
 8009a4c:	46c0      	nop			@ (mov r8, r8)
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	b014      	add	sp, #80	@ 0x50
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	fffffedf 	.word	0xfffffedf
 8009a58:	40004800 	.word	0x40004800
 8009a5c:	fbffffff 	.word	0xfbffffff

08009a60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009a68:	46c0      	nop			@ (mov r8, r8)
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	b002      	add	sp, #8
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a70:	b5b0      	push	{r4, r5, r7, lr}
 8009a72:	b08a      	sub	sp, #40	@ 0x28
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	1dbb      	adds	r3, r7, #6
 8009a7c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2280      	movs	r2, #128	@ 0x80
 8009a82:	589b      	ldr	r3, [r3, r2]
 8009a84:	2b20      	cmp	r3, #32
 8009a86:	d156      	bne.n	8009b36 <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d003      	beq.n	8009a96 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8009a8e:	1dbb      	adds	r3, r7, #6
 8009a90:	881b      	ldrh	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d101      	bne.n	8009a9a <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e04e      	b.n	8009b38 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	689a      	ldr	r2, [r3, #8]
 8009a9e:	2380      	movs	r3, #128	@ 0x80
 8009aa0:	015b      	lsls	r3, r3, #5
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d109      	bne.n	8009aba <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d105      	bne.n	8009aba <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	4013      	ands	r3, r2
 8009ab4:	d001      	beq.n	8009aba <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e03e      	b.n	8009b38 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2201      	movs	r2, #1
 8009abe:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8009ac6:	2527      	movs	r5, #39	@ 0x27
 8009ac8:	197c      	adds	r4, r7, r5
 8009aca:	1dbb      	adds	r3, r7, #6
 8009acc:	881a      	ldrh	r2, [r3, #0]
 8009ace:	68b9      	ldr	r1, [r7, #8]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	0018      	movs	r0, r3
 8009ad4:	f7ff fc90 	bl	80093f8 <UART_Start_Receive_IT>
 8009ad8:	0003      	movs	r3, r0
 8009ada:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009adc:	197b      	adds	r3, r7, r5
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d124      	bne.n	8009b2e <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d11c      	bne.n	8009b26 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2210      	movs	r2, #16
 8009af2:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009af4:	f3ef 8310 	mrs	r3, PRIMASK
 8009af8:	617b      	str	r3, [r7, #20]
  return(result);
 8009afa:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009afc:	623b      	str	r3, [r7, #32]
 8009afe:	2301      	movs	r3, #1
 8009b00:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	f383 8810 	msr	PRIMASK, r3
}
 8009b08:	46c0      	nop			@ (mov r8, r8)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2110      	movs	r1, #16
 8009b16:	430a      	orrs	r2, r1
 8009b18:	601a      	str	r2, [r3, #0]
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	f383 8810 	msr	PRIMASK, r3
}
 8009b24:	e003      	b.n	8009b2e <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009b26:	2327      	movs	r3, #39	@ 0x27
 8009b28:	18fb      	adds	r3, r7, r3
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8009b2e:	2327      	movs	r3, #39	@ 0x27
 8009b30:	18fb      	adds	r3, r7, r3
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	e000      	b.n	8009b38 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8009b36:	2302      	movs	r3, #2
  }
}
 8009b38:	0018      	movs	r0, r3
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	b00a      	add	sp, #40	@ 0x28
 8009b3e:	bdb0      	pop	{r4, r5, r7, pc}

08009b40 <__cvt>:
 8009b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b42:	001f      	movs	r7, r3
 8009b44:	2300      	movs	r3, #0
 8009b46:	0016      	movs	r6, r2
 8009b48:	b08b      	sub	sp, #44	@ 0x2c
 8009b4a:	429f      	cmp	r7, r3
 8009b4c:	da04      	bge.n	8009b58 <__cvt+0x18>
 8009b4e:	2180      	movs	r1, #128	@ 0x80
 8009b50:	0609      	lsls	r1, r1, #24
 8009b52:	187b      	adds	r3, r7, r1
 8009b54:	001f      	movs	r7, r3
 8009b56:	232d      	movs	r3, #45	@ 0x2d
 8009b58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009b5a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009b5c:	7013      	strb	r3, [r2, #0]
 8009b5e:	2320      	movs	r3, #32
 8009b60:	2203      	movs	r2, #3
 8009b62:	439d      	bics	r5, r3
 8009b64:	2d46      	cmp	r5, #70	@ 0x46
 8009b66:	d007      	beq.n	8009b78 <__cvt+0x38>
 8009b68:	002b      	movs	r3, r5
 8009b6a:	3b45      	subs	r3, #69	@ 0x45
 8009b6c:	4259      	negs	r1, r3
 8009b6e:	414b      	adcs	r3, r1
 8009b70:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009b72:	3a01      	subs	r2, #1
 8009b74:	18cb      	adds	r3, r1, r3
 8009b76:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b78:	ab09      	add	r3, sp, #36	@ 0x24
 8009b7a:	9304      	str	r3, [sp, #16]
 8009b7c:	ab08      	add	r3, sp, #32
 8009b7e:	9303      	str	r3, [sp, #12]
 8009b80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b82:	9200      	str	r2, [sp, #0]
 8009b84:	9302      	str	r3, [sp, #8]
 8009b86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b88:	0032      	movs	r2, r6
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	003b      	movs	r3, r7
 8009b8e:	f000 fe69 	bl	800a864 <_dtoa_r>
 8009b92:	0004      	movs	r4, r0
 8009b94:	2d47      	cmp	r5, #71	@ 0x47
 8009b96:	d11b      	bne.n	8009bd0 <__cvt+0x90>
 8009b98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b9a:	07db      	lsls	r3, r3, #31
 8009b9c:	d511      	bpl.n	8009bc2 <__cvt+0x82>
 8009b9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ba0:	18c3      	adds	r3, r0, r3
 8009ba2:	9307      	str	r3, [sp, #28]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	0030      	movs	r0, r6
 8009baa:	0039      	movs	r1, r7
 8009bac:	f7f6 fc4e 	bl	800044c <__aeabi_dcmpeq>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	d001      	beq.n	8009bb8 <__cvt+0x78>
 8009bb4:	9b07      	ldr	r3, [sp, #28]
 8009bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bb8:	2230      	movs	r2, #48	@ 0x30
 8009bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bbc:	9907      	ldr	r1, [sp, #28]
 8009bbe:	428b      	cmp	r3, r1
 8009bc0:	d320      	bcc.n	8009c04 <__cvt+0xc4>
 8009bc2:	0020      	movs	r0, r4
 8009bc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bc6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009bc8:	1b1b      	subs	r3, r3, r4
 8009bca:	6013      	str	r3, [r2, #0]
 8009bcc:	b00b      	add	sp, #44	@ 0x2c
 8009bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009bd2:	18c3      	adds	r3, r0, r3
 8009bd4:	9307      	str	r3, [sp, #28]
 8009bd6:	2d46      	cmp	r5, #70	@ 0x46
 8009bd8:	d1e4      	bne.n	8009ba4 <__cvt+0x64>
 8009bda:	7803      	ldrb	r3, [r0, #0]
 8009bdc:	2b30      	cmp	r3, #48	@ 0x30
 8009bde:	d10c      	bne.n	8009bfa <__cvt+0xba>
 8009be0:	2200      	movs	r2, #0
 8009be2:	2300      	movs	r3, #0
 8009be4:	0030      	movs	r0, r6
 8009be6:	0039      	movs	r1, r7
 8009be8:	f7f6 fc30 	bl	800044c <__aeabi_dcmpeq>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	d104      	bne.n	8009bfa <__cvt+0xba>
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009bf4:	1a9b      	subs	r3, r3, r2
 8009bf6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009bfc:	9a07      	ldr	r2, [sp, #28]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	18d3      	adds	r3, r2, r3
 8009c02:	e7ce      	b.n	8009ba2 <__cvt+0x62>
 8009c04:	1c59      	adds	r1, r3, #1
 8009c06:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c08:	701a      	strb	r2, [r3, #0]
 8009c0a:	e7d6      	b.n	8009bba <__cvt+0x7a>

08009c0c <__exponent>:
 8009c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c0e:	232b      	movs	r3, #43	@ 0x2b
 8009c10:	0005      	movs	r5, r0
 8009c12:	000c      	movs	r4, r1
 8009c14:	b085      	sub	sp, #20
 8009c16:	7002      	strb	r2, [r0, #0]
 8009c18:	2900      	cmp	r1, #0
 8009c1a:	da01      	bge.n	8009c20 <__exponent+0x14>
 8009c1c:	424c      	negs	r4, r1
 8009c1e:	3302      	adds	r3, #2
 8009c20:	706b      	strb	r3, [r5, #1]
 8009c22:	2c09      	cmp	r4, #9
 8009c24:	dd2c      	ble.n	8009c80 <__exponent+0x74>
 8009c26:	ab02      	add	r3, sp, #8
 8009c28:	1dde      	adds	r6, r3, #7
 8009c2a:	0020      	movs	r0, r4
 8009c2c:	210a      	movs	r1, #10
 8009c2e:	f7f6 fbf7 	bl	8000420 <__aeabi_idivmod>
 8009c32:	0037      	movs	r7, r6
 8009c34:	3130      	adds	r1, #48	@ 0x30
 8009c36:	3e01      	subs	r6, #1
 8009c38:	0020      	movs	r0, r4
 8009c3a:	7031      	strb	r1, [r6, #0]
 8009c3c:	210a      	movs	r1, #10
 8009c3e:	9401      	str	r4, [sp, #4]
 8009c40:	f7f6 fb08 	bl	8000254 <__divsi3>
 8009c44:	9b01      	ldr	r3, [sp, #4]
 8009c46:	0004      	movs	r4, r0
 8009c48:	2b63      	cmp	r3, #99	@ 0x63
 8009c4a:	dcee      	bgt.n	8009c2a <__exponent+0x1e>
 8009c4c:	1eba      	subs	r2, r7, #2
 8009c4e:	1ca8      	adds	r0, r5, #2
 8009c50:	0001      	movs	r1, r0
 8009c52:	0013      	movs	r3, r2
 8009c54:	3430      	adds	r4, #48	@ 0x30
 8009c56:	7014      	strb	r4, [r2, #0]
 8009c58:	ac02      	add	r4, sp, #8
 8009c5a:	3407      	adds	r4, #7
 8009c5c:	429c      	cmp	r4, r3
 8009c5e:	d80a      	bhi.n	8009c76 <__exponent+0x6a>
 8009c60:	2300      	movs	r3, #0
 8009c62:	42a2      	cmp	r2, r4
 8009c64:	d803      	bhi.n	8009c6e <__exponent+0x62>
 8009c66:	3309      	adds	r3, #9
 8009c68:	aa02      	add	r2, sp, #8
 8009c6a:	189b      	adds	r3, r3, r2
 8009c6c:	1bdb      	subs	r3, r3, r7
 8009c6e:	18c0      	adds	r0, r0, r3
 8009c70:	1b40      	subs	r0, r0, r5
 8009c72:	b005      	add	sp, #20
 8009c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c76:	781c      	ldrb	r4, [r3, #0]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	700c      	strb	r4, [r1, #0]
 8009c7c:	3101      	adds	r1, #1
 8009c7e:	e7eb      	b.n	8009c58 <__exponent+0x4c>
 8009c80:	2330      	movs	r3, #48	@ 0x30
 8009c82:	18e4      	adds	r4, r4, r3
 8009c84:	70ab      	strb	r3, [r5, #2]
 8009c86:	1d28      	adds	r0, r5, #4
 8009c88:	70ec      	strb	r4, [r5, #3]
 8009c8a:	e7f1      	b.n	8009c70 <__exponent+0x64>

08009c8c <_printf_float>:
 8009c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c8e:	b097      	sub	sp, #92	@ 0x5c
 8009c90:	000d      	movs	r5, r1
 8009c92:	920a      	str	r2, [sp, #40]	@ 0x28
 8009c94:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8009c96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c98:	9009      	str	r0, [sp, #36]	@ 0x24
 8009c9a:	f000 fccb 	bl	800a634 <_localeconv_r>
 8009c9e:	6803      	ldr	r3, [r0, #0]
 8009ca0:	0018      	movs	r0, r3
 8009ca2:	930d      	str	r3, [sp, #52]	@ 0x34
 8009ca4:	f7f6 fa30 	bl	8000108 <strlen>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009cac:	9314      	str	r3, [sp, #80]	@ 0x50
 8009cae:	7e2b      	ldrb	r3, [r5, #24]
 8009cb0:	2207      	movs	r2, #7
 8009cb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8009cb4:	682b      	ldr	r3, [r5, #0]
 8009cb6:	930e      	str	r3, [sp, #56]	@ 0x38
 8009cb8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	05c9      	lsls	r1, r1, #23
 8009cbe:	d545      	bpl.n	8009d4c <_printf_float+0xc0>
 8009cc0:	189b      	adds	r3, r3, r2
 8009cc2:	4393      	bics	r3, r2
 8009cc4:	001a      	movs	r2, r3
 8009cc6:	3208      	adds	r2, #8
 8009cc8:	6022      	str	r2, [r4, #0]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	681e      	ldr	r6, [r3, #0]
 8009cce:	685f      	ldr	r7, [r3, #4]
 8009cd0:	007b      	lsls	r3, r7, #1
 8009cd2:	085b      	lsrs	r3, r3, #1
 8009cd4:	9311      	str	r3, [sp, #68]	@ 0x44
 8009cd6:	9610      	str	r6, [sp, #64]	@ 0x40
 8009cd8:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009cda:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009cdc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009cde:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009ce0:	4ba7      	ldr	r3, [pc, #668]	@ (8009f80 <_printf_float+0x2f4>)
 8009ce2:	4252      	negs	r2, r2
 8009ce4:	f7f8 fb52 	bl	800238c <__aeabi_dcmpun>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	d131      	bne.n	8009d50 <_printf_float+0xc4>
 8009cec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009cee:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	4ba3      	ldr	r3, [pc, #652]	@ (8009f80 <_printf_float+0x2f4>)
 8009cf4:	4252      	negs	r2, r2
 8009cf6:	f7f6 fbb9 	bl	800046c <__aeabi_dcmple>
 8009cfa:	2800      	cmp	r0, #0
 8009cfc:	d128      	bne.n	8009d50 <_printf_float+0xc4>
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2300      	movs	r3, #0
 8009d02:	0030      	movs	r0, r6
 8009d04:	0039      	movs	r1, r7
 8009d06:	f7f6 fba7 	bl	8000458 <__aeabi_dcmplt>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d003      	beq.n	8009d16 <_printf_float+0x8a>
 8009d0e:	002b      	movs	r3, r5
 8009d10:	222d      	movs	r2, #45	@ 0x2d
 8009d12:	3343      	adds	r3, #67	@ 0x43
 8009d14:	701a      	strb	r2, [r3, #0]
 8009d16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d18:	4f9a      	ldr	r7, [pc, #616]	@ (8009f84 <_printf_float+0x2f8>)
 8009d1a:	2b47      	cmp	r3, #71	@ 0x47
 8009d1c:	d900      	bls.n	8009d20 <_printf_float+0x94>
 8009d1e:	4f9a      	ldr	r7, [pc, #616]	@ (8009f88 <_printf_float+0x2fc>)
 8009d20:	2303      	movs	r3, #3
 8009d22:	2400      	movs	r4, #0
 8009d24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d26:	612b      	str	r3, [r5, #16]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	439a      	bics	r2, r3
 8009d2c:	602a      	str	r2, [r5, #0]
 8009d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d30:	0029      	movs	r1, r5
 8009d32:	9300      	str	r3, [sp, #0]
 8009d34:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d38:	aa15      	add	r2, sp, #84	@ 0x54
 8009d3a:	f000 f9e5 	bl	800a108 <_printf_common>
 8009d3e:	3001      	adds	r0, #1
 8009d40:	d000      	beq.n	8009d44 <_printf_float+0xb8>
 8009d42:	e09f      	b.n	8009e84 <_printf_float+0x1f8>
 8009d44:	2001      	movs	r0, #1
 8009d46:	4240      	negs	r0, r0
 8009d48:	b017      	add	sp, #92	@ 0x5c
 8009d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d4c:	3307      	adds	r3, #7
 8009d4e:	e7b8      	b.n	8009cc2 <_printf_float+0x36>
 8009d50:	0032      	movs	r2, r6
 8009d52:	003b      	movs	r3, r7
 8009d54:	0030      	movs	r0, r6
 8009d56:	0039      	movs	r1, r7
 8009d58:	f7f8 fb18 	bl	800238c <__aeabi_dcmpun>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d00b      	beq.n	8009d78 <_printf_float+0xec>
 8009d60:	2f00      	cmp	r7, #0
 8009d62:	da03      	bge.n	8009d6c <_printf_float+0xe0>
 8009d64:	002b      	movs	r3, r5
 8009d66:	222d      	movs	r2, #45	@ 0x2d
 8009d68:	3343      	adds	r3, #67	@ 0x43
 8009d6a:	701a      	strb	r2, [r3, #0]
 8009d6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d6e:	4f87      	ldr	r7, [pc, #540]	@ (8009f8c <_printf_float+0x300>)
 8009d70:	2b47      	cmp	r3, #71	@ 0x47
 8009d72:	d9d5      	bls.n	8009d20 <_printf_float+0x94>
 8009d74:	4f86      	ldr	r7, [pc, #536]	@ (8009f90 <_printf_float+0x304>)
 8009d76:	e7d3      	b.n	8009d20 <_printf_float+0x94>
 8009d78:	2220      	movs	r2, #32
 8009d7a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009d7c:	686b      	ldr	r3, [r5, #4]
 8009d7e:	4394      	bics	r4, r2
 8009d80:	1c5a      	adds	r2, r3, #1
 8009d82:	d146      	bne.n	8009e12 <_printf_float+0x186>
 8009d84:	3307      	adds	r3, #7
 8009d86:	606b      	str	r3, [r5, #4]
 8009d88:	2380      	movs	r3, #128	@ 0x80
 8009d8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d8c:	00db      	lsls	r3, r3, #3
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	2200      	movs	r2, #0
 8009d92:	602b      	str	r3, [r5, #0]
 8009d94:	9206      	str	r2, [sp, #24]
 8009d96:	aa14      	add	r2, sp, #80	@ 0x50
 8009d98:	9205      	str	r2, [sp, #20]
 8009d9a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d9c:	a90a      	add	r1, sp, #40	@ 0x28
 8009d9e:	9204      	str	r2, [sp, #16]
 8009da0:	aa13      	add	r2, sp, #76	@ 0x4c
 8009da2:	9203      	str	r2, [sp, #12]
 8009da4:	2223      	movs	r2, #35	@ 0x23
 8009da6:	1852      	adds	r2, r2, r1
 8009da8:	9202      	str	r2, [sp, #8]
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	686b      	ldr	r3, [r5, #4]
 8009dae:	0032      	movs	r2, r6
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009db4:	003b      	movs	r3, r7
 8009db6:	f7ff fec3 	bl	8009b40 <__cvt>
 8009dba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009dbc:	0007      	movs	r7, r0
 8009dbe:	2c47      	cmp	r4, #71	@ 0x47
 8009dc0:	d12d      	bne.n	8009e1e <_printf_float+0x192>
 8009dc2:	1cd3      	adds	r3, r2, #3
 8009dc4:	db02      	blt.n	8009dcc <_printf_float+0x140>
 8009dc6:	686b      	ldr	r3, [r5, #4]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	dd48      	ble.n	8009e5e <_printf_float+0x1d2>
 8009dcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009dd0:	3b02      	subs	r3, #2
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009dd6:	0028      	movs	r0, r5
 8009dd8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009dda:	3901      	subs	r1, #1
 8009ddc:	3050      	adds	r0, #80	@ 0x50
 8009dde:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009de0:	f7ff ff14 	bl	8009c0c <__exponent>
 8009de4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009de6:	0004      	movs	r4, r0
 8009de8:	1813      	adds	r3, r2, r0
 8009dea:	612b      	str	r3, [r5, #16]
 8009dec:	2a01      	cmp	r2, #1
 8009dee:	dc02      	bgt.n	8009df6 <_printf_float+0x16a>
 8009df0:	682a      	ldr	r2, [r5, #0]
 8009df2:	07d2      	lsls	r2, r2, #31
 8009df4:	d501      	bpl.n	8009dfa <_printf_float+0x16e>
 8009df6:	3301      	adds	r3, #1
 8009df8:	612b      	str	r3, [r5, #16]
 8009dfa:	2323      	movs	r3, #35	@ 0x23
 8009dfc:	aa0a      	add	r2, sp, #40	@ 0x28
 8009dfe:	189b      	adds	r3, r3, r2
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d100      	bne.n	8009e08 <_printf_float+0x17c>
 8009e06:	e792      	b.n	8009d2e <_printf_float+0xa2>
 8009e08:	002b      	movs	r3, r5
 8009e0a:	222d      	movs	r2, #45	@ 0x2d
 8009e0c:	3343      	adds	r3, #67	@ 0x43
 8009e0e:	701a      	strb	r2, [r3, #0]
 8009e10:	e78d      	b.n	8009d2e <_printf_float+0xa2>
 8009e12:	2c47      	cmp	r4, #71	@ 0x47
 8009e14:	d1b8      	bne.n	8009d88 <_printf_float+0xfc>
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1b6      	bne.n	8009d88 <_printf_float+0xfc>
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	e7b3      	b.n	8009d86 <_printf_float+0xfa>
 8009e1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e20:	0011      	movs	r1, r2
 8009e22:	2b65      	cmp	r3, #101	@ 0x65
 8009e24:	d9d7      	bls.n	8009dd6 <_printf_float+0x14a>
 8009e26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e28:	2b66      	cmp	r3, #102	@ 0x66
 8009e2a:	d11a      	bne.n	8009e62 <_printf_float+0x1d6>
 8009e2c:	686b      	ldr	r3, [r5, #4]
 8009e2e:	2a00      	cmp	r2, #0
 8009e30:	dd09      	ble.n	8009e46 <_printf_float+0x1ba>
 8009e32:	612a      	str	r2, [r5, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d102      	bne.n	8009e3e <_printf_float+0x1b2>
 8009e38:	6829      	ldr	r1, [r5, #0]
 8009e3a:	07c9      	lsls	r1, r1, #31
 8009e3c:	d50b      	bpl.n	8009e56 <_printf_float+0x1ca>
 8009e3e:	3301      	adds	r3, #1
 8009e40:	189b      	adds	r3, r3, r2
 8009e42:	612b      	str	r3, [r5, #16]
 8009e44:	e007      	b.n	8009e56 <_printf_float+0x1ca>
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d103      	bne.n	8009e52 <_printf_float+0x1c6>
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	6829      	ldr	r1, [r5, #0]
 8009e4e:	4211      	tst	r1, r2
 8009e50:	d000      	beq.n	8009e54 <_printf_float+0x1c8>
 8009e52:	1c9a      	adds	r2, r3, #2
 8009e54:	612a      	str	r2, [r5, #16]
 8009e56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e58:	2400      	movs	r4, #0
 8009e5a:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009e5c:	e7cd      	b.n	8009dfa <_printf_float+0x16e>
 8009e5e:	2367      	movs	r3, #103	@ 0x67
 8009e60:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e62:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e66:	4299      	cmp	r1, r3
 8009e68:	db06      	blt.n	8009e78 <_printf_float+0x1ec>
 8009e6a:	682b      	ldr	r3, [r5, #0]
 8009e6c:	6129      	str	r1, [r5, #16]
 8009e6e:	07db      	lsls	r3, r3, #31
 8009e70:	d5f1      	bpl.n	8009e56 <_printf_float+0x1ca>
 8009e72:	3101      	adds	r1, #1
 8009e74:	6129      	str	r1, [r5, #16]
 8009e76:	e7ee      	b.n	8009e56 <_printf_float+0x1ca>
 8009e78:	2201      	movs	r2, #1
 8009e7a:	2900      	cmp	r1, #0
 8009e7c:	dce0      	bgt.n	8009e40 <_printf_float+0x1b4>
 8009e7e:	1892      	adds	r2, r2, r2
 8009e80:	1a52      	subs	r2, r2, r1
 8009e82:	e7dd      	b.n	8009e40 <_printf_float+0x1b4>
 8009e84:	682a      	ldr	r2, [r5, #0]
 8009e86:	0553      	lsls	r3, r2, #21
 8009e88:	d408      	bmi.n	8009e9c <_printf_float+0x210>
 8009e8a:	692b      	ldr	r3, [r5, #16]
 8009e8c:	003a      	movs	r2, r7
 8009e8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e92:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009e94:	47a0      	blx	r4
 8009e96:	3001      	adds	r0, #1
 8009e98:	d129      	bne.n	8009eee <_printf_float+0x262>
 8009e9a:	e753      	b.n	8009d44 <_printf_float+0xb8>
 8009e9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e9e:	2b65      	cmp	r3, #101	@ 0x65
 8009ea0:	d800      	bhi.n	8009ea4 <_printf_float+0x218>
 8009ea2:	e0da      	b.n	800a05a <_printf_float+0x3ce>
 8009ea4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009ea6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	2300      	movs	r3, #0
 8009eac:	f7f6 face 	bl	800044c <__aeabi_dcmpeq>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d033      	beq.n	8009f1c <_printf_float+0x290>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	4a37      	ldr	r2, [pc, #220]	@ (8009f94 <_printf_float+0x308>)
 8009eb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009eba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ebc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009ebe:	47a0      	blx	r4
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	d100      	bne.n	8009ec6 <_printf_float+0x23a>
 8009ec4:	e73e      	b.n	8009d44 <_printf_float+0xb8>
 8009ec6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009ec8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009eca:	42b3      	cmp	r3, r6
 8009ecc:	db02      	blt.n	8009ed4 <_printf_float+0x248>
 8009ece:	682b      	ldr	r3, [r5, #0]
 8009ed0:	07db      	lsls	r3, r3, #31
 8009ed2:	d50c      	bpl.n	8009eee <_printf_float+0x262>
 8009ed4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009ed6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ed8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009eda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009edc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ede:	47a0      	blx	r4
 8009ee0:	2400      	movs	r4, #0
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	d100      	bne.n	8009ee8 <_printf_float+0x25c>
 8009ee6:	e72d      	b.n	8009d44 <_printf_float+0xb8>
 8009ee8:	1e73      	subs	r3, r6, #1
 8009eea:	42a3      	cmp	r3, r4
 8009eec:	dc0a      	bgt.n	8009f04 <_printf_float+0x278>
 8009eee:	682b      	ldr	r3, [r5, #0]
 8009ef0:	079b      	lsls	r3, r3, #30
 8009ef2:	d500      	bpl.n	8009ef6 <_printf_float+0x26a>
 8009ef4:	e105      	b.n	800a102 <_printf_float+0x476>
 8009ef6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009ef8:	68e8      	ldr	r0, [r5, #12]
 8009efa:	4298      	cmp	r0, r3
 8009efc:	db00      	blt.n	8009f00 <_printf_float+0x274>
 8009efe:	e723      	b.n	8009d48 <_printf_float+0xbc>
 8009f00:	0018      	movs	r0, r3
 8009f02:	e721      	b.n	8009d48 <_printf_float+0xbc>
 8009f04:	002a      	movs	r2, r5
 8009f06:	2301      	movs	r3, #1
 8009f08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f0c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009f0e:	321a      	adds	r2, #26
 8009f10:	47b8      	blx	r7
 8009f12:	3001      	adds	r0, #1
 8009f14:	d100      	bne.n	8009f18 <_printf_float+0x28c>
 8009f16:	e715      	b.n	8009d44 <_printf_float+0xb8>
 8009f18:	3401      	adds	r4, #1
 8009f1a:	e7e5      	b.n	8009ee8 <_printf_float+0x25c>
 8009f1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	dc3a      	bgt.n	8009f98 <_printf_float+0x30c>
 8009f22:	2301      	movs	r3, #1
 8009f24:	4a1b      	ldr	r2, [pc, #108]	@ (8009f94 <_printf_float+0x308>)
 8009f26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f28:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f2a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f2c:	47a0      	blx	r4
 8009f2e:	3001      	adds	r0, #1
 8009f30:	d100      	bne.n	8009f34 <_printf_float+0x2a8>
 8009f32:	e707      	b.n	8009d44 <_printf_float+0xb8>
 8009f34:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009f36:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f38:	4333      	orrs	r3, r6
 8009f3a:	d102      	bne.n	8009f42 <_printf_float+0x2b6>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	07db      	lsls	r3, r3, #31
 8009f40:	d5d5      	bpl.n	8009eee <_printf_float+0x262>
 8009f42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f4a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f4c:	47a0      	blx	r4
 8009f4e:	2300      	movs	r3, #0
 8009f50:	3001      	adds	r0, #1
 8009f52:	d100      	bne.n	8009f56 <_printf_float+0x2ca>
 8009f54:	e6f6      	b.n	8009d44 <_printf_float+0xb8>
 8009f56:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f5a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009f5c:	425b      	negs	r3, r3
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	dc01      	bgt.n	8009f66 <_printf_float+0x2da>
 8009f62:	0033      	movs	r3, r6
 8009f64:	e792      	b.n	8009e8c <_printf_float+0x200>
 8009f66:	002a      	movs	r2, r5
 8009f68:	2301      	movs	r3, #1
 8009f6a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f6c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f6e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f70:	321a      	adds	r2, #26
 8009f72:	47a0      	blx	r4
 8009f74:	3001      	adds	r0, #1
 8009f76:	d100      	bne.n	8009f7a <_printf_float+0x2ee>
 8009f78:	e6e4      	b.n	8009d44 <_printf_float+0xb8>
 8009f7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	e7ea      	b.n	8009f56 <_printf_float+0x2ca>
 8009f80:	7fefffff 	.word	0x7fefffff
 8009f84:	0800c7dc 	.word	0x0800c7dc
 8009f88:	0800c7e0 	.word	0x0800c7e0
 8009f8c:	0800c7e4 	.word	0x0800c7e4
 8009f90:	0800c7e8 	.word	0x0800c7e8
 8009f94:	0800c7ec 	.word	0x0800c7ec
 8009f98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009f9a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009f9c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f9e:	429e      	cmp	r6, r3
 8009fa0:	dd00      	ble.n	8009fa4 <_printf_float+0x318>
 8009fa2:	001e      	movs	r6, r3
 8009fa4:	2e00      	cmp	r6, #0
 8009fa6:	dc31      	bgt.n	800a00c <_printf_float+0x380>
 8009fa8:	43f3      	mvns	r3, r6
 8009faa:	2400      	movs	r4, #0
 8009fac:	17db      	asrs	r3, r3, #31
 8009fae:	4033      	ands	r3, r6
 8009fb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fb2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fb6:	1af3      	subs	r3, r6, r3
 8009fb8:	42a3      	cmp	r3, r4
 8009fba:	dc30      	bgt.n	800a01e <_printf_float+0x392>
 8009fbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fbe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	dc38      	bgt.n	800a036 <_printf_float+0x3aa>
 8009fc4:	682b      	ldr	r3, [r5, #0]
 8009fc6:	07db      	lsls	r3, r3, #31
 8009fc8:	d435      	bmi.n	800a036 <_printf_float+0x3aa>
 8009fca:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009fcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009fce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fd0:	1b9b      	subs	r3, r3, r6
 8009fd2:	1b14      	subs	r4, r2, r4
 8009fd4:	429c      	cmp	r4, r3
 8009fd6:	dd00      	ble.n	8009fda <_printf_float+0x34e>
 8009fd8:	001c      	movs	r4, r3
 8009fda:	2c00      	cmp	r4, #0
 8009fdc:	dc34      	bgt.n	800a048 <_printf_float+0x3bc>
 8009fde:	43e3      	mvns	r3, r4
 8009fe0:	2600      	movs	r6, #0
 8009fe2:	17db      	asrs	r3, r3, #31
 8009fe4:	401c      	ands	r4, r3
 8009fe6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fe8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fea:	1ad3      	subs	r3, r2, r3
 8009fec:	1b1b      	subs	r3, r3, r4
 8009fee:	42b3      	cmp	r3, r6
 8009ff0:	dc00      	bgt.n	8009ff4 <_printf_float+0x368>
 8009ff2:	e77c      	b.n	8009eee <_printf_float+0x262>
 8009ff4:	002a      	movs	r2, r5
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ffc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009ffe:	321a      	adds	r2, #26
 800a000:	47b8      	blx	r7
 800a002:	3001      	adds	r0, #1
 800a004:	d100      	bne.n	800a008 <_printf_float+0x37c>
 800a006:	e69d      	b.n	8009d44 <_printf_float+0xb8>
 800a008:	3601      	adds	r6, #1
 800a00a:	e7ec      	b.n	8009fe6 <_printf_float+0x35a>
 800a00c:	0033      	movs	r3, r6
 800a00e:	003a      	movs	r2, r7
 800a010:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a014:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a016:	47a0      	blx	r4
 800a018:	3001      	adds	r0, #1
 800a01a:	d1c5      	bne.n	8009fa8 <_printf_float+0x31c>
 800a01c:	e692      	b.n	8009d44 <_printf_float+0xb8>
 800a01e:	002a      	movs	r2, r5
 800a020:	2301      	movs	r3, #1
 800a022:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a024:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a026:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a028:	321a      	adds	r2, #26
 800a02a:	47b0      	blx	r6
 800a02c:	3001      	adds	r0, #1
 800a02e:	d100      	bne.n	800a032 <_printf_float+0x3a6>
 800a030:	e688      	b.n	8009d44 <_printf_float+0xb8>
 800a032:	3401      	adds	r4, #1
 800a034:	e7bd      	b.n	8009fb2 <_printf_float+0x326>
 800a036:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a038:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a03a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a03c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a03e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a040:	47a0      	blx	r4
 800a042:	3001      	adds	r0, #1
 800a044:	d1c1      	bne.n	8009fca <_printf_float+0x33e>
 800a046:	e67d      	b.n	8009d44 <_printf_float+0xb8>
 800a048:	19ba      	adds	r2, r7, r6
 800a04a:	0023      	movs	r3, r4
 800a04c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a04e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a050:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a052:	47b0      	blx	r6
 800a054:	3001      	adds	r0, #1
 800a056:	d1c2      	bne.n	8009fde <_printf_float+0x352>
 800a058:	e674      	b.n	8009d44 <_printf_float+0xb8>
 800a05a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a05c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a05e:	2b01      	cmp	r3, #1
 800a060:	dc02      	bgt.n	800a068 <_printf_float+0x3dc>
 800a062:	2301      	movs	r3, #1
 800a064:	421a      	tst	r2, r3
 800a066:	d039      	beq.n	800a0dc <_printf_float+0x450>
 800a068:	2301      	movs	r3, #1
 800a06a:	003a      	movs	r2, r7
 800a06c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a06e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a070:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a072:	47b0      	blx	r6
 800a074:	3001      	adds	r0, #1
 800a076:	d100      	bne.n	800a07a <_printf_float+0x3ee>
 800a078:	e664      	b.n	8009d44 <_printf_float+0xb8>
 800a07a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a07c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a07e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a080:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a082:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a084:	47b0      	blx	r6
 800a086:	3001      	adds	r0, #1
 800a088:	d100      	bne.n	800a08c <_printf_float+0x400>
 800a08a:	e65b      	b.n	8009d44 <_printf_float+0xb8>
 800a08c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a08e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a090:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a092:	2200      	movs	r2, #0
 800a094:	3b01      	subs	r3, #1
 800a096:	930c      	str	r3, [sp, #48]	@ 0x30
 800a098:	2300      	movs	r3, #0
 800a09a:	f7f6 f9d7 	bl	800044c <__aeabi_dcmpeq>
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	d11a      	bne.n	800a0d8 <_printf_float+0x44c>
 800a0a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0a4:	1c7a      	adds	r2, r7, #1
 800a0a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0aa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0ac:	47b0      	blx	r6
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	d10e      	bne.n	800a0d0 <_printf_float+0x444>
 800a0b2:	e647      	b.n	8009d44 <_printf_float+0xb8>
 800a0b4:	002a      	movs	r2, r5
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0bc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a0be:	321a      	adds	r2, #26
 800a0c0:	47b8      	blx	r7
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	d100      	bne.n	800a0c8 <_printf_float+0x43c>
 800a0c6:	e63d      	b.n	8009d44 <_printf_float+0xb8>
 800a0c8:	3601      	adds	r6, #1
 800a0ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0cc:	429e      	cmp	r6, r3
 800a0ce:	dbf1      	blt.n	800a0b4 <_printf_float+0x428>
 800a0d0:	002a      	movs	r2, r5
 800a0d2:	0023      	movs	r3, r4
 800a0d4:	3250      	adds	r2, #80	@ 0x50
 800a0d6:	e6da      	b.n	8009e8e <_printf_float+0x202>
 800a0d8:	2600      	movs	r6, #0
 800a0da:	e7f6      	b.n	800a0ca <_printf_float+0x43e>
 800a0dc:	003a      	movs	r2, r7
 800a0de:	e7e2      	b.n	800a0a6 <_printf_float+0x41a>
 800a0e0:	002a      	movs	r2, r5
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0ea:	3219      	adds	r2, #25
 800a0ec:	47b0      	blx	r6
 800a0ee:	3001      	adds	r0, #1
 800a0f0:	d100      	bne.n	800a0f4 <_printf_float+0x468>
 800a0f2:	e627      	b.n	8009d44 <_printf_float+0xb8>
 800a0f4:	3401      	adds	r4, #1
 800a0f6:	68eb      	ldr	r3, [r5, #12]
 800a0f8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a0fa:	1a9b      	subs	r3, r3, r2
 800a0fc:	42a3      	cmp	r3, r4
 800a0fe:	dcef      	bgt.n	800a0e0 <_printf_float+0x454>
 800a100:	e6f9      	b.n	8009ef6 <_printf_float+0x26a>
 800a102:	2400      	movs	r4, #0
 800a104:	e7f7      	b.n	800a0f6 <_printf_float+0x46a>
 800a106:	46c0      	nop			@ (mov r8, r8)

0800a108 <_printf_common>:
 800a108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a10a:	0016      	movs	r6, r2
 800a10c:	9301      	str	r3, [sp, #4]
 800a10e:	688a      	ldr	r2, [r1, #8]
 800a110:	690b      	ldr	r3, [r1, #16]
 800a112:	000c      	movs	r4, r1
 800a114:	9000      	str	r0, [sp, #0]
 800a116:	4293      	cmp	r3, r2
 800a118:	da00      	bge.n	800a11c <_printf_common+0x14>
 800a11a:	0013      	movs	r3, r2
 800a11c:	0022      	movs	r2, r4
 800a11e:	6033      	str	r3, [r6, #0]
 800a120:	3243      	adds	r2, #67	@ 0x43
 800a122:	7812      	ldrb	r2, [r2, #0]
 800a124:	2a00      	cmp	r2, #0
 800a126:	d001      	beq.n	800a12c <_printf_common+0x24>
 800a128:	3301      	adds	r3, #1
 800a12a:	6033      	str	r3, [r6, #0]
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	069b      	lsls	r3, r3, #26
 800a130:	d502      	bpl.n	800a138 <_printf_common+0x30>
 800a132:	6833      	ldr	r3, [r6, #0]
 800a134:	3302      	adds	r3, #2
 800a136:	6033      	str	r3, [r6, #0]
 800a138:	6822      	ldr	r2, [r4, #0]
 800a13a:	2306      	movs	r3, #6
 800a13c:	0015      	movs	r5, r2
 800a13e:	401d      	ands	r5, r3
 800a140:	421a      	tst	r2, r3
 800a142:	d027      	beq.n	800a194 <_printf_common+0x8c>
 800a144:	0023      	movs	r3, r4
 800a146:	3343      	adds	r3, #67	@ 0x43
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	1e5a      	subs	r2, r3, #1
 800a14c:	4193      	sbcs	r3, r2
 800a14e:	6822      	ldr	r2, [r4, #0]
 800a150:	0692      	lsls	r2, r2, #26
 800a152:	d430      	bmi.n	800a1b6 <_printf_common+0xae>
 800a154:	0022      	movs	r2, r4
 800a156:	9901      	ldr	r1, [sp, #4]
 800a158:	9800      	ldr	r0, [sp, #0]
 800a15a:	9d08      	ldr	r5, [sp, #32]
 800a15c:	3243      	adds	r2, #67	@ 0x43
 800a15e:	47a8      	blx	r5
 800a160:	3001      	adds	r0, #1
 800a162:	d025      	beq.n	800a1b0 <_printf_common+0xa8>
 800a164:	2206      	movs	r2, #6
 800a166:	6823      	ldr	r3, [r4, #0]
 800a168:	2500      	movs	r5, #0
 800a16a:	4013      	ands	r3, r2
 800a16c:	2b04      	cmp	r3, #4
 800a16e:	d105      	bne.n	800a17c <_printf_common+0x74>
 800a170:	6833      	ldr	r3, [r6, #0]
 800a172:	68e5      	ldr	r5, [r4, #12]
 800a174:	1aed      	subs	r5, r5, r3
 800a176:	43eb      	mvns	r3, r5
 800a178:	17db      	asrs	r3, r3, #31
 800a17a:	401d      	ands	r5, r3
 800a17c:	68a3      	ldr	r3, [r4, #8]
 800a17e:	6922      	ldr	r2, [r4, #16]
 800a180:	4293      	cmp	r3, r2
 800a182:	dd01      	ble.n	800a188 <_printf_common+0x80>
 800a184:	1a9b      	subs	r3, r3, r2
 800a186:	18ed      	adds	r5, r5, r3
 800a188:	2600      	movs	r6, #0
 800a18a:	42b5      	cmp	r5, r6
 800a18c:	d120      	bne.n	800a1d0 <_printf_common+0xc8>
 800a18e:	2000      	movs	r0, #0
 800a190:	e010      	b.n	800a1b4 <_printf_common+0xac>
 800a192:	3501      	adds	r5, #1
 800a194:	68e3      	ldr	r3, [r4, #12]
 800a196:	6832      	ldr	r2, [r6, #0]
 800a198:	1a9b      	subs	r3, r3, r2
 800a19a:	42ab      	cmp	r3, r5
 800a19c:	ddd2      	ble.n	800a144 <_printf_common+0x3c>
 800a19e:	0022      	movs	r2, r4
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	9901      	ldr	r1, [sp, #4]
 800a1a4:	9800      	ldr	r0, [sp, #0]
 800a1a6:	9f08      	ldr	r7, [sp, #32]
 800a1a8:	3219      	adds	r2, #25
 800a1aa:	47b8      	blx	r7
 800a1ac:	3001      	adds	r0, #1
 800a1ae:	d1f0      	bne.n	800a192 <_printf_common+0x8a>
 800a1b0:	2001      	movs	r0, #1
 800a1b2:	4240      	negs	r0, r0
 800a1b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a1b6:	2030      	movs	r0, #48	@ 0x30
 800a1b8:	18e1      	adds	r1, r4, r3
 800a1ba:	3143      	adds	r1, #67	@ 0x43
 800a1bc:	7008      	strb	r0, [r1, #0]
 800a1be:	0021      	movs	r1, r4
 800a1c0:	1c5a      	adds	r2, r3, #1
 800a1c2:	3145      	adds	r1, #69	@ 0x45
 800a1c4:	7809      	ldrb	r1, [r1, #0]
 800a1c6:	18a2      	adds	r2, r4, r2
 800a1c8:	3243      	adds	r2, #67	@ 0x43
 800a1ca:	3302      	adds	r3, #2
 800a1cc:	7011      	strb	r1, [r2, #0]
 800a1ce:	e7c1      	b.n	800a154 <_printf_common+0x4c>
 800a1d0:	0022      	movs	r2, r4
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	9901      	ldr	r1, [sp, #4]
 800a1d6:	9800      	ldr	r0, [sp, #0]
 800a1d8:	9f08      	ldr	r7, [sp, #32]
 800a1da:	321a      	adds	r2, #26
 800a1dc:	47b8      	blx	r7
 800a1de:	3001      	adds	r0, #1
 800a1e0:	d0e6      	beq.n	800a1b0 <_printf_common+0xa8>
 800a1e2:	3601      	adds	r6, #1
 800a1e4:	e7d1      	b.n	800a18a <_printf_common+0x82>
	...

0800a1e8 <_printf_i>:
 800a1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1ea:	b08b      	sub	sp, #44	@ 0x2c
 800a1ec:	9206      	str	r2, [sp, #24]
 800a1ee:	000a      	movs	r2, r1
 800a1f0:	3243      	adds	r2, #67	@ 0x43
 800a1f2:	9307      	str	r3, [sp, #28]
 800a1f4:	9005      	str	r0, [sp, #20]
 800a1f6:	9203      	str	r2, [sp, #12]
 800a1f8:	7e0a      	ldrb	r2, [r1, #24]
 800a1fa:	000c      	movs	r4, r1
 800a1fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1fe:	2a78      	cmp	r2, #120	@ 0x78
 800a200:	d809      	bhi.n	800a216 <_printf_i+0x2e>
 800a202:	2a62      	cmp	r2, #98	@ 0x62
 800a204:	d80b      	bhi.n	800a21e <_printf_i+0x36>
 800a206:	2a00      	cmp	r2, #0
 800a208:	d100      	bne.n	800a20c <_printf_i+0x24>
 800a20a:	e0bc      	b.n	800a386 <_printf_i+0x19e>
 800a20c:	497b      	ldr	r1, [pc, #492]	@ (800a3fc <_printf_i+0x214>)
 800a20e:	9104      	str	r1, [sp, #16]
 800a210:	2a58      	cmp	r2, #88	@ 0x58
 800a212:	d100      	bne.n	800a216 <_printf_i+0x2e>
 800a214:	e090      	b.n	800a338 <_printf_i+0x150>
 800a216:	0025      	movs	r5, r4
 800a218:	3542      	adds	r5, #66	@ 0x42
 800a21a:	702a      	strb	r2, [r5, #0]
 800a21c:	e022      	b.n	800a264 <_printf_i+0x7c>
 800a21e:	0010      	movs	r0, r2
 800a220:	3863      	subs	r0, #99	@ 0x63
 800a222:	2815      	cmp	r0, #21
 800a224:	d8f7      	bhi.n	800a216 <_printf_i+0x2e>
 800a226:	f7f5 ff81 	bl	800012c <__gnu_thumb1_case_shi>
 800a22a:	0016      	.short	0x0016
 800a22c:	fff6001f 	.word	0xfff6001f
 800a230:	fff6fff6 	.word	0xfff6fff6
 800a234:	001ffff6 	.word	0x001ffff6
 800a238:	fff6fff6 	.word	0xfff6fff6
 800a23c:	fff6fff6 	.word	0xfff6fff6
 800a240:	003600a1 	.word	0x003600a1
 800a244:	fff60080 	.word	0xfff60080
 800a248:	00b2fff6 	.word	0x00b2fff6
 800a24c:	0036fff6 	.word	0x0036fff6
 800a250:	fff6fff6 	.word	0xfff6fff6
 800a254:	0084      	.short	0x0084
 800a256:	0025      	movs	r5, r4
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	3542      	adds	r5, #66	@ 0x42
 800a25c:	1d11      	adds	r1, r2, #4
 800a25e:	6019      	str	r1, [r3, #0]
 800a260:	6813      	ldr	r3, [r2, #0]
 800a262:	702b      	strb	r3, [r5, #0]
 800a264:	2301      	movs	r3, #1
 800a266:	e0a0      	b.n	800a3aa <_printf_i+0x1c2>
 800a268:	6818      	ldr	r0, [r3, #0]
 800a26a:	6809      	ldr	r1, [r1, #0]
 800a26c:	1d02      	adds	r2, r0, #4
 800a26e:	060d      	lsls	r5, r1, #24
 800a270:	d50b      	bpl.n	800a28a <_printf_i+0xa2>
 800a272:	6806      	ldr	r6, [r0, #0]
 800a274:	601a      	str	r2, [r3, #0]
 800a276:	2e00      	cmp	r6, #0
 800a278:	da03      	bge.n	800a282 <_printf_i+0x9a>
 800a27a:	232d      	movs	r3, #45	@ 0x2d
 800a27c:	9a03      	ldr	r2, [sp, #12]
 800a27e:	4276      	negs	r6, r6
 800a280:	7013      	strb	r3, [r2, #0]
 800a282:	4b5e      	ldr	r3, [pc, #376]	@ (800a3fc <_printf_i+0x214>)
 800a284:	270a      	movs	r7, #10
 800a286:	9304      	str	r3, [sp, #16]
 800a288:	e018      	b.n	800a2bc <_printf_i+0xd4>
 800a28a:	6806      	ldr	r6, [r0, #0]
 800a28c:	601a      	str	r2, [r3, #0]
 800a28e:	0649      	lsls	r1, r1, #25
 800a290:	d5f1      	bpl.n	800a276 <_printf_i+0x8e>
 800a292:	b236      	sxth	r6, r6
 800a294:	e7ef      	b.n	800a276 <_printf_i+0x8e>
 800a296:	6808      	ldr	r0, [r1, #0]
 800a298:	6819      	ldr	r1, [r3, #0]
 800a29a:	c940      	ldmia	r1!, {r6}
 800a29c:	0605      	lsls	r5, r0, #24
 800a29e:	d402      	bmi.n	800a2a6 <_printf_i+0xbe>
 800a2a0:	0640      	lsls	r0, r0, #25
 800a2a2:	d500      	bpl.n	800a2a6 <_printf_i+0xbe>
 800a2a4:	b2b6      	uxth	r6, r6
 800a2a6:	6019      	str	r1, [r3, #0]
 800a2a8:	4b54      	ldr	r3, [pc, #336]	@ (800a3fc <_printf_i+0x214>)
 800a2aa:	270a      	movs	r7, #10
 800a2ac:	9304      	str	r3, [sp, #16]
 800a2ae:	2a6f      	cmp	r2, #111	@ 0x6f
 800a2b0:	d100      	bne.n	800a2b4 <_printf_i+0xcc>
 800a2b2:	3f02      	subs	r7, #2
 800a2b4:	0023      	movs	r3, r4
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	3343      	adds	r3, #67	@ 0x43
 800a2ba:	701a      	strb	r2, [r3, #0]
 800a2bc:	6863      	ldr	r3, [r4, #4]
 800a2be:	60a3      	str	r3, [r4, #8]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	db03      	blt.n	800a2cc <_printf_i+0xe4>
 800a2c4:	2104      	movs	r1, #4
 800a2c6:	6822      	ldr	r2, [r4, #0]
 800a2c8:	438a      	bics	r2, r1
 800a2ca:	6022      	str	r2, [r4, #0]
 800a2cc:	2e00      	cmp	r6, #0
 800a2ce:	d102      	bne.n	800a2d6 <_printf_i+0xee>
 800a2d0:	9d03      	ldr	r5, [sp, #12]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00c      	beq.n	800a2f0 <_printf_i+0x108>
 800a2d6:	9d03      	ldr	r5, [sp, #12]
 800a2d8:	0030      	movs	r0, r6
 800a2da:	0039      	movs	r1, r7
 800a2dc:	f7f5 ffb6 	bl	800024c <__aeabi_uidivmod>
 800a2e0:	9b04      	ldr	r3, [sp, #16]
 800a2e2:	3d01      	subs	r5, #1
 800a2e4:	5c5b      	ldrb	r3, [r3, r1]
 800a2e6:	702b      	strb	r3, [r5, #0]
 800a2e8:	0033      	movs	r3, r6
 800a2ea:	0006      	movs	r6, r0
 800a2ec:	429f      	cmp	r7, r3
 800a2ee:	d9f3      	bls.n	800a2d8 <_printf_i+0xf0>
 800a2f0:	2f08      	cmp	r7, #8
 800a2f2:	d109      	bne.n	800a308 <_printf_i+0x120>
 800a2f4:	6823      	ldr	r3, [r4, #0]
 800a2f6:	07db      	lsls	r3, r3, #31
 800a2f8:	d506      	bpl.n	800a308 <_printf_i+0x120>
 800a2fa:	6862      	ldr	r2, [r4, #4]
 800a2fc:	6923      	ldr	r3, [r4, #16]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	dc02      	bgt.n	800a308 <_printf_i+0x120>
 800a302:	2330      	movs	r3, #48	@ 0x30
 800a304:	3d01      	subs	r5, #1
 800a306:	702b      	strb	r3, [r5, #0]
 800a308:	9b03      	ldr	r3, [sp, #12]
 800a30a:	1b5b      	subs	r3, r3, r5
 800a30c:	6123      	str	r3, [r4, #16]
 800a30e:	9b07      	ldr	r3, [sp, #28]
 800a310:	0021      	movs	r1, r4
 800a312:	9300      	str	r3, [sp, #0]
 800a314:	9805      	ldr	r0, [sp, #20]
 800a316:	9b06      	ldr	r3, [sp, #24]
 800a318:	aa09      	add	r2, sp, #36	@ 0x24
 800a31a:	f7ff fef5 	bl	800a108 <_printf_common>
 800a31e:	3001      	adds	r0, #1
 800a320:	d148      	bne.n	800a3b4 <_printf_i+0x1cc>
 800a322:	2001      	movs	r0, #1
 800a324:	4240      	negs	r0, r0
 800a326:	b00b      	add	sp, #44	@ 0x2c
 800a328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a32a:	2220      	movs	r2, #32
 800a32c:	6809      	ldr	r1, [r1, #0]
 800a32e:	430a      	orrs	r2, r1
 800a330:	6022      	str	r2, [r4, #0]
 800a332:	2278      	movs	r2, #120	@ 0x78
 800a334:	4932      	ldr	r1, [pc, #200]	@ (800a400 <_printf_i+0x218>)
 800a336:	9104      	str	r1, [sp, #16]
 800a338:	0021      	movs	r1, r4
 800a33a:	3145      	adds	r1, #69	@ 0x45
 800a33c:	700a      	strb	r2, [r1, #0]
 800a33e:	6819      	ldr	r1, [r3, #0]
 800a340:	6822      	ldr	r2, [r4, #0]
 800a342:	c940      	ldmia	r1!, {r6}
 800a344:	0610      	lsls	r0, r2, #24
 800a346:	d402      	bmi.n	800a34e <_printf_i+0x166>
 800a348:	0650      	lsls	r0, r2, #25
 800a34a:	d500      	bpl.n	800a34e <_printf_i+0x166>
 800a34c:	b2b6      	uxth	r6, r6
 800a34e:	6019      	str	r1, [r3, #0]
 800a350:	07d3      	lsls	r3, r2, #31
 800a352:	d502      	bpl.n	800a35a <_printf_i+0x172>
 800a354:	2320      	movs	r3, #32
 800a356:	4313      	orrs	r3, r2
 800a358:	6023      	str	r3, [r4, #0]
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	d001      	beq.n	800a362 <_printf_i+0x17a>
 800a35e:	2710      	movs	r7, #16
 800a360:	e7a8      	b.n	800a2b4 <_printf_i+0xcc>
 800a362:	2220      	movs	r2, #32
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	4393      	bics	r3, r2
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	e7f8      	b.n	800a35e <_printf_i+0x176>
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	680d      	ldr	r5, [r1, #0]
 800a370:	1d10      	adds	r0, r2, #4
 800a372:	6949      	ldr	r1, [r1, #20]
 800a374:	6018      	str	r0, [r3, #0]
 800a376:	6813      	ldr	r3, [r2, #0]
 800a378:	062e      	lsls	r6, r5, #24
 800a37a:	d501      	bpl.n	800a380 <_printf_i+0x198>
 800a37c:	6019      	str	r1, [r3, #0]
 800a37e:	e002      	b.n	800a386 <_printf_i+0x19e>
 800a380:	066d      	lsls	r5, r5, #25
 800a382:	d5fb      	bpl.n	800a37c <_printf_i+0x194>
 800a384:	8019      	strh	r1, [r3, #0]
 800a386:	2300      	movs	r3, #0
 800a388:	9d03      	ldr	r5, [sp, #12]
 800a38a:	6123      	str	r3, [r4, #16]
 800a38c:	e7bf      	b.n	800a30e <_printf_i+0x126>
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	1d11      	adds	r1, r2, #4
 800a392:	6019      	str	r1, [r3, #0]
 800a394:	6815      	ldr	r5, [r2, #0]
 800a396:	2100      	movs	r1, #0
 800a398:	0028      	movs	r0, r5
 800a39a:	6862      	ldr	r2, [r4, #4]
 800a39c:	f000 f9c9 	bl	800a732 <memchr>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d001      	beq.n	800a3a8 <_printf_i+0x1c0>
 800a3a4:	1b40      	subs	r0, r0, r5
 800a3a6:	6060      	str	r0, [r4, #4]
 800a3a8:	6863      	ldr	r3, [r4, #4]
 800a3aa:	6123      	str	r3, [r4, #16]
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	9a03      	ldr	r2, [sp, #12]
 800a3b0:	7013      	strb	r3, [r2, #0]
 800a3b2:	e7ac      	b.n	800a30e <_printf_i+0x126>
 800a3b4:	002a      	movs	r2, r5
 800a3b6:	6923      	ldr	r3, [r4, #16]
 800a3b8:	9906      	ldr	r1, [sp, #24]
 800a3ba:	9805      	ldr	r0, [sp, #20]
 800a3bc:	9d07      	ldr	r5, [sp, #28]
 800a3be:	47a8      	blx	r5
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	d0ae      	beq.n	800a322 <_printf_i+0x13a>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	079b      	lsls	r3, r3, #30
 800a3c8:	d415      	bmi.n	800a3f6 <_printf_i+0x20e>
 800a3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3cc:	68e0      	ldr	r0, [r4, #12]
 800a3ce:	4298      	cmp	r0, r3
 800a3d0:	daa9      	bge.n	800a326 <_printf_i+0x13e>
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	e7a7      	b.n	800a326 <_printf_i+0x13e>
 800a3d6:	0022      	movs	r2, r4
 800a3d8:	2301      	movs	r3, #1
 800a3da:	9906      	ldr	r1, [sp, #24]
 800a3dc:	9805      	ldr	r0, [sp, #20]
 800a3de:	9e07      	ldr	r6, [sp, #28]
 800a3e0:	3219      	adds	r2, #25
 800a3e2:	47b0      	blx	r6
 800a3e4:	3001      	adds	r0, #1
 800a3e6:	d09c      	beq.n	800a322 <_printf_i+0x13a>
 800a3e8:	3501      	adds	r5, #1
 800a3ea:	68e3      	ldr	r3, [r4, #12]
 800a3ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3ee:	1a9b      	subs	r3, r3, r2
 800a3f0:	42ab      	cmp	r3, r5
 800a3f2:	dcf0      	bgt.n	800a3d6 <_printf_i+0x1ee>
 800a3f4:	e7e9      	b.n	800a3ca <_printf_i+0x1e2>
 800a3f6:	2500      	movs	r5, #0
 800a3f8:	e7f7      	b.n	800a3ea <_printf_i+0x202>
 800a3fa:	46c0      	nop			@ (mov r8, r8)
 800a3fc:	0800c7ee 	.word	0x0800c7ee
 800a400:	0800c7ff 	.word	0x0800c7ff

0800a404 <std>:
 800a404:	2300      	movs	r3, #0
 800a406:	b510      	push	{r4, lr}
 800a408:	0004      	movs	r4, r0
 800a40a:	6003      	str	r3, [r0, #0]
 800a40c:	6043      	str	r3, [r0, #4]
 800a40e:	6083      	str	r3, [r0, #8]
 800a410:	8181      	strh	r1, [r0, #12]
 800a412:	6643      	str	r3, [r0, #100]	@ 0x64
 800a414:	81c2      	strh	r2, [r0, #14]
 800a416:	6103      	str	r3, [r0, #16]
 800a418:	6143      	str	r3, [r0, #20]
 800a41a:	6183      	str	r3, [r0, #24]
 800a41c:	0019      	movs	r1, r3
 800a41e:	2208      	movs	r2, #8
 800a420:	305c      	adds	r0, #92	@ 0x5c
 800a422:	f000 f8ff 	bl	800a624 <memset>
 800a426:	4b0b      	ldr	r3, [pc, #44]	@ (800a454 <std+0x50>)
 800a428:	6224      	str	r4, [r4, #32]
 800a42a:	6263      	str	r3, [r4, #36]	@ 0x24
 800a42c:	4b0a      	ldr	r3, [pc, #40]	@ (800a458 <std+0x54>)
 800a42e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a430:	4b0a      	ldr	r3, [pc, #40]	@ (800a45c <std+0x58>)
 800a432:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a434:	4b0a      	ldr	r3, [pc, #40]	@ (800a460 <std+0x5c>)
 800a436:	6323      	str	r3, [r4, #48]	@ 0x30
 800a438:	4b0a      	ldr	r3, [pc, #40]	@ (800a464 <std+0x60>)
 800a43a:	429c      	cmp	r4, r3
 800a43c:	d005      	beq.n	800a44a <std+0x46>
 800a43e:	4b0a      	ldr	r3, [pc, #40]	@ (800a468 <std+0x64>)
 800a440:	429c      	cmp	r4, r3
 800a442:	d002      	beq.n	800a44a <std+0x46>
 800a444:	4b09      	ldr	r3, [pc, #36]	@ (800a46c <std+0x68>)
 800a446:	429c      	cmp	r4, r3
 800a448:	d103      	bne.n	800a452 <std+0x4e>
 800a44a:	0020      	movs	r0, r4
 800a44c:	3058      	adds	r0, #88	@ 0x58
 800a44e:	f000 f96d 	bl	800a72c <__retarget_lock_init_recursive>
 800a452:	bd10      	pop	{r4, pc}
 800a454:	0800a58d 	.word	0x0800a58d
 800a458:	0800a5b5 	.word	0x0800a5b5
 800a45c:	0800a5ed 	.word	0x0800a5ed
 800a460:	0800a619 	.word	0x0800a619
 800a464:	20000450 	.word	0x20000450
 800a468:	200004b8 	.word	0x200004b8
 800a46c:	20000520 	.word	0x20000520

0800a470 <stdio_exit_handler>:
 800a470:	b510      	push	{r4, lr}
 800a472:	4a03      	ldr	r2, [pc, #12]	@ (800a480 <stdio_exit_handler+0x10>)
 800a474:	4903      	ldr	r1, [pc, #12]	@ (800a484 <stdio_exit_handler+0x14>)
 800a476:	4804      	ldr	r0, [pc, #16]	@ (800a488 <stdio_exit_handler+0x18>)
 800a478:	f000 f86c 	bl	800a554 <_fwalk_sglue>
 800a47c:	bd10      	pop	{r4, pc}
 800a47e:	46c0      	nop			@ (mov r8, r8)
 800a480:	2000000c 	.word	0x2000000c
 800a484:	0800c135 	.word	0x0800c135
 800a488:	2000001c 	.word	0x2000001c

0800a48c <cleanup_stdio>:
 800a48c:	6841      	ldr	r1, [r0, #4]
 800a48e:	4b0b      	ldr	r3, [pc, #44]	@ (800a4bc <cleanup_stdio+0x30>)
 800a490:	b510      	push	{r4, lr}
 800a492:	0004      	movs	r4, r0
 800a494:	4299      	cmp	r1, r3
 800a496:	d001      	beq.n	800a49c <cleanup_stdio+0x10>
 800a498:	f001 fe4c 	bl	800c134 <_fflush_r>
 800a49c:	68a1      	ldr	r1, [r4, #8]
 800a49e:	4b08      	ldr	r3, [pc, #32]	@ (800a4c0 <cleanup_stdio+0x34>)
 800a4a0:	4299      	cmp	r1, r3
 800a4a2:	d002      	beq.n	800a4aa <cleanup_stdio+0x1e>
 800a4a4:	0020      	movs	r0, r4
 800a4a6:	f001 fe45 	bl	800c134 <_fflush_r>
 800a4aa:	68e1      	ldr	r1, [r4, #12]
 800a4ac:	4b05      	ldr	r3, [pc, #20]	@ (800a4c4 <cleanup_stdio+0x38>)
 800a4ae:	4299      	cmp	r1, r3
 800a4b0:	d002      	beq.n	800a4b8 <cleanup_stdio+0x2c>
 800a4b2:	0020      	movs	r0, r4
 800a4b4:	f001 fe3e 	bl	800c134 <_fflush_r>
 800a4b8:	bd10      	pop	{r4, pc}
 800a4ba:	46c0      	nop			@ (mov r8, r8)
 800a4bc:	20000450 	.word	0x20000450
 800a4c0:	200004b8 	.word	0x200004b8
 800a4c4:	20000520 	.word	0x20000520

0800a4c8 <global_stdio_init.part.0>:
 800a4c8:	b510      	push	{r4, lr}
 800a4ca:	4b09      	ldr	r3, [pc, #36]	@ (800a4f0 <global_stdio_init.part.0+0x28>)
 800a4cc:	4a09      	ldr	r2, [pc, #36]	@ (800a4f4 <global_stdio_init.part.0+0x2c>)
 800a4ce:	2104      	movs	r1, #4
 800a4d0:	601a      	str	r2, [r3, #0]
 800a4d2:	4809      	ldr	r0, [pc, #36]	@ (800a4f8 <global_stdio_init.part.0+0x30>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f7ff ff95 	bl	800a404 <std>
 800a4da:	2201      	movs	r2, #1
 800a4dc:	2109      	movs	r1, #9
 800a4de:	4807      	ldr	r0, [pc, #28]	@ (800a4fc <global_stdio_init.part.0+0x34>)
 800a4e0:	f7ff ff90 	bl	800a404 <std>
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	2112      	movs	r1, #18
 800a4e8:	4805      	ldr	r0, [pc, #20]	@ (800a500 <global_stdio_init.part.0+0x38>)
 800a4ea:	f7ff ff8b 	bl	800a404 <std>
 800a4ee:	bd10      	pop	{r4, pc}
 800a4f0:	20000588 	.word	0x20000588
 800a4f4:	0800a471 	.word	0x0800a471
 800a4f8:	20000450 	.word	0x20000450
 800a4fc:	200004b8 	.word	0x200004b8
 800a500:	20000520 	.word	0x20000520

0800a504 <__sfp_lock_acquire>:
 800a504:	b510      	push	{r4, lr}
 800a506:	4802      	ldr	r0, [pc, #8]	@ (800a510 <__sfp_lock_acquire+0xc>)
 800a508:	f000 f911 	bl	800a72e <__retarget_lock_acquire_recursive>
 800a50c:	bd10      	pop	{r4, pc}
 800a50e:	46c0      	nop			@ (mov r8, r8)
 800a510:	20000591 	.word	0x20000591

0800a514 <__sfp_lock_release>:
 800a514:	b510      	push	{r4, lr}
 800a516:	4802      	ldr	r0, [pc, #8]	@ (800a520 <__sfp_lock_release+0xc>)
 800a518:	f000 f90a 	bl	800a730 <__retarget_lock_release_recursive>
 800a51c:	bd10      	pop	{r4, pc}
 800a51e:	46c0      	nop			@ (mov r8, r8)
 800a520:	20000591 	.word	0x20000591

0800a524 <__sinit>:
 800a524:	b510      	push	{r4, lr}
 800a526:	0004      	movs	r4, r0
 800a528:	f7ff ffec 	bl	800a504 <__sfp_lock_acquire>
 800a52c:	6a23      	ldr	r3, [r4, #32]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d002      	beq.n	800a538 <__sinit+0x14>
 800a532:	f7ff ffef 	bl	800a514 <__sfp_lock_release>
 800a536:	bd10      	pop	{r4, pc}
 800a538:	4b04      	ldr	r3, [pc, #16]	@ (800a54c <__sinit+0x28>)
 800a53a:	6223      	str	r3, [r4, #32]
 800a53c:	4b04      	ldr	r3, [pc, #16]	@ (800a550 <__sinit+0x2c>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d1f6      	bne.n	800a532 <__sinit+0xe>
 800a544:	f7ff ffc0 	bl	800a4c8 <global_stdio_init.part.0>
 800a548:	e7f3      	b.n	800a532 <__sinit+0xe>
 800a54a:	46c0      	nop			@ (mov r8, r8)
 800a54c:	0800a48d 	.word	0x0800a48d
 800a550:	20000588 	.word	0x20000588

0800a554 <_fwalk_sglue>:
 800a554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a556:	0014      	movs	r4, r2
 800a558:	2600      	movs	r6, #0
 800a55a:	9000      	str	r0, [sp, #0]
 800a55c:	9101      	str	r1, [sp, #4]
 800a55e:	68a5      	ldr	r5, [r4, #8]
 800a560:	6867      	ldr	r7, [r4, #4]
 800a562:	3f01      	subs	r7, #1
 800a564:	d504      	bpl.n	800a570 <_fwalk_sglue+0x1c>
 800a566:	6824      	ldr	r4, [r4, #0]
 800a568:	2c00      	cmp	r4, #0
 800a56a:	d1f8      	bne.n	800a55e <_fwalk_sglue+0xa>
 800a56c:	0030      	movs	r0, r6
 800a56e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a570:	89ab      	ldrh	r3, [r5, #12]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d908      	bls.n	800a588 <_fwalk_sglue+0x34>
 800a576:	220e      	movs	r2, #14
 800a578:	5eab      	ldrsh	r3, [r5, r2]
 800a57a:	3301      	adds	r3, #1
 800a57c:	d004      	beq.n	800a588 <_fwalk_sglue+0x34>
 800a57e:	0029      	movs	r1, r5
 800a580:	9800      	ldr	r0, [sp, #0]
 800a582:	9b01      	ldr	r3, [sp, #4]
 800a584:	4798      	blx	r3
 800a586:	4306      	orrs	r6, r0
 800a588:	3568      	adds	r5, #104	@ 0x68
 800a58a:	e7ea      	b.n	800a562 <_fwalk_sglue+0xe>

0800a58c <__sread>:
 800a58c:	b570      	push	{r4, r5, r6, lr}
 800a58e:	000c      	movs	r4, r1
 800a590:	250e      	movs	r5, #14
 800a592:	5f49      	ldrsh	r1, [r1, r5]
 800a594:	f000 f878 	bl	800a688 <_read_r>
 800a598:	2800      	cmp	r0, #0
 800a59a:	db03      	blt.n	800a5a4 <__sread+0x18>
 800a59c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a59e:	181b      	adds	r3, r3, r0
 800a5a0:	6563      	str	r3, [r4, #84]	@ 0x54
 800a5a2:	bd70      	pop	{r4, r5, r6, pc}
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	4a02      	ldr	r2, [pc, #8]	@ (800a5b0 <__sread+0x24>)
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	81a3      	strh	r3, [r4, #12]
 800a5ac:	e7f9      	b.n	800a5a2 <__sread+0x16>
 800a5ae:	46c0      	nop			@ (mov r8, r8)
 800a5b0:	ffffefff 	.word	0xffffefff

0800a5b4 <__swrite>:
 800a5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b6:	001f      	movs	r7, r3
 800a5b8:	898b      	ldrh	r3, [r1, #12]
 800a5ba:	0005      	movs	r5, r0
 800a5bc:	000c      	movs	r4, r1
 800a5be:	0016      	movs	r6, r2
 800a5c0:	05db      	lsls	r3, r3, #23
 800a5c2:	d505      	bpl.n	800a5d0 <__swrite+0x1c>
 800a5c4:	230e      	movs	r3, #14
 800a5c6:	5ec9      	ldrsh	r1, [r1, r3]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	2302      	movs	r3, #2
 800a5cc:	f000 f848 	bl	800a660 <_lseek_r>
 800a5d0:	89a3      	ldrh	r3, [r4, #12]
 800a5d2:	4a05      	ldr	r2, [pc, #20]	@ (800a5e8 <__swrite+0x34>)
 800a5d4:	0028      	movs	r0, r5
 800a5d6:	4013      	ands	r3, r2
 800a5d8:	81a3      	strh	r3, [r4, #12]
 800a5da:	0032      	movs	r2, r6
 800a5dc:	230e      	movs	r3, #14
 800a5de:	5ee1      	ldrsh	r1, [r4, r3]
 800a5e0:	003b      	movs	r3, r7
 800a5e2:	f000 f865 	bl	800a6b0 <_write_r>
 800a5e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5e8:	ffffefff 	.word	0xffffefff

0800a5ec <__sseek>:
 800a5ec:	b570      	push	{r4, r5, r6, lr}
 800a5ee:	000c      	movs	r4, r1
 800a5f0:	250e      	movs	r5, #14
 800a5f2:	5f49      	ldrsh	r1, [r1, r5]
 800a5f4:	f000 f834 	bl	800a660 <_lseek_r>
 800a5f8:	89a3      	ldrh	r3, [r4, #12]
 800a5fa:	1c42      	adds	r2, r0, #1
 800a5fc:	d103      	bne.n	800a606 <__sseek+0x1a>
 800a5fe:	4a05      	ldr	r2, [pc, #20]	@ (800a614 <__sseek+0x28>)
 800a600:	4013      	ands	r3, r2
 800a602:	81a3      	strh	r3, [r4, #12]
 800a604:	bd70      	pop	{r4, r5, r6, pc}
 800a606:	2280      	movs	r2, #128	@ 0x80
 800a608:	0152      	lsls	r2, r2, #5
 800a60a:	4313      	orrs	r3, r2
 800a60c:	81a3      	strh	r3, [r4, #12]
 800a60e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a610:	e7f8      	b.n	800a604 <__sseek+0x18>
 800a612:	46c0      	nop			@ (mov r8, r8)
 800a614:	ffffefff 	.word	0xffffefff

0800a618 <__sclose>:
 800a618:	b510      	push	{r4, lr}
 800a61a:	230e      	movs	r3, #14
 800a61c:	5ec9      	ldrsh	r1, [r1, r3]
 800a61e:	f000 f80d 	bl	800a63c <_close_r>
 800a622:	bd10      	pop	{r4, pc}

0800a624 <memset>:
 800a624:	0003      	movs	r3, r0
 800a626:	1882      	adds	r2, r0, r2
 800a628:	4293      	cmp	r3, r2
 800a62a:	d100      	bne.n	800a62e <memset+0xa>
 800a62c:	4770      	bx	lr
 800a62e:	7019      	strb	r1, [r3, #0]
 800a630:	3301      	adds	r3, #1
 800a632:	e7f9      	b.n	800a628 <memset+0x4>

0800a634 <_localeconv_r>:
 800a634:	4800      	ldr	r0, [pc, #0]	@ (800a638 <_localeconv_r+0x4>)
 800a636:	4770      	bx	lr
 800a638:	20000158 	.word	0x20000158

0800a63c <_close_r>:
 800a63c:	2300      	movs	r3, #0
 800a63e:	b570      	push	{r4, r5, r6, lr}
 800a640:	4d06      	ldr	r5, [pc, #24]	@ (800a65c <_close_r+0x20>)
 800a642:	0004      	movs	r4, r0
 800a644:	0008      	movs	r0, r1
 800a646:	602b      	str	r3, [r5, #0]
 800a648:	f7fa fd3a 	bl	80050c0 <_close>
 800a64c:	1c43      	adds	r3, r0, #1
 800a64e:	d103      	bne.n	800a658 <_close_r+0x1c>
 800a650:	682b      	ldr	r3, [r5, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d000      	beq.n	800a658 <_close_r+0x1c>
 800a656:	6023      	str	r3, [r4, #0]
 800a658:	bd70      	pop	{r4, r5, r6, pc}
 800a65a:	46c0      	nop			@ (mov r8, r8)
 800a65c:	2000058c 	.word	0x2000058c

0800a660 <_lseek_r>:
 800a660:	b570      	push	{r4, r5, r6, lr}
 800a662:	0004      	movs	r4, r0
 800a664:	0008      	movs	r0, r1
 800a666:	0011      	movs	r1, r2
 800a668:	001a      	movs	r2, r3
 800a66a:	2300      	movs	r3, #0
 800a66c:	4d05      	ldr	r5, [pc, #20]	@ (800a684 <_lseek_r+0x24>)
 800a66e:	602b      	str	r3, [r5, #0]
 800a670:	f7fa fd47 	bl	8005102 <_lseek>
 800a674:	1c43      	adds	r3, r0, #1
 800a676:	d103      	bne.n	800a680 <_lseek_r+0x20>
 800a678:	682b      	ldr	r3, [r5, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d000      	beq.n	800a680 <_lseek_r+0x20>
 800a67e:	6023      	str	r3, [r4, #0]
 800a680:	bd70      	pop	{r4, r5, r6, pc}
 800a682:	46c0      	nop			@ (mov r8, r8)
 800a684:	2000058c 	.word	0x2000058c

0800a688 <_read_r>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	0004      	movs	r4, r0
 800a68c:	0008      	movs	r0, r1
 800a68e:	0011      	movs	r1, r2
 800a690:	001a      	movs	r2, r3
 800a692:	2300      	movs	r3, #0
 800a694:	4d05      	ldr	r5, [pc, #20]	@ (800a6ac <_read_r+0x24>)
 800a696:	602b      	str	r3, [r5, #0]
 800a698:	f7fa fcd9 	bl	800504e <_read>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	d103      	bne.n	800a6a8 <_read_r+0x20>
 800a6a0:	682b      	ldr	r3, [r5, #0]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d000      	beq.n	800a6a8 <_read_r+0x20>
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	bd70      	pop	{r4, r5, r6, pc}
 800a6aa:	46c0      	nop			@ (mov r8, r8)
 800a6ac:	2000058c 	.word	0x2000058c

0800a6b0 <_write_r>:
 800a6b0:	b570      	push	{r4, r5, r6, lr}
 800a6b2:	0004      	movs	r4, r0
 800a6b4:	0008      	movs	r0, r1
 800a6b6:	0011      	movs	r1, r2
 800a6b8:	001a      	movs	r2, r3
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	4d05      	ldr	r5, [pc, #20]	@ (800a6d4 <_write_r+0x24>)
 800a6be:	602b      	str	r3, [r5, #0]
 800a6c0:	f7fa fce2 	bl	8005088 <_write>
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	d103      	bne.n	800a6d0 <_write_r+0x20>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d000      	beq.n	800a6d0 <_write_r+0x20>
 800a6ce:	6023      	str	r3, [r4, #0]
 800a6d0:	bd70      	pop	{r4, r5, r6, pc}
 800a6d2:	46c0      	nop			@ (mov r8, r8)
 800a6d4:	2000058c 	.word	0x2000058c

0800a6d8 <__errno>:
 800a6d8:	4b01      	ldr	r3, [pc, #4]	@ (800a6e0 <__errno+0x8>)
 800a6da:	6818      	ldr	r0, [r3, #0]
 800a6dc:	4770      	bx	lr
 800a6de:	46c0      	nop			@ (mov r8, r8)
 800a6e0:	20000018 	.word	0x20000018

0800a6e4 <__libc_init_array>:
 800a6e4:	b570      	push	{r4, r5, r6, lr}
 800a6e6:	2600      	movs	r6, #0
 800a6e8:	4c0c      	ldr	r4, [pc, #48]	@ (800a71c <__libc_init_array+0x38>)
 800a6ea:	4d0d      	ldr	r5, [pc, #52]	@ (800a720 <__libc_init_array+0x3c>)
 800a6ec:	1b64      	subs	r4, r4, r5
 800a6ee:	10a4      	asrs	r4, r4, #2
 800a6f0:	42a6      	cmp	r6, r4
 800a6f2:	d109      	bne.n	800a708 <__libc_init_array+0x24>
 800a6f4:	2600      	movs	r6, #0
 800a6f6:	f001 ff5f 	bl	800c5b8 <_init>
 800a6fa:	4c0a      	ldr	r4, [pc, #40]	@ (800a724 <__libc_init_array+0x40>)
 800a6fc:	4d0a      	ldr	r5, [pc, #40]	@ (800a728 <__libc_init_array+0x44>)
 800a6fe:	1b64      	subs	r4, r4, r5
 800a700:	10a4      	asrs	r4, r4, #2
 800a702:	42a6      	cmp	r6, r4
 800a704:	d105      	bne.n	800a712 <__libc_init_array+0x2e>
 800a706:	bd70      	pop	{r4, r5, r6, pc}
 800a708:	00b3      	lsls	r3, r6, #2
 800a70a:	58eb      	ldr	r3, [r5, r3]
 800a70c:	4798      	blx	r3
 800a70e:	3601      	adds	r6, #1
 800a710:	e7ee      	b.n	800a6f0 <__libc_init_array+0xc>
 800a712:	00b3      	lsls	r3, r6, #2
 800a714:	58eb      	ldr	r3, [r5, r3]
 800a716:	4798      	blx	r3
 800a718:	3601      	adds	r6, #1
 800a71a:	e7f2      	b.n	800a702 <__libc_init_array+0x1e>
 800a71c:	0800cb58 	.word	0x0800cb58
 800a720:	0800cb58 	.word	0x0800cb58
 800a724:	0800cb5c 	.word	0x0800cb5c
 800a728:	0800cb58 	.word	0x0800cb58

0800a72c <__retarget_lock_init_recursive>:
 800a72c:	4770      	bx	lr

0800a72e <__retarget_lock_acquire_recursive>:
 800a72e:	4770      	bx	lr

0800a730 <__retarget_lock_release_recursive>:
 800a730:	4770      	bx	lr

0800a732 <memchr>:
 800a732:	b2c9      	uxtb	r1, r1
 800a734:	1882      	adds	r2, r0, r2
 800a736:	4290      	cmp	r0, r2
 800a738:	d101      	bne.n	800a73e <memchr+0xc>
 800a73a:	2000      	movs	r0, #0
 800a73c:	4770      	bx	lr
 800a73e:	7803      	ldrb	r3, [r0, #0]
 800a740:	428b      	cmp	r3, r1
 800a742:	d0fb      	beq.n	800a73c <memchr+0xa>
 800a744:	3001      	adds	r0, #1
 800a746:	e7f6      	b.n	800a736 <memchr+0x4>

0800a748 <quorem>:
 800a748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a74a:	6902      	ldr	r2, [r0, #16]
 800a74c:	690f      	ldr	r7, [r1, #16]
 800a74e:	b087      	sub	sp, #28
 800a750:	0006      	movs	r6, r0
 800a752:	000b      	movs	r3, r1
 800a754:	2000      	movs	r0, #0
 800a756:	9102      	str	r1, [sp, #8]
 800a758:	42ba      	cmp	r2, r7
 800a75a:	db6d      	blt.n	800a838 <quorem+0xf0>
 800a75c:	3f01      	subs	r7, #1
 800a75e:	00bc      	lsls	r4, r7, #2
 800a760:	3314      	adds	r3, #20
 800a762:	9305      	str	r3, [sp, #20]
 800a764:	191b      	adds	r3, r3, r4
 800a766:	9303      	str	r3, [sp, #12]
 800a768:	0033      	movs	r3, r6
 800a76a:	3314      	adds	r3, #20
 800a76c:	191c      	adds	r4, r3, r4
 800a76e:	9301      	str	r3, [sp, #4]
 800a770:	6823      	ldr	r3, [r4, #0]
 800a772:	9304      	str	r3, [sp, #16]
 800a774:	9b03      	ldr	r3, [sp, #12]
 800a776:	9804      	ldr	r0, [sp, #16]
 800a778:	681d      	ldr	r5, [r3, #0]
 800a77a:	3501      	adds	r5, #1
 800a77c:	0029      	movs	r1, r5
 800a77e:	f7f5 fcdf 	bl	8000140 <__udivsi3>
 800a782:	9b04      	ldr	r3, [sp, #16]
 800a784:	9000      	str	r0, [sp, #0]
 800a786:	42ab      	cmp	r3, r5
 800a788:	d32b      	bcc.n	800a7e2 <quorem+0x9a>
 800a78a:	9b05      	ldr	r3, [sp, #20]
 800a78c:	9d01      	ldr	r5, [sp, #4]
 800a78e:	469c      	mov	ip, r3
 800a790:	2300      	movs	r3, #0
 800a792:	9305      	str	r3, [sp, #20]
 800a794:	9304      	str	r3, [sp, #16]
 800a796:	4662      	mov	r2, ip
 800a798:	ca08      	ldmia	r2!, {r3}
 800a79a:	6828      	ldr	r0, [r5, #0]
 800a79c:	4694      	mov	ip, r2
 800a79e:	9a00      	ldr	r2, [sp, #0]
 800a7a0:	b299      	uxth	r1, r3
 800a7a2:	4351      	muls	r1, r2
 800a7a4:	9a05      	ldr	r2, [sp, #20]
 800a7a6:	0c1b      	lsrs	r3, r3, #16
 800a7a8:	1889      	adds	r1, r1, r2
 800a7aa:	9a00      	ldr	r2, [sp, #0]
 800a7ac:	4353      	muls	r3, r2
 800a7ae:	0c0a      	lsrs	r2, r1, #16
 800a7b0:	189b      	adds	r3, r3, r2
 800a7b2:	0c1a      	lsrs	r2, r3, #16
 800a7b4:	b289      	uxth	r1, r1
 800a7b6:	9205      	str	r2, [sp, #20]
 800a7b8:	b282      	uxth	r2, r0
 800a7ba:	1a52      	subs	r2, r2, r1
 800a7bc:	9904      	ldr	r1, [sp, #16]
 800a7be:	0c00      	lsrs	r0, r0, #16
 800a7c0:	1852      	adds	r2, r2, r1
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	1411      	asrs	r1, r2, #16
 800a7c6:	1ac3      	subs	r3, r0, r3
 800a7c8:	185b      	adds	r3, r3, r1
 800a7ca:	1419      	asrs	r1, r3, #16
 800a7cc:	b292      	uxth	r2, r2
 800a7ce:	041b      	lsls	r3, r3, #16
 800a7d0:	431a      	orrs	r2, r3
 800a7d2:	9b03      	ldr	r3, [sp, #12]
 800a7d4:	9104      	str	r1, [sp, #16]
 800a7d6:	c504      	stmia	r5!, {r2}
 800a7d8:	4563      	cmp	r3, ip
 800a7da:	d2dc      	bcs.n	800a796 <quorem+0x4e>
 800a7dc:	6823      	ldr	r3, [r4, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d030      	beq.n	800a844 <quorem+0xfc>
 800a7e2:	0030      	movs	r0, r6
 800a7e4:	9902      	ldr	r1, [sp, #8]
 800a7e6:	f001 f9c5 	bl	800bb74 <__mcmp>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	db23      	blt.n	800a836 <quorem+0xee>
 800a7ee:	0034      	movs	r4, r6
 800a7f0:	2500      	movs	r5, #0
 800a7f2:	9902      	ldr	r1, [sp, #8]
 800a7f4:	3414      	adds	r4, #20
 800a7f6:	3114      	adds	r1, #20
 800a7f8:	6823      	ldr	r3, [r4, #0]
 800a7fa:	c901      	ldmia	r1!, {r0}
 800a7fc:	9302      	str	r3, [sp, #8]
 800a7fe:	466b      	mov	r3, sp
 800a800:	891b      	ldrh	r3, [r3, #8]
 800a802:	b282      	uxth	r2, r0
 800a804:	1a9a      	subs	r2, r3, r2
 800a806:	9b02      	ldr	r3, [sp, #8]
 800a808:	1952      	adds	r2, r2, r5
 800a80a:	0c00      	lsrs	r0, r0, #16
 800a80c:	0c1b      	lsrs	r3, r3, #16
 800a80e:	1a1b      	subs	r3, r3, r0
 800a810:	1410      	asrs	r0, r2, #16
 800a812:	181b      	adds	r3, r3, r0
 800a814:	141d      	asrs	r5, r3, #16
 800a816:	b292      	uxth	r2, r2
 800a818:	041b      	lsls	r3, r3, #16
 800a81a:	431a      	orrs	r2, r3
 800a81c:	9b03      	ldr	r3, [sp, #12]
 800a81e:	c404      	stmia	r4!, {r2}
 800a820:	428b      	cmp	r3, r1
 800a822:	d2e9      	bcs.n	800a7f8 <quorem+0xb0>
 800a824:	9a01      	ldr	r2, [sp, #4]
 800a826:	00bb      	lsls	r3, r7, #2
 800a828:	18d3      	adds	r3, r2, r3
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	2a00      	cmp	r2, #0
 800a82e:	d013      	beq.n	800a858 <quorem+0x110>
 800a830:	9b00      	ldr	r3, [sp, #0]
 800a832:	3301      	adds	r3, #1
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	9800      	ldr	r0, [sp, #0]
 800a838:	b007      	add	sp, #28
 800a83a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d104      	bne.n	800a84c <quorem+0x104>
 800a842:	3f01      	subs	r7, #1
 800a844:	9b01      	ldr	r3, [sp, #4]
 800a846:	3c04      	subs	r4, #4
 800a848:	42a3      	cmp	r3, r4
 800a84a:	d3f7      	bcc.n	800a83c <quorem+0xf4>
 800a84c:	6137      	str	r7, [r6, #16]
 800a84e:	e7c8      	b.n	800a7e2 <quorem+0x9a>
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	2a00      	cmp	r2, #0
 800a854:	d104      	bne.n	800a860 <quorem+0x118>
 800a856:	3f01      	subs	r7, #1
 800a858:	9a01      	ldr	r2, [sp, #4]
 800a85a:	3b04      	subs	r3, #4
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d3f7      	bcc.n	800a850 <quorem+0x108>
 800a860:	6137      	str	r7, [r6, #16]
 800a862:	e7e5      	b.n	800a830 <quorem+0xe8>

0800a864 <_dtoa_r>:
 800a864:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a866:	0014      	movs	r4, r2
 800a868:	001d      	movs	r5, r3
 800a86a:	69c6      	ldr	r6, [r0, #28]
 800a86c:	b09d      	sub	sp, #116	@ 0x74
 800a86e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a870:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a872:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800a874:	9003      	str	r0, [sp, #12]
 800a876:	2e00      	cmp	r6, #0
 800a878:	d10f      	bne.n	800a89a <_dtoa_r+0x36>
 800a87a:	2010      	movs	r0, #16
 800a87c:	f000 fe30 	bl	800b4e0 <malloc>
 800a880:	9b03      	ldr	r3, [sp, #12]
 800a882:	1e02      	subs	r2, r0, #0
 800a884:	61d8      	str	r0, [r3, #28]
 800a886:	d104      	bne.n	800a892 <_dtoa_r+0x2e>
 800a888:	21ef      	movs	r1, #239	@ 0xef
 800a88a:	4bc7      	ldr	r3, [pc, #796]	@ (800aba8 <_dtoa_r+0x344>)
 800a88c:	48c7      	ldr	r0, [pc, #796]	@ (800abac <_dtoa_r+0x348>)
 800a88e:	f001 fd39 	bl	800c304 <__assert_func>
 800a892:	6046      	str	r6, [r0, #4]
 800a894:	6086      	str	r6, [r0, #8]
 800a896:	6006      	str	r6, [r0, #0]
 800a898:	60c6      	str	r6, [r0, #12]
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	69db      	ldr	r3, [r3, #28]
 800a89e:	6819      	ldr	r1, [r3, #0]
 800a8a0:	2900      	cmp	r1, #0
 800a8a2:	d00b      	beq.n	800a8bc <_dtoa_r+0x58>
 800a8a4:	685a      	ldr	r2, [r3, #4]
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	4093      	lsls	r3, r2
 800a8aa:	604a      	str	r2, [r1, #4]
 800a8ac:	608b      	str	r3, [r1, #8]
 800a8ae:	9803      	ldr	r0, [sp, #12]
 800a8b0:	f000 ff16 	bl	800b6e0 <_Bfree>
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	9b03      	ldr	r3, [sp, #12]
 800a8b8:	69db      	ldr	r3, [r3, #28]
 800a8ba:	601a      	str	r2, [r3, #0]
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	da1e      	bge.n	800a8fe <_dtoa_r+0x9a>
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	603b      	str	r3, [r7, #0]
 800a8c4:	006b      	lsls	r3, r5, #1
 800a8c6:	085b      	lsrs	r3, r3, #1
 800a8c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8ca:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a8cc:	4bb8      	ldr	r3, [pc, #736]	@ (800abb0 <_dtoa_r+0x34c>)
 800a8ce:	4ab8      	ldr	r2, [pc, #736]	@ (800abb0 <_dtoa_r+0x34c>)
 800a8d0:	403b      	ands	r3, r7
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d116      	bne.n	800a904 <_dtoa_r+0xa0>
 800a8d6:	4bb7      	ldr	r3, [pc, #732]	@ (800abb4 <_dtoa_r+0x350>)
 800a8d8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a8da:	6013      	str	r3, [r2, #0]
 800a8dc:	033b      	lsls	r3, r7, #12
 800a8de:	0b1b      	lsrs	r3, r3, #12
 800a8e0:	4323      	orrs	r3, r4
 800a8e2:	d101      	bne.n	800a8e8 <_dtoa_r+0x84>
 800a8e4:	f000 fd83 	bl	800b3ee <_dtoa_r+0xb8a>
 800a8e8:	4bb3      	ldr	r3, [pc, #716]	@ (800abb8 <_dtoa_r+0x354>)
 800a8ea:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a8ec:	9308      	str	r3, [sp, #32]
 800a8ee:	2a00      	cmp	r2, #0
 800a8f0:	d002      	beq.n	800a8f8 <_dtoa_r+0x94>
 800a8f2:	4bb2      	ldr	r3, [pc, #712]	@ (800abbc <_dtoa_r+0x358>)
 800a8f4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a8f6:	6013      	str	r3, [r2, #0]
 800a8f8:	9808      	ldr	r0, [sp, #32]
 800a8fa:	b01d      	add	sp, #116	@ 0x74
 800a8fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8fe:	2300      	movs	r3, #0
 800a900:	603b      	str	r3, [r7, #0]
 800a902:	e7e2      	b.n	800a8ca <_dtoa_r+0x66>
 800a904:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a908:	9212      	str	r2, [sp, #72]	@ 0x48
 800a90a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a90c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a90e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a910:	2200      	movs	r2, #0
 800a912:	2300      	movs	r3, #0
 800a914:	f7f5 fd9a 	bl	800044c <__aeabi_dcmpeq>
 800a918:	1e06      	subs	r6, r0, #0
 800a91a:	d00b      	beq.n	800a934 <_dtoa_r+0xd0>
 800a91c:	2301      	movs	r3, #1
 800a91e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a920:	6013      	str	r3, [r2, #0]
 800a922:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a924:	2b00      	cmp	r3, #0
 800a926:	d002      	beq.n	800a92e <_dtoa_r+0xca>
 800a928:	4ba5      	ldr	r3, [pc, #660]	@ (800abc0 <_dtoa_r+0x35c>)
 800a92a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	4ba5      	ldr	r3, [pc, #660]	@ (800abc4 <_dtoa_r+0x360>)
 800a930:	9308      	str	r3, [sp, #32]
 800a932:	e7e1      	b.n	800a8f8 <_dtoa_r+0x94>
 800a934:	ab1a      	add	r3, sp, #104	@ 0x68
 800a936:	9301      	str	r3, [sp, #4]
 800a938:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a93a:	9300      	str	r3, [sp, #0]
 800a93c:	9803      	ldr	r0, [sp, #12]
 800a93e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a940:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a942:	f001 f9cd 	bl	800bce0 <__d2b>
 800a946:	007a      	lsls	r2, r7, #1
 800a948:	9005      	str	r0, [sp, #20]
 800a94a:	0d52      	lsrs	r2, r2, #21
 800a94c:	d100      	bne.n	800a950 <_dtoa_r+0xec>
 800a94e:	e07b      	b.n	800aa48 <_dtoa_r+0x1e4>
 800a950:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a952:	9618      	str	r6, [sp, #96]	@ 0x60
 800a954:	0319      	lsls	r1, r3, #12
 800a956:	4b9c      	ldr	r3, [pc, #624]	@ (800abc8 <_dtoa_r+0x364>)
 800a958:	0b09      	lsrs	r1, r1, #12
 800a95a:	430b      	orrs	r3, r1
 800a95c:	499b      	ldr	r1, [pc, #620]	@ (800abcc <_dtoa_r+0x368>)
 800a95e:	1857      	adds	r7, r2, r1
 800a960:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a962:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a964:	0019      	movs	r1, r3
 800a966:	2200      	movs	r2, #0
 800a968:	4b99      	ldr	r3, [pc, #612]	@ (800abd0 <_dtoa_r+0x36c>)
 800a96a:	f7f7 f973 	bl	8001c54 <__aeabi_dsub>
 800a96e:	4a99      	ldr	r2, [pc, #612]	@ (800abd4 <_dtoa_r+0x370>)
 800a970:	4b99      	ldr	r3, [pc, #612]	@ (800abd8 <_dtoa_r+0x374>)
 800a972:	f7f6 fea7 	bl	80016c4 <__aeabi_dmul>
 800a976:	4a99      	ldr	r2, [pc, #612]	@ (800abdc <_dtoa_r+0x378>)
 800a978:	4b99      	ldr	r3, [pc, #612]	@ (800abe0 <_dtoa_r+0x37c>)
 800a97a:	f7f5 fefb 	bl	8000774 <__aeabi_dadd>
 800a97e:	0004      	movs	r4, r0
 800a980:	0038      	movs	r0, r7
 800a982:	000d      	movs	r5, r1
 800a984:	f7f7 fd60 	bl	8002448 <__aeabi_i2d>
 800a988:	4a96      	ldr	r2, [pc, #600]	@ (800abe4 <_dtoa_r+0x380>)
 800a98a:	4b97      	ldr	r3, [pc, #604]	@ (800abe8 <_dtoa_r+0x384>)
 800a98c:	f7f6 fe9a 	bl	80016c4 <__aeabi_dmul>
 800a990:	0002      	movs	r2, r0
 800a992:	000b      	movs	r3, r1
 800a994:	0020      	movs	r0, r4
 800a996:	0029      	movs	r1, r5
 800a998:	f7f5 feec 	bl	8000774 <__aeabi_dadd>
 800a99c:	0004      	movs	r4, r0
 800a99e:	000d      	movs	r5, r1
 800a9a0:	f7f7 fd16 	bl	80023d0 <__aeabi_d2iz>
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	9004      	str	r0, [sp, #16]
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	0020      	movs	r0, r4
 800a9ac:	0029      	movs	r1, r5
 800a9ae:	f7f5 fd53 	bl	8000458 <__aeabi_dcmplt>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	d00b      	beq.n	800a9ce <_dtoa_r+0x16a>
 800a9b6:	9804      	ldr	r0, [sp, #16]
 800a9b8:	f7f7 fd46 	bl	8002448 <__aeabi_i2d>
 800a9bc:	002b      	movs	r3, r5
 800a9be:	0022      	movs	r2, r4
 800a9c0:	f7f5 fd44 	bl	800044c <__aeabi_dcmpeq>
 800a9c4:	4243      	negs	r3, r0
 800a9c6:	4158      	adcs	r0, r3
 800a9c8:	9b04      	ldr	r3, [sp, #16]
 800a9ca:	1a1b      	subs	r3, r3, r0
 800a9cc:	9304      	str	r3, [sp, #16]
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	9315      	str	r3, [sp, #84]	@ 0x54
 800a9d2:	9b04      	ldr	r3, [sp, #16]
 800a9d4:	2b16      	cmp	r3, #22
 800a9d6:	d810      	bhi.n	800a9fa <_dtoa_r+0x196>
 800a9d8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a9da:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a9dc:	9a04      	ldr	r2, [sp, #16]
 800a9de:	4b83      	ldr	r3, [pc, #524]	@ (800abec <_dtoa_r+0x388>)
 800a9e0:	00d2      	lsls	r2, r2, #3
 800a9e2:	189b      	adds	r3, r3, r2
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	685b      	ldr	r3, [r3, #4]
 800a9e8:	f7f5 fd36 	bl	8000458 <__aeabi_dcmplt>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d047      	beq.n	800aa80 <_dtoa_r+0x21c>
 800a9f0:	9b04      	ldr	r3, [sp, #16]
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	9304      	str	r3, [sp, #16]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9315      	str	r3, [sp, #84]	@ 0x54
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a9fe:	9206      	str	r2, [sp, #24]
 800aa00:	1bdb      	subs	r3, r3, r7
 800aa02:	1e5a      	subs	r2, r3, #1
 800aa04:	d53e      	bpl.n	800aa84 <_dtoa_r+0x220>
 800aa06:	2201      	movs	r2, #1
 800aa08:	1ad3      	subs	r3, r2, r3
 800aa0a:	9306      	str	r3, [sp, #24]
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa10:	9b04      	ldr	r3, [sp, #16]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	db38      	blt.n	800aa88 <_dtoa_r+0x224>
 800aa16:	9a04      	ldr	r2, [sp, #16]
 800aa18:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa1a:	4694      	mov	ip, r2
 800aa1c:	4463      	add	r3, ip
 800aa1e:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa20:	2300      	movs	r3, #0
 800aa22:	9214      	str	r2, [sp, #80]	@ 0x50
 800aa24:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa26:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aa28:	2401      	movs	r4, #1
 800aa2a:	2b09      	cmp	r3, #9
 800aa2c:	d867      	bhi.n	800aafe <_dtoa_r+0x29a>
 800aa2e:	2b05      	cmp	r3, #5
 800aa30:	dd02      	ble.n	800aa38 <_dtoa_r+0x1d4>
 800aa32:	2400      	movs	r4, #0
 800aa34:	3b04      	subs	r3, #4
 800aa36:	9322      	str	r3, [sp, #136]	@ 0x88
 800aa38:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aa3a:	1e98      	subs	r0, r3, #2
 800aa3c:	2803      	cmp	r0, #3
 800aa3e:	d867      	bhi.n	800ab10 <_dtoa_r+0x2ac>
 800aa40:	f7f5 fb6a 	bl	8000118 <__gnu_thumb1_case_uqi>
 800aa44:	5b383a2b 	.word	0x5b383a2b
 800aa48:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800aa4a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800aa4c:	18f6      	adds	r6, r6, r3
 800aa4e:	4b68      	ldr	r3, [pc, #416]	@ (800abf0 <_dtoa_r+0x38c>)
 800aa50:	18f2      	adds	r2, r6, r3
 800aa52:	2a20      	cmp	r2, #32
 800aa54:	dd0f      	ble.n	800aa76 <_dtoa_r+0x212>
 800aa56:	2340      	movs	r3, #64	@ 0x40
 800aa58:	1a9b      	subs	r3, r3, r2
 800aa5a:	409f      	lsls	r7, r3
 800aa5c:	4b65      	ldr	r3, [pc, #404]	@ (800abf4 <_dtoa_r+0x390>)
 800aa5e:	0038      	movs	r0, r7
 800aa60:	18f3      	adds	r3, r6, r3
 800aa62:	40dc      	lsrs	r4, r3
 800aa64:	4320      	orrs	r0, r4
 800aa66:	f7f7 fd1d 	bl	80024a4 <__aeabi_ui2d>
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	4b62      	ldr	r3, [pc, #392]	@ (800abf8 <_dtoa_r+0x394>)
 800aa6e:	1e77      	subs	r7, r6, #1
 800aa70:	18cb      	adds	r3, r1, r3
 800aa72:	9218      	str	r2, [sp, #96]	@ 0x60
 800aa74:	e776      	b.n	800a964 <_dtoa_r+0x100>
 800aa76:	2320      	movs	r3, #32
 800aa78:	0020      	movs	r0, r4
 800aa7a:	1a9b      	subs	r3, r3, r2
 800aa7c:	4098      	lsls	r0, r3
 800aa7e:	e7f2      	b.n	800aa66 <_dtoa_r+0x202>
 800aa80:	9015      	str	r0, [sp, #84]	@ 0x54
 800aa82:	e7ba      	b.n	800a9fa <_dtoa_r+0x196>
 800aa84:	920d      	str	r2, [sp, #52]	@ 0x34
 800aa86:	e7c3      	b.n	800aa10 <_dtoa_r+0x1ac>
 800aa88:	9b06      	ldr	r3, [sp, #24]
 800aa8a:	9a04      	ldr	r2, [sp, #16]
 800aa8c:	1a9b      	subs	r3, r3, r2
 800aa8e:	9306      	str	r3, [sp, #24]
 800aa90:	4253      	negs	r3, r2
 800aa92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa94:	2300      	movs	r3, #0
 800aa96:	9314      	str	r3, [sp, #80]	@ 0x50
 800aa98:	e7c5      	b.n	800aa26 <_dtoa_r+0x1c2>
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa9e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aaa0:	930e      	str	r3, [sp, #56]	@ 0x38
 800aaa2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	dc13      	bgt.n	800aad0 <_dtoa_r+0x26c>
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	001a      	movs	r2, r3
 800aaac:	930e      	str	r3, [sp, #56]	@ 0x38
 800aaae:	9309      	str	r3, [sp, #36]	@ 0x24
 800aab0:	9223      	str	r2, [sp, #140]	@ 0x8c
 800aab2:	e00d      	b.n	800aad0 <_dtoa_r+0x26c>
 800aab4:	2301      	movs	r3, #1
 800aab6:	e7f1      	b.n	800aa9c <_dtoa_r+0x238>
 800aab8:	2300      	movs	r3, #0
 800aaba:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aabc:	9310      	str	r3, [sp, #64]	@ 0x40
 800aabe:	4694      	mov	ip, r2
 800aac0:	9b04      	ldr	r3, [sp, #16]
 800aac2:	4463      	add	r3, ip
 800aac4:	930e      	str	r3, [sp, #56]	@ 0x38
 800aac6:	3301      	adds	r3, #1
 800aac8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	dc00      	bgt.n	800aad0 <_dtoa_r+0x26c>
 800aace:	2301      	movs	r3, #1
 800aad0:	9a03      	ldr	r2, [sp, #12]
 800aad2:	2100      	movs	r1, #0
 800aad4:	69d0      	ldr	r0, [r2, #28]
 800aad6:	2204      	movs	r2, #4
 800aad8:	0015      	movs	r5, r2
 800aada:	3514      	adds	r5, #20
 800aadc:	429d      	cmp	r5, r3
 800aade:	d91b      	bls.n	800ab18 <_dtoa_r+0x2b4>
 800aae0:	6041      	str	r1, [r0, #4]
 800aae2:	9803      	ldr	r0, [sp, #12]
 800aae4:	f000 fdb8 	bl	800b658 <_Balloc>
 800aae8:	9008      	str	r0, [sp, #32]
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d117      	bne.n	800ab1e <_dtoa_r+0x2ba>
 800aaee:	21b0      	movs	r1, #176	@ 0xb0
 800aaf0:	4b42      	ldr	r3, [pc, #264]	@ (800abfc <_dtoa_r+0x398>)
 800aaf2:	482e      	ldr	r0, [pc, #184]	@ (800abac <_dtoa_r+0x348>)
 800aaf4:	9a08      	ldr	r2, [sp, #32]
 800aaf6:	31ff      	adds	r1, #255	@ 0xff
 800aaf8:	e6c9      	b.n	800a88e <_dtoa_r+0x2a>
 800aafa:	2301      	movs	r3, #1
 800aafc:	e7dd      	b.n	800aaba <_dtoa_r+0x256>
 800aafe:	2300      	movs	r3, #0
 800ab00:	9410      	str	r4, [sp, #64]	@ 0x40
 800ab02:	9322      	str	r3, [sp, #136]	@ 0x88
 800ab04:	3b01      	subs	r3, #1
 800ab06:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab08:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	3313      	adds	r3, #19
 800ab0e:	e7cf      	b.n	800aab0 <_dtoa_r+0x24c>
 800ab10:	2301      	movs	r3, #1
 800ab12:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab14:	3b02      	subs	r3, #2
 800ab16:	e7f6      	b.n	800ab06 <_dtoa_r+0x2a2>
 800ab18:	3101      	adds	r1, #1
 800ab1a:	0052      	lsls	r2, r2, #1
 800ab1c:	e7dc      	b.n	800aad8 <_dtoa_r+0x274>
 800ab1e:	9b03      	ldr	r3, [sp, #12]
 800ab20:	9a08      	ldr	r2, [sp, #32]
 800ab22:	69db      	ldr	r3, [r3, #28]
 800ab24:	601a      	str	r2, [r3, #0]
 800ab26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab28:	2b0e      	cmp	r3, #14
 800ab2a:	d900      	bls.n	800ab2e <_dtoa_r+0x2ca>
 800ab2c:	e0d9      	b.n	800ace2 <_dtoa_r+0x47e>
 800ab2e:	2c00      	cmp	r4, #0
 800ab30:	d100      	bne.n	800ab34 <_dtoa_r+0x2d0>
 800ab32:	e0d6      	b.n	800ace2 <_dtoa_r+0x47e>
 800ab34:	9b04      	ldr	r3, [sp, #16]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	dd64      	ble.n	800ac04 <_dtoa_r+0x3a0>
 800ab3a:	210f      	movs	r1, #15
 800ab3c:	9a04      	ldr	r2, [sp, #16]
 800ab3e:	4b2b      	ldr	r3, [pc, #172]	@ (800abec <_dtoa_r+0x388>)
 800ab40:	400a      	ands	r2, r1
 800ab42:	00d2      	lsls	r2, r2, #3
 800ab44:	189b      	adds	r3, r3, r2
 800ab46:	681e      	ldr	r6, [r3, #0]
 800ab48:	685f      	ldr	r7, [r3, #4]
 800ab4a:	9b04      	ldr	r3, [sp, #16]
 800ab4c:	2402      	movs	r4, #2
 800ab4e:	111d      	asrs	r5, r3, #4
 800ab50:	05db      	lsls	r3, r3, #23
 800ab52:	d50a      	bpl.n	800ab6a <_dtoa_r+0x306>
 800ab54:	4b2a      	ldr	r3, [pc, #168]	@ (800ac00 <_dtoa_r+0x39c>)
 800ab56:	400d      	ands	r5, r1
 800ab58:	6a1a      	ldr	r2, [r3, #32]
 800ab5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ab5e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ab60:	f7f6 f96c 	bl	8000e3c <__aeabi_ddiv>
 800ab64:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab66:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ab68:	3401      	adds	r4, #1
 800ab6a:	4b25      	ldr	r3, [pc, #148]	@ (800ac00 <_dtoa_r+0x39c>)
 800ab6c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ab6e:	2d00      	cmp	r5, #0
 800ab70:	d108      	bne.n	800ab84 <_dtoa_r+0x320>
 800ab72:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ab74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab76:	0032      	movs	r2, r6
 800ab78:	003b      	movs	r3, r7
 800ab7a:	f7f6 f95f 	bl	8000e3c <__aeabi_ddiv>
 800ab7e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab80:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ab82:	e05a      	b.n	800ac3a <_dtoa_r+0x3d6>
 800ab84:	2301      	movs	r3, #1
 800ab86:	421d      	tst	r5, r3
 800ab88:	d009      	beq.n	800ab9e <_dtoa_r+0x33a>
 800ab8a:	18e4      	adds	r4, r4, r3
 800ab8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab8e:	0030      	movs	r0, r6
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	0039      	movs	r1, r7
 800ab96:	f7f6 fd95 	bl	80016c4 <__aeabi_dmul>
 800ab9a:	0006      	movs	r6, r0
 800ab9c:	000f      	movs	r7, r1
 800ab9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aba0:	106d      	asrs	r5, r5, #1
 800aba2:	3308      	adds	r3, #8
 800aba4:	e7e2      	b.n	800ab6c <_dtoa_r+0x308>
 800aba6:	46c0      	nop			@ (mov r8, r8)
 800aba8:	0800c81d 	.word	0x0800c81d
 800abac:	0800c834 	.word	0x0800c834
 800abb0:	7ff00000 	.word	0x7ff00000
 800abb4:	0000270f 	.word	0x0000270f
 800abb8:	0800c819 	.word	0x0800c819
 800abbc:	0800c81c 	.word	0x0800c81c
 800abc0:	0800c7ed 	.word	0x0800c7ed
 800abc4:	0800c7ec 	.word	0x0800c7ec
 800abc8:	3ff00000 	.word	0x3ff00000
 800abcc:	fffffc01 	.word	0xfffffc01
 800abd0:	3ff80000 	.word	0x3ff80000
 800abd4:	636f4361 	.word	0x636f4361
 800abd8:	3fd287a7 	.word	0x3fd287a7
 800abdc:	8b60c8b3 	.word	0x8b60c8b3
 800abe0:	3fc68a28 	.word	0x3fc68a28
 800abe4:	509f79fb 	.word	0x509f79fb
 800abe8:	3fd34413 	.word	0x3fd34413
 800abec:	0800c930 	.word	0x0800c930
 800abf0:	00000432 	.word	0x00000432
 800abf4:	00000412 	.word	0x00000412
 800abf8:	fe100000 	.word	0xfe100000
 800abfc:	0800c88c 	.word	0x0800c88c
 800ac00:	0800c908 	.word	0x0800c908
 800ac04:	9b04      	ldr	r3, [sp, #16]
 800ac06:	2402      	movs	r4, #2
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d016      	beq.n	800ac3a <_dtoa_r+0x3d6>
 800ac0c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ac0e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ac10:	220f      	movs	r2, #15
 800ac12:	425d      	negs	r5, r3
 800ac14:	402a      	ands	r2, r5
 800ac16:	4bd7      	ldr	r3, [pc, #860]	@ (800af74 <_dtoa_r+0x710>)
 800ac18:	00d2      	lsls	r2, r2, #3
 800ac1a:	189b      	adds	r3, r3, r2
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	f7f6 fd50 	bl	80016c4 <__aeabi_dmul>
 800ac24:	2701      	movs	r7, #1
 800ac26:	2300      	movs	r3, #0
 800ac28:	900a      	str	r0, [sp, #40]	@ 0x28
 800ac2a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ac2c:	4ed2      	ldr	r6, [pc, #840]	@ (800af78 <_dtoa_r+0x714>)
 800ac2e:	112d      	asrs	r5, r5, #4
 800ac30:	2d00      	cmp	r5, #0
 800ac32:	d000      	beq.n	800ac36 <_dtoa_r+0x3d2>
 800ac34:	e0ba      	b.n	800adac <_dtoa_r+0x548>
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1a1      	bne.n	800ab7e <_dtoa_r+0x31a>
 800ac3a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ac3c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ac3e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d100      	bne.n	800ac46 <_dtoa_r+0x3e2>
 800ac44:	e0bd      	b.n	800adc2 <_dtoa_r+0x55e>
 800ac46:	2200      	movs	r2, #0
 800ac48:	0030      	movs	r0, r6
 800ac4a:	0039      	movs	r1, r7
 800ac4c:	4bcb      	ldr	r3, [pc, #812]	@ (800af7c <_dtoa_r+0x718>)
 800ac4e:	f7f5 fc03 	bl	8000458 <__aeabi_dcmplt>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	d100      	bne.n	800ac58 <_dtoa_r+0x3f4>
 800ac56:	e0b4      	b.n	800adc2 <_dtoa_r+0x55e>
 800ac58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d100      	bne.n	800ac60 <_dtoa_r+0x3fc>
 800ac5e:	e0b0      	b.n	800adc2 <_dtoa_r+0x55e>
 800ac60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	dd39      	ble.n	800acda <_dtoa_r+0x476>
 800ac66:	9b04      	ldr	r3, [sp, #16]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	3b01      	subs	r3, #1
 800ac6c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac6e:	0030      	movs	r0, r6
 800ac70:	4bc3      	ldr	r3, [pc, #780]	@ (800af80 <_dtoa_r+0x71c>)
 800ac72:	0039      	movs	r1, r7
 800ac74:	f7f6 fd26 	bl	80016c4 <__aeabi_dmul>
 800ac78:	900a      	str	r0, [sp, #40]	@ 0x28
 800ac7a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ac7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac7e:	3401      	adds	r4, #1
 800ac80:	0020      	movs	r0, r4
 800ac82:	9311      	str	r3, [sp, #68]	@ 0x44
 800ac84:	f7f7 fbe0 	bl	8002448 <__aeabi_i2d>
 800ac88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac8c:	f7f6 fd1a 	bl	80016c4 <__aeabi_dmul>
 800ac90:	4bbc      	ldr	r3, [pc, #752]	@ (800af84 <_dtoa_r+0x720>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	f7f5 fd6e 	bl	8000774 <__aeabi_dadd>
 800ac98:	4bbb      	ldr	r3, [pc, #748]	@ (800af88 <_dtoa_r+0x724>)
 800ac9a:	0006      	movs	r6, r0
 800ac9c:	18cf      	adds	r7, r1, r3
 800ac9e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d000      	beq.n	800aca6 <_dtoa_r+0x442>
 800aca4:	e091      	b.n	800adca <_dtoa_r+0x566>
 800aca6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aca8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acaa:	2200      	movs	r2, #0
 800acac:	4bb7      	ldr	r3, [pc, #732]	@ (800af8c <_dtoa_r+0x728>)
 800acae:	f7f6 ffd1 	bl	8001c54 <__aeabi_dsub>
 800acb2:	0032      	movs	r2, r6
 800acb4:	003b      	movs	r3, r7
 800acb6:	0004      	movs	r4, r0
 800acb8:	000d      	movs	r5, r1
 800acba:	f7f5 fbe1 	bl	8000480 <__aeabi_dcmpgt>
 800acbe:	2800      	cmp	r0, #0
 800acc0:	d000      	beq.n	800acc4 <_dtoa_r+0x460>
 800acc2:	e29d      	b.n	800b200 <_dtoa_r+0x99c>
 800acc4:	2180      	movs	r1, #128	@ 0x80
 800acc6:	0609      	lsls	r1, r1, #24
 800acc8:	187b      	adds	r3, r7, r1
 800acca:	0032      	movs	r2, r6
 800accc:	0020      	movs	r0, r4
 800acce:	0029      	movs	r1, r5
 800acd0:	f7f5 fbc2 	bl	8000458 <__aeabi_dcmplt>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d000      	beq.n	800acda <_dtoa_r+0x476>
 800acd8:	e130      	b.n	800af3c <_dtoa_r+0x6d8>
 800acda:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800acdc:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800acde:	930a      	str	r3, [sp, #40]	@ 0x28
 800ace0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ace2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	da00      	bge.n	800acea <_dtoa_r+0x486>
 800ace8:	e177      	b.n	800afda <_dtoa_r+0x776>
 800acea:	9a04      	ldr	r2, [sp, #16]
 800acec:	2a0e      	cmp	r2, #14
 800acee:	dd00      	ble.n	800acf2 <_dtoa_r+0x48e>
 800acf0:	e173      	b.n	800afda <_dtoa_r+0x776>
 800acf2:	4ba0      	ldr	r3, [pc, #640]	@ (800af74 <_dtoa_r+0x710>)
 800acf4:	00d2      	lsls	r2, r2, #3
 800acf6:	189b      	adds	r3, r3, r2
 800acf8:	685c      	ldr	r4, [r3, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	9306      	str	r3, [sp, #24]
 800acfe:	9407      	str	r4, [sp, #28]
 800ad00:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	da03      	bge.n	800ad0e <_dtoa_r+0x4aa>
 800ad06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	dc00      	bgt.n	800ad0e <_dtoa_r+0x4aa>
 800ad0c:	e106      	b.n	800af1c <_dtoa_r+0x6b8>
 800ad0e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ad10:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ad12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad14:	9d08      	ldr	r5, [sp, #32]
 800ad16:	3b01      	subs	r3, #1
 800ad18:	195b      	adds	r3, r3, r5
 800ad1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad1c:	9a06      	ldr	r2, [sp, #24]
 800ad1e:	9b07      	ldr	r3, [sp, #28]
 800ad20:	0030      	movs	r0, r6
 800ad22:	0039      	movs	r1, r7
 800ad24:	f7f6 f88a 	bl	8000e3c <__aeabi_ddiv>
 800ad28:	f7f7 fb52 	bl	80023d0 <__aeabi_d2iz>
 800ad2c:	9009      	str	r0, [sp, #36]	@ 0x24
 800ad2e:	f7f7 fb8b 	bl	8002448 <__aeabi_i2d>
 800ad32:	9a06      	ldr	r2, [sp, #24]
 800ad34:	9b07      	ldr	r3, [sp, #28]
 800ad36:	f7f6 fcc5 	bl	80016c4 <__aeabi_dmul>
 800ad3a:	0002      	movs	r2, r0
 800ad3c:	000b      	movs	r3, r1
 800ad3e:	0030      	movs	r0, r6
 800ad40:	0039      	movs	r1, r7
 800ad42:	f7f6 ff87 	bl	8001c54 <__aeabi_dsub>
 800ad46:	002b      	movs	r3, r5
 800ad48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad4a:	3501      	adds	r5, #1
 800ad4c:	3230      	adds	r2, #48	@ 0x30
 800ad4e:	701a      	strb	r2, [r3, #0]
 800ad50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad52:	002c      	movs	r4, r5
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d000      	beq.n	800ad5a <_dtoa_r+0x4f6>
 800ad58:	e131      	b.n	800afbe <_dtoa_r+0x75a>
 800ad5a:	0002      	movs	r2, r0
 800ad5c:	000b      	movs	r3, r1
 800ad5e:	f7f5 fd09 	bl	8000774 <__aeabi_dadd>
 800ad62:	9a06      	ldr	r2, [sp, #24]
 800ad64:	9b07      	ldr	r3, [sp, #28]
 800ad66:	0006      	movs	r6, r0
 800ad68:	000f      	movs	r7, r1
 800ad6a:	f7f5 fb89 	bl	8000480 <__aeabi_dcmpgt>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d000      	beq.n	800ad74 <_dtoa_r+0x510>
 800ad72:	e10f      	b.n	800af94 <_dtoa_r+0x730>
 800ad74:	9a06      	ldr	r2, [sp, #24]
 800ad76:	9b07      	ldr	r3, [sp, #28]
 800ad78:	0030      	movs	r0, r6
 800ad7a:	0039      	movs	r1, r7
 800ad7c:	f7f5 fb66 	bl	800044c <__aeabi_dcmpeq>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d003      	beq.n	800ad8c <_dtoa_r+0x528>
 800ad84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad86:	07dd      	lsls	r5, r3, #31
 800ad88:	d500      	bpl.n	800ad8c <_dtoa_r+0x528>
 800ad8a:	e103      	b.n	800af94 <_dtoa_r+0x730>
 800ad8c:	9905      	ldr	r1, [sp, #20]
 800ad8e:	9803      	ldr	r0, [sp, #12]
 800ad90:	f000 fca6 	bl	800b6e0 <_Bfree>
 800ad94:	2300      	movs	r3, #0
 800ad96:	7023      	strb	r3, [r4, #0]
 800ad98:	9b04      	ldr	r3, [sp, #16]
 800ad9a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ad9c:	3301      	adds	r3, #1
 800ad9e:	6013      	str	r3, [r2, #0]
 800ada0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d100      	bne.n	800ada8 <_dtoa_r+0x544>
 800ada6:	e5a7      	b.n	800a8f8 <_dtoa_r+0x94>
 800ada8:	601c      	str	r4, [r3, #0]
 800adaa:	e5a5      	b.n	800a8f8 <_dtoa_r+0x94>
 800adac:	423d      	tst	r5, r7
 800adae:	d005      	beq.n	800adbc <_dtoa_r+0x558>
 800adb0:	6832      	ldr	r2, [r6, #0]
 800adb2:	6873      	ldr	r3, [r6, #4]
 800adb4:	f7f6 fc86 	bl	80016c4 <__aeabi_dmul>
 800adb8:	003b      	movs	r3, r7
 800adba:	3401      	adds	r4, #1
 800adbc:	106d      	asrs	r5, r5, #1
 800adbe:	3608      	adds	r6, #8
 800adc0:	e736      	b.n	800ac30 <_dtoa_r+0x3cc>
 800adc2:	9b04      	ldr	r3, [sp, #16]
 800adc4:	930c      	str	r3, [sp, #48]	@ 0x30
 800adc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adc8:	e75a      	b.n	800ac80 <_dtoa_r+0x41c>
 800adca:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800adcc:	4b69      	ldr	r3, [pc, #420]	@ (800af74 <_dtoa_r+0x710>)
 800adce:	3a01      	subs	r2, #1
 800add0:	00d2      	lsls	r2, r2, #3
 800add2:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800add4:	189b      	adds	r3, r3, r2
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	685b      	ldr	r3, [r3, #4]
 800adda:	2900      	cmp	r1, #0
 800addc:	d04c      	beq.n	800ae78 <_dtoa_r+0x614>
 800adde:	2000      	movs	r0, #0
 800ade0:	496b      	ldr	r1, [pc, #428]	@ (800af90 <_dtoa_r+0x72c>)
 800ade2:	f7f6 f82b 	bl	8000e3c <__aeabi_ddiv>
 800ade6:	0032      	movs	r2, r6
 800ade8:	003b      	movs	r3, r7
 800adea:	f7f6 ff33 	bl	8001c54 <__aeabi_dsub>
 800adee:	9a08      	ldr	r2, [sp, #32]
 800adf0:	0006      	movs	r6, r0
 800adf2:	4694      	mov	ip, r2
 800adf4:	000f      	movs	r7, r1
 800adf6:	9b08      	ldr	r3, [sp, #32]
 800adf8:	9316      	str	r3, [sp, #88]	@ 0x58
 800adfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800adfc:	4463      	add	r3, ip
 800adfe:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae00:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae04:	f7f7 fae4 	bl	80023d0 <__aeabi_d2iz>
 800ae08:	0005      	movs	r5, r0
 800ae0a:	f7f7 fb1d 	bl	8002448 <__aeabi_i2d>
 800ae0e:	0002      	movs	r2, r0
 800ae10:	000b      	movs	r3, r1
 800ae12:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae16:	f7f6 ff1d 	bl	8001c54 <__aeabi_dsub>
 800ae1a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ae1c:	3530      	adds	r5, #48	@ 0x30
 800ae1e:	1c5c      	adds	r4, r3, #1
 800ae20:	701d      	strb	r5, [r3, #0]
 800ae22:	0032      	movs	r2, r6
 800ae24:	003b      	movs	r3, r7
 800ae26:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae28:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ae2a:	f7f5 fb15 	bl	8000458 <__aeabi_dcmplt>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d16a      	bne.n	800af08 <_dtoa_r+0x6a4>
 800ae32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae36:	2000      	movs	r0, #0
 800ae38:	4950      	ldr	r1, [pc, #320]	@ (800af7c <_dtoa_r+0x718>)
 800ae3a:	f7f6 ff0b 	bl	8001c54 <__aeabi_dsub>
 800ae3e:	0032      	movs	r2, r6
 800ae40:	003b      	movs	r3, r7
 800ae42:	f7f5 fb09 	bl	8000458 <__aeabi_dcmplt>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d000      	beq.n	800ae4c <_dtoa_r+0x5e8>
 800ae4a:	e0a5      	b.n	800af98 <_dtoa_r+0x734>
 800ae4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae4e:	42a3      	cmp	r3, r4
 800ae50:	d100      	bne.n	800ae54 <_dtoa_r+0x5f0>
 800ae52:	e742      	b.n	800acda <_dtoa_r+0x476>
 800ae54:	2200      	movs	r2, #0
 800ae56:	0030      	movs	r0, r6
 800ae58:	0039      	movs	r1, r7
 800ae5a:	4b49      	ldr	r3, [pc, #292]	@ (800af80 <_dtoa_r+0x71c>)
 800ae5c:	f7f6 fc32 	bl	80016c4 <__aeabi_dmul>
 800ae60:	2200      	movs	r2, #0
 800ae62:	0006      	movs	r6, r0
 800ae64:	000f      	movs	r7, r1
 800ae66:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae6a:	4b45      	ldr	r3, [pc, #276]	@ (800af80 <_dtoa_r+0x71c>)
 800ae6c:	f7f6 fc2a 	bl	80016c4 <__aeabi_dmul>
 800ae70:	9416      	str	r4, [sp, #88]	@ 0x58
 800ae72:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae74:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ae76:	e7c3      	b.n	800ae00 <_dtoa_r+0x59c>
 800ae78:	0030      	movs	r0, r6
 800ae7a:	0039      	movs	r1, r7
 800ae7c:	f7f6 fc22 	bl	80016c4 <__aeabi_dmul>
 800ae80:	9d08      	ldr	r5, [sp, #32]
 800ae82:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae84:	002b      	movs	r3, r5
 800ae86:	4694      	mov	ip, r2
 800ae88:	9016      	str	r0, [sp, #88]	@ 0x58
 800ae8a:	9117      	str	r1, [sp, #92]	@ 0x5c
 800ae8c:	4463      	add	r3, ip
 800ae8e:	9319      	str	r3, [sp, #100]	@ 0x64
 800ae90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae94:	f7f7 fa9c 	bl	80023d0 <__aeabi_d2iz>
 800ae98:	0004      	movs	r4, r0
 800ae9a:	f7f7 fad5 	bl	8002448 <__aeabi_i2d>
 800ae9e:	000b      	movs	r3, r1
 800aea0:	0002      	movs	r2, r0
 800aea2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aea4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aea6:	f7f6 fed5 	bl	8001c54 <__aeabi_dsub>
 800aeaa:	3430      	adds	r4, #48	@ 0x30
 800aeac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeae:	702c      	strb	r4, [r5, #0]
 800aeb0:	3501      	adds	r5, #1
 800aeb2:	0006      	movs	r6, r0
 800aeb4:	000f      	movs	r7, r1
 800aeb6:	42ab      	cmp	r3, r5
 800aeb8:	d129      	bne.n	800af0e <_dtoa_r+0x6aa>
 800aeba:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800aebc:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800aebe:	9b08      	ldr	r3, [sp, #32]
 800aec0:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800aec2:	469c      	mov	ip, r3
 800aec4:	2200      	movs	r2, #0
 800aec6:	4b32      	ldr	r3, [pc, #200]	@ (800af90 <_dtoa_r+0x72c>)
 800aec8:	4464      	add	r4, ip
 800aeca:	f7f5 fc53 	bl	8000774 <__aeabi_dadd>
 800aece:	0002      	movs	r2, r0
 800aed0:	000b      	movs	r3, r1
 800aed2:	0030      	movs	r0, r6
 800aed4:	0039      	movs	r1, r7
 800aed6:	f7f5 fad3 	bl	8000480 <__aeabi_dcmpgt>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	d15c      	bne.n	800af98 <_dtoa_r+0x734>
 800aede:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aee0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aee2:	2000      	movs	r0, #0
 800aee4:	492a      	ldr	r1, [pc, #168]	@ (800af90 <_dtoa_r+0x72c>)
 800aee6:	f7f6 feb5 	bl	8001c54 <__aeabi_dsub>
 800aeea:	0002      	movs	r2, r0
 800aeec:	000b      	movs	r3, r1
 800aeee:	0030      	movs	r0, r6
 800aef0:	0039      	movs	r1, r7
 800aef2:	f7f5 fab1 	bl	8000458 <__aeabi_dcmplt>
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d100      	bne.n	800aefc <_dtoa_r+0x698>
 800aefa:	e6ee      	b.n	800acda <_dtoa_r+0x476>
 800aefc:	0023      	movs	r3, r4
 800aefe:	3c01      	subs	r4, #1
 800af00:	7822      	ldrb	r2, [r4, #0]
 800af02:	2a30      	cmp	r2, #48	@ 0x30
 800af04:	d0fa      	beq.n	800aefc <_dtoa_r+0x698>
 800af06:	001c      	movs	r4, r3
 800af08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af0a:	9304      	str	r3, [sp, #16]
 800af0c:	e73e      	b.n	800ad8c <_dtoa_r+0x528>
 800af0e:	2200      	movs	r2, #0
 800af10:	4b1b      	ldr	r3, [pc, #108]	@ (800af80 <_dtoa_r+0x71c>)
 800af12:	f7f6 fbd7 	bl	80016c4 <__aeabi_dmul>
 800af16:	900a      	str	r0, [sp, #40]	@ 0x28
 800af18:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af1a:	e7b9      	b.n	800ae90 <_dtoa_r+0x62c>
 800af1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d10c      	bne.n	800af3c <_dtoa_r+0x6d8>
 800af22:	9806      	ldr	r0, [sp, #24]
 800af24:	9907      	ldr	r1, [sp, #28]
 800af26:	2200      	movs	r2, #0
 800af28:	4b18      	ldr	r3, [pc, #96]	@ (800af8c <_dtoa_r+0x728>)
 800af2a:	f7f6 fbcb 	bl	80016c4 <__aeabi_dmul>
 800af2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af32:	f7f5 faaf 	bl	8000494 <__aeabi_dcmpge>
 800af36:	2800      	cmp	r0, #0
 800af38:	d100      	bne.n	800af3c <_dtoa_r+0x6d8>
 800af3a:	e164      	b.n	800b206 <_dtoa_r+0x9a2>
 800af3c:	2600      	movs	r6, #0
 800af3e:	0037      	movs	r7, r6
 800af40:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af42:	9c08      	ldr	r4, [sp, #32]
 800af44:	43db      	mvns	r3, r3
 800af46:	930c      	str	r3, [sp, #48]	@ 0x30
 800af48:	2300      	movs	r3, #0
 800af4a:	9304      	str	r3, [sp, #16]
 800af4c:	0031      	movs	r1, r6
 800af4e:	9803      	ldr	r0, [sp, #12]
 800af50:	f000 fbc6 	bl	800b6e0 <_Bfree>
 800af54:	2f00      	cmp	r7, #0
 800af56:	d0d7      	beq.n	800af08 <_dtoa_r+0x6a4>
 800af58:	9b04      	ldr	r3, [sp, #16]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d005      	beq.n	800af6a <_dtoa_r+0x706>
 800af5e:	42bb      	cmp	r3, r7
 800af60:	d003      	beq.n	800af6a <_dtoa_r+0x706>
 800af62:	0019      	movs	r1, r3
 800af64:	9803      	ldr	r0, [sp, #12]
 800af66:	f000 fbbb 	bl	800b6e0 <_Bfree>
 800af6a:	0039      	movs	r1, r7
 800af6c:	9803      	ldr	r0, [sp, #12]
 800af6e:	f000 fbb7 	bl	800b6e0 <_Bfree>
 800af72:	e7c9      	b.n	800af08 <_dtoa_r+0x6a4>
 800af74:	0800c930 	.word	0x0800c930
 800af78:	0800c908 	.word	0x0800c908
 800af7c:	3ff00000 	.word	0x3ff00000
 800af80:	40240000 	.word	0x40240000
 800af84:	401c0000 	.word	0x401c0000
 800af88:	fcc00000 	.word	0xfcc00000
 800af8c:	40140000 	.word	0x40140000
 800af90:	3fe00000 	.word	0x3fe00000
 800af94:	9b04      	ldr	r3, [sp, #16]
 800af96:	930c      	str	r3, [sp, #48]	@ 0x30
 800af98:	0023      	movs	r3, r4
 800af9a:	001c      	movs	r4, r3
 800af9c:	3b01      	subs	r3, #1
 800af9e:	781a      	ldrb	r2, [r3, #0]
 800afa0:	2a39      	cmp	r2, #57	@ 0x39
 800afa2:	d108      	bne.n	800afb6 <_dtoa_r+0x752>
 800afa4:	9a08      	ldr	r2, [sp, #32]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d1f7      	bne.n	800af9a <_dtoa_r+0x736>
 800afaa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800afac:	9908      	ldr	r1, [sp, #32]
 800afae:	3201      	adds	r2, #1
 800afb0:	920c      	str	r2, [sp, #48]	@ 0x30
 800afb2:	2230      	movs	r2, #48	@ 0x30
 800afb4:	700a      	strb	r2, [r1, #0]
 800afb6:	781a      	ldrb	r2, [r3, #0]
 800afb8:	3201      	adds	r2, #1
 800afba:	701a      	strb	r2, [r3, #0]
 800afbc:	e7a4      	b.n	800af08 <_dtoa_r+0x6a4>
 800afbe:	2200      	movs	r2, #0
 800afc0:	4bc6      	ldr	r3, [pc, #792]	@ (800b2dc <_dtoa_r+0xa78>)
 800afc2:	f7f6 fb7f 	bl	80016c4 <__aeabi_dmul>
 800afc6:	2200      	movs	r2, #0
 800afc8:	2300      	movs	r3, #0
 800afca:	0006      	movs	r6, r0
 800afcc:	000f      	movs	r7, r1
 800afce:	f7f5 fa3d 	bl	800044c <__aeabi_dcmpeq>
 800afd2:	2800      	cmp	r0, #0
 800afd4:	d100      	bne.n	800afd8 <_dtoa_r+0x774>
 800afd6:	e6a1      	b.n	800ad1c <_dtoa_r+0x4b8>
 800afd8:	e6d8      	b.n	800ad8c <_dtoa_r+0x528>
 800afda:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800afdc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800afde:	9c06      	ldr	r4, [sp, #24]
 800afe0:	2f00      	cmp	r7, #0
 800afe2:	d014      	beq.n	800b00e <_dtoa_r+0x7aa>
 800afe4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800afe6:	2a01      	cmp	r2, #1
 800afe8:	dd00      	ble.n	800afec <_dtoa_r+0x788>
 800afea:	e0c8      	b.n	800b17e <_dtoa_r+0x91a>
 800afec:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800afee:	2a00      	cmp	r2, #0
 800aff0:	d100      	bne.n	800aff4 <_dtoa_r+0x790>
 800aff2:	e0be      	b.n	800b172 <_dtoa_r+0x90e>
 800aff4:	4aba      	ldr	r2, [pc, #744]	@ (800b2e0 <_dtoa_r+0xa7c>)
 800aff6:	189b      	adds	r3, r3, r2
 800aff8:	9a06      	ldr	r2, [sp, #24]
 800affa:	2101      	movs	r1, #1
 800affc:	18d2      	adds	r2, r2, r3
 800affe:	9206      	str	r2, [sp, #24]
 800b000:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b002:	9803      	ldr	r0, [sp, #12]
 800b004:	18d3      	adds	r3, r2, r3
 800b006:	930d      	str	r3, [sp, #52]	@ 0x34
 800b008:	f000 fc22 	bl	800b850 <__i2b>
 800b00c:	0007      	movs	r7, r0
 800b00e:	2c00      	cmp	r4, #0
 800b010:	d00e      	beq.n	800b030 <_dtoa_r+0x7cc>
 800b012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b014:	2b00      	cmp	r3, #0
 800b016:	dd0b      	ble.n	800b030 <_dtoa_r+0x7cc>
 800b018:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b01a:	0023      	movs	r3, r4
 800b01c:	4294      	cmp	r4, r2
 800b01e:	dd00      	ble.n	800b022 <_dtoa_r+0x7be>
 800b020:	0013      	movs	r3, r2
 800b022:	9a06      	ldr	r2, [sp, #24]
 800b024:	1ae4      	subs	r4, r4, r3
 800b026:	1ad2      	subs	r2, r2, r3
 800b028:	9206      	str	r2, [sp, #24]
 800b02a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b02c:	1ad3      	subs	r3, r2, r3
 800b02e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b032:	2b00      	cmp	r3, #0
 800b034:	d01f      	beq.n	800b076 <_dtoa_r+0x812>
 800b036:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d100      	bne.n	800b03e <_dtoa_r+0x7da>
 800b03c:	e0b5      	b.n	800b1aa <_dtoa_r+0x946>
 800b03e:	2d00      	cmp	r5, #0
 800b040:	d010      	beq.n	800b064 <_dtoa_r+0x800>
 800b042:	0039      	movs	r1, r7
 800b044:	002a      	movs	r2, r5
 800b046:	9803      	ldr	r0, [sp, #12]
 800b048:	f000 fccc 	bl	800b9e4 <__pow5mult>
 800b04c:	9a05      	ldr	r2, [sp, #20]
 800b04e:	0001      	movs	r1, r0
 800b050:	0007      	movs	r7, r0
 800b052:	9803      	ldr	r0, [sp, #12]
 800b054:	f000 fc14 	bl	800b880 <__multiply>
 800b058:	0006      	movs	r6, r0
 800b05a:	9905      	ldr	r1, [sp, #20]
 800b05c:	9803      	ldr	r0, [sp, #12]
 800b05e:	f000 fb3f 	bl	800b6e0 <_Bfree>
 800b062:	9605      	str	r6, [sp, #20]
 800b064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b066:	1b5a      	subs	r2, r3, r5
 800b068:	42ab      	cmp	r3, r5
 800b06a:	d004      	beq.n	800b076 <_dtoa_r+0x812>
 800b06c:	9905      	ldr	r1, [sp, #20]
 800b06e:	9803      	ldr	r0, [sp, #12]
 800b070:	f000 fcb8 	bl	800b9e4 <__pow5mult>
 800b074:	9005      	str	r0, [sp, #20]
 800b076:	2101      	movs	r1, #1
 800b078:	9803      	ldr	r0, [sp, #12]
 800b07a:	f000 fbe9 	bl	800b850 <__i2b>
 800b07e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b080:	0006      	movs	r6, r0
 800b082:	2b00      	cmp	r3, #0
 800b084:	d100      	bne.n	800b088 <_dtoa_r+0x824>
 800b086:	e1bc      	b.n	800b402 <_dtoa_r+0xb9e>
 800b088:	001a      	movs	r2, r3
 800b08a:	0001      	movs	r1, r0
 800b08c:	9803      	ldr	r0, [sp, #12]
 800b08e:	f000 fca9 	bl	800b9e4 <__pow5mult>
 800b092:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b094:	0006      	movs	r6, r0
 800b096:	2500      	movs	r5, #0
 800b098:	2b01      	cmp	r3, #1
 800b09a:	dc16      	bgt.n	800b0ca <_dtoa_r+0x866>
 800b09c:	2500      	movs	r5, #0
 800b09e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0a0:	42ab      	cmp	r3, r5
 800b0a2:	d10e      	bne.n	800b0c2 <_dtoa_r+0x85e>
 800b0a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0a6:	031b      	lsls	r3, r3, #12
 800b0a8:	42ab      	cmp	r3, r5
 800b0aa:	d10a      	bne.n	800b0c2 <_dtoa_r+0x85e>
 800b0ac:	4b8d      	ldr	r3, [pc, #564]	@ (800b2e4 <_dtoa_r+0xa80>)
 800b0ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b0b0:	4213      	tst	r3, r2
 800b0b2:	d006      	beq.n	800b0c2 <_dtoa_r+0x85e>
 800b0b4:	9b06      	ldr	r3, [sp, #24]
 800b0b6:	3501      	adds	r5, #1
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	9306      	str	r3, [sp, #24]
 800b0bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0be:	3301      	adds	r3, #1
 800b0c0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b0c4:	2001      	movs	r0, #1
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d008      	beq.n	800b0dc <_dtoa_r+0x878>
 800b0ca:	6933      	ldr	r3, [r6, #16]
 800b0cc:	3303      	adds	r3, #3
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	18f3      	adds	r3, r6, r3
 800b0d2:	6858      	ldr	r0, [r3, #4]
 800b0d4:	f000 fb6c 	bl	800b7b0 <__hi0bits>
 800b0d8:	2320      	movs	r3, #32
 800b0da:	1a18      	subs	r0, r3, r0
 800b0dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0de:	1818      	adds	r0, r3, r0
 800b0e0:	0002      	movs	r2, r0
 800b0e2:	231f      	movs	r3, #31
 800b0e4:	401a      	ands	r2, r3
 800b0e6:	4218      	tst	r0, r3
 800b0e8:	d065      	beq.n	800b1b6 <_dtoa_r+0x952>
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	1a9b      	subs	r3, r3, r2
 800b0ee:	2b04      	cmp	r3, #4
 800b0f0:	dd5d      	ble.n	800b1ae <_dtoa_r+0x94a>
 800b0f2:	231c      	movs	r3, #28
 800b0f4:	1a9b      	subs	r3, r3, r2
 800b0f6:	9a06      	ldr	r2, [sp, #24]
 800b0f8:	18e4      	adds	r4, r4, r3
 800b0fa:	18d2      	adds	r2, r2, r3
 800b0fc:	9206      	str	r2, [sp, #24]
 800b0fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b100:	18d3      	adds	r3, r2, r3
 800b102:	930d      	str	r3, [sp, #52]	@ 0x34
 800b104:	9b06      	ldr	r3, [sp, #24]
 800b106:	2b00      	cmp	r3, #0
 800b108:	dd05      	ble.n	800b116 <_dtoa_r+0x8b2>
 800b10a:	001a      	movs	r2, r3
 800b10c:	9905      	ldr	r1, [sp, #20]
 800b10e:	9803      	ldr	r0, [sp, #12]
 800b110:	f000 fcc4 	bl	800ba9c <__lshift>
 800b114:	9005      	str	r0, [sp, #20]
 800b116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b118:	2b00      	cmp	r3, #0
 800b11a:	dd05      	ble.n	800b128 <_dtoa_r+0x8c4>
 800b11c:	0031      	movs	r1, r6
 800b11e:	001a      	movs	r2, r3
 800b120:	9803      	ldr	r0, [sp, #12]
 800b122:	f000 fcbb 	bl	800ba9c <__lshift>
 800b126:	0006      	movs	r6, r0
 800b128:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d045      	beq.n	800b1ba <_dtoa_r+0x956>
 800b12e:	0031      	movs	r1, r6
 800b130:	9805      	ldr	r0, [sp, #20]
 800b132:	f000 fd1f 	bl	800bb74 <__mcmp>
 800b136:	2800      	cmp	r0, #0
 800b138:	da3f      	bge.n	800b1ba <_dtoa_r+0x956>
 800b13a:	9b04      	ldr	r3, [sp, #16]
 800b13c:	220a      	movs	r2, #10
 800b13e:	3b01      	subs	r3, #1
 800b140:	930c      	str	r3, [sp, #48]	@ 0x30
 800b142:	9905      	ldr	r1, [sp, #20]
 800b144:	2300      	movs	r3, #0
 800b146:	9803      	ldr	r0, [sp, #12]
 800b148:	f000 faee 	bl	800b728 <__multadd>
 800b14c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b14e:	9005      	str	r0, [sp, #20]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d100      	bne.n	800b156 <_dtoa_r+0x8f2>
 800b154:	e15c      	b.n	800b410 <_dtoa_r+0xbac>
 800b156:	2300      	movs	r3, #0
 800b158:	0039      	movs	r1, r7
 800b15a:	220a      	movs	r2, #10
 800b15c:	9803      	ldr	r0, [sp, #12]
 800b15e:	f000 fae3 	bl	800b728 <__multadd>
 800b162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b164:	0007      	movs	r7, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	dc55      	bgt.n	800b216 <_dtoa_r+0x9b2>
 800b16a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	dc2d      	bgt.n	800b1cc <_dtoa_r+0x968>
 800b170:	e051      	b.n	800b216 <_dtoa_r+0x9b2>
 800b172:	2336      	movs	r3, #54	@ 0x36
 800b174:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b176:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b178:	9c06      	ldr	r4, [sp, #24]
 800b17a:	1a9b      	subs	r3, r3, r2
 800b17c:	e73c      	b.n	800aff8 <_dtoa_r+0x794>
 800b17e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b180:	1e5d      	subs	r5, r3, #1
 800b182:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b184:	42ab      	cmp	r3, r5
 800b186:	db08      	blt.n	800b19a <_dtoa_r+0x936>
 800b188:	1b5d      	subs	r5, r3, r5
 800b18a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b18c:	9c06      	ldr	r4, [sp, #24]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	db00      	blt.n	800b194 <_dtoa_r+0x930>
 800b192:	e731      	b.n	800aff8 <_dtoa_r+0x794>
 800b194:	1ae4      	subs	r4, r4, r3
 800b196:	2300      	movs	r3, #0
 800b198:	e72e      	b.n	800aff8 <_dtoa_r+0x794>
 800b19a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b19c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b19e:	1aeb      	subs	r3, r5, r3
 800b1a0:	18d3      	adds	r3, r2, r3
 800b1a2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b1a4:	9314      	str	r3, [sp, #80]	@ 0x50
 800b1a6:	2500      	movs	r5, #0
 800b1a8:	e7ef      	b.n	800b18a <_dtoa_r+0x926>
 800b1aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b1ac:	e75e      	b.n	800b06c <_dtoa_r+0x808>
 800b1ae:	2b04      	cmp	r3, #4
 800b1b0:	d0a8      	beq.n	800b104 <_dtoa_r+0x8a0>
 800b1b2:	331c      	adds	r3, #28
 800b1b4:	e79f      	b.n	800b0f6 <_dtoa_r+0x892>
 800b1b6:	0013      	movs	r3, r2
 800b1b8:	e7fb      	b.n	800b1b2 <_dtoa_r+0x94e>
 800b1ba:	9b04      	ldr	r3, [sp, #16]
 800b1bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c0:	930e      	str	r3, [sp, #56]	@ 0x38
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	dc23      	bgt.n	800b20e <_dtoa_r+0x9aa>
 800b1c6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	dd20      	ble.n	800b20e <_dtoa_r+0x9aa>
 800b1cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d000      	beq.n	800b1d4 <_dtoa_r+0x970>
 800b1d2:	e6b5      	b.n	800af40 <_dtoa_r+0x6dc>
 800b1d4:	0031      	movs	r1, r6
 800b1d6:	2205      	movs	r2, #5
 800b1d8:	9803      	ldr	r0, [sp, #12]
 800b1da:	f000 faa5 	bl	800b728 <__multadd>
 800b1de:	0006      	movs	r6, r0
 800b1e0:	0001      	movs	r1, r0
 800b1e2:	9805      	ldr	r0, [sp, #20]
 800b1e4:	f000 fcc6 	bl	800bb74 <__mcmp>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	dc00      	bgt.n	800b1ee <_dtoa_r+0x98a>
 800b1ec:	e6a8      	b.n	800af40 <_dtoa_r+0x6dc>
 800b1ee:	9b08      	ldr	r3, [sp, #32]
 800b1f0:	9a08      	ldr	r2, [sp, #32]
 800b1f2:	1c5c      	adds	r4, r3, #1
 800b1f4:	2331      	movs	r3, #49	@ 0x31
 800b1f6:	7013      	strb	r3, [r2, #0]
 800b1f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1fe:	e6a3      	b.n	800af48 <_dtoa_r+0x6e4>
 800b200:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b202:	0037      	movs	r7, r6
 800b204:	e7f3      	b.n	800b1ee <_dtoa_r+0x98a>
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b20a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b20c:	e7f9      	b.n	800b202 <_dtoa_r+0x99e>
 800b20e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b210:	2b00      	cmp	r3, #0
 800b212:	d100      	bne.n	800b216 <_dtoa_r+0x9b2>
 800b214:	e100      	b.n	800b418 <_dtoa_r+0xbb4>
 800b216:	2c00      	cmp	r4, #0
 800b218:	dd05      	ble.n	800b226 <_dtoa_r+0x9c2>
 800b21a:	0039      	movs	r1, r7
 800b21c:	0022      	movs	r2, r4
 800b21e:	9803      	ldr	r0, [sp, #12]
 800b220:	f000 fc3c 	bl	800ba9c <__lshift>
 800b224:	0007      	movs	r7, r0
 800b226:	0038      	movs	r0, r7
 800b228:	2d00      	cmp	r5, #0
 800b22a:	d018      	beq.n	800b25e <_dtoa_r+0x9fa>
 800b22c:	6879      	ldr	r1, [r7, #4]
 800b22e:	9803      	ldr	r0, [sp, #12]
 800b230:	f000 fa12 	bl	800b658 <_Balloc>
 800b234:	1e04      	subs	r4, r0, #0
 800b236:	d105      	bne.n	800b244 <_dtoa_r+0x9e0>
 800b238:	0022      	movs	r2, r4
 800b23a:	4b2b      	ldr	r3, [pc, #172]	@ (800b2e8 <_dtoa_r+0xa84>)
 800b23c:	482b      	ldr	r0, [pc, #172]	@ (800b2ec <_dtoa_r+0xa88>)
 800b23e:	492c      	ldr	r1, [pc, #176]	@ (800b2f0 <_dtoa_r+0xa8c>)
 800b240:	f7ff fb25 	bl	800a88e <_dtoa_r+0x2a>
 800b244:	0039      	movs	r1, r7
 800b246:	693a      	ldr	r2, [r7, #16]
 800b248:	310c      	adds	r1, #12
 800b24a:	3202      	adds	r2, #2
 800b24c:	0092      	lsls	r2, r2, #2
 800b24e:	300c      	adds	r0, #12
 800b250:	f001 f84e 	bl	800c2f0 <memcpy>
 800b254:	2201      	movs	r2, #1
 800b256:	0021      	movs	r1, r4
 800b258:	9803      	ldr	r0, [sp, #12]
 800b25a:	f000 fc1f 	bl	800ba9c <__lshift>
 800b25e:	9b08      	ldr	r3, [sp, #32]
 800b260:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b262:	9306      	str	r3, [sp, #24]
 800b264:	3b01      	subs	r3, #1
 800b266:	189b      	adds	r3, r3, r2
 800b268:	2201      	movs	r2, #1
 800b26a:	9704      	str	r7, [sp, #16]
 800b26c:	0007      	movs	r7, r0
 800b26e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b272:	4013      	ands	r3, r2
 800b274:	930e      	str	r3, [sp, #56]	@ 0x38
 800b276:	0031      	movs	r1, r6
 800b278:	9805      	ldr	r0, [sp, #20]
 800b27a:	f7ff fa65 	bl	800a748 <quorem>
 800b27e:	9904      	ldr	r1, [sp, #16]
 800b280:	0005      	movs	r5, r0
 800b282:	900a      	str	r0, [sp, #40]	@ 0x28
 800b284:	9805      	ldr	r0, [sp, #20]
 800b286:	f000 fc75 	bl	800bb74 <__mcmp>
 800b28a:	003a      	movs	r2, r7
 800b28c:	900d      	str	r0, [sp, #52]	@ 0x34
 800b28e:	0031      	movs	r1, r6
 800b290:	9803      	ldr	r0, [sp, #12]
 800b292:	f000 fc8b 	bl	800bbac <__mdiff>
 800b296:	2201      	movs	r2, #1
 800b298:	68c3      	ldr	r3, [r0, #12]
 800b29a:	0004      	movs	r4, r0
 800b29c:	3530      	adds	r5, #48	@ 0x30
 800b29e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d104      	bne.n	800b2ae <_dtoa_r+0xa4a>
 800b2a4:	0001      	movs	r1, r0
 800b2a6:	9805      	ldr	r0, [sp, #20]
 800b2a8:	f000 fc64 	bl	800bb74 <__mcmp>
 800b2ac:	9009      	str	r0, [sp, #36]	@ 0x24
 800b2ae:	0021      	movs	r1, r4
 800b2b0:	9803      	ldr	r0, [sp, #12]
 800b2b2:	f000 fa15 	bl	800b6e0 <_Bfree>
 800b2b6:	9b06      	ldr	r3, [sp, #24]
 800b2b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2ba:	1c5c      	adds	r4, r3, #1
 800b2bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	d116      	bne.n	800b2f4 <_dtoa_r+0xa90>
 800b2c6:	2d39      	cmp	r5, #57	@ 0x39
 800b2c8:	d02f      	beq.n	800b32a <_dtoa_r+0xac6>
 800b2ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	dd01      	ble.n	800b2d4 <_dtoa_r+0xa70>
 800b2d0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b2d2:	3531      	adds	r5, #49	@ 0x31
 800b2d4:	9b06      	ldr	r3, [sp, #24]
 800b2d6:	701d      	strb	r5, [r3, #0]
 800b2d8:	e638      	b.n	800af4c <_dtoa_r+0x6e8>
 800b2da:	46c0      	nop			@ (mov r8, r8)
 800b2dc:	40240000 	.word	0x40240000
 800b2e0:	00000433 	.word	0x00000433
 800b2e4:	7ff00000 	.word	0x7ff00000
 800b2e8:	0800c88c 	.word	0x0800c88c
 800b2ec:	0800c834 	.word	0x0800c834
 800b2f0:	000002ef 	.word	0x000002ef
 800b2f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	db04      	blt.n	800b304 <_dtoa_r+0xaa0>
 800b2fa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b300:	4313      	orrs	r3, r2
 800b302:	d11e      	bne.n	800b342 <_dtoa_r+0xade>
 800b304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b306:	2b00      	cmp	r3, #0
 800b308:	dde4      	ble.n	800b2d4 <_dtoa_r+0xa70>
 800b30a:	9905      	ldr	r1, [sp, #20]
 800b30c:	2201      	movs	r2, #1
 800b30e:	9803      	ldr	r0, [sp, #12]
 800b310:	f000 fbc4 	bl	800ba9c <__lshift>
 800b314:	0031      	movs	r1, r6
 800b316:	9005      	str	r0, [sp, #20]
 800b318:	f000 fc2c 	bl	800bb74 <__mcmp>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	dc02      	bgt.n	800b326 <_dtoa_r+0xac2>
 800b320:	d1d8      	bne.n	800b2d4 <_dtoa_r+0xa70>
 800b322:	07eb      	lsls	r3, r5, #31
 800b324:	d5d6      	bpl.n	800b2d4 <_dtoa_r+0xa70>
 800b326:	2d39      	cmp	r5, #57	@ 0x39
 800b328:	d1d2      	bne.n	800b2d0 <_dtoa_r+0xa6c>
 800b32a:	2339      	movs	r3, #57	@ 0x39
 800b32c:	9a06      	ldr	r2, [sp, #24]
 800b32e:	7013      	strb	r3, [r2, #0]
 800b330:	0023      	movs	r3, r4
 800b332:	001c      	movs	r4, r3
 800b334:	3b01      	subs	r3, #1
 800b336:	781a      	ldrb	r2, [r3, #0]
 800b338:	2a39      	cmp	r2, #57	@ 0x39
 800b33a:	d04f      	beq.n	800b3dc <_dtoa_r+0xb78>
 800b33c:	3201      	adds	r2, #1
 800b33e:	701a      	strb	r2, [r3, #0]
 800b340:	e604      	b.n	800af4c <_dtoa_r+0x6e8>
 800b342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b344:	2b00      	cmp	r3, #0
 800b346:	dd03      	ble.n	800b350 <_dtoa_r+0xaec>
 800b348:	2d39      	cmp	r5, #57	@ 0x39
 800b34a:	d0ee      	beq.n	800b32a <_dtoa_r+0xac6>
 800b34c:	3501      	adds	r5, #1
 800b34e:	e7c1      	b.n	800b2d4 <_dtoa_r+0xa70>
 800b350:	9b06      	ldr	r3, [sp, #24]
 800b352:	9a06      	ldr	r2, [sp, #24]
 800b354:	701d      	strb	r5, [r3, #0]
 800b356:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b358:	4293      	cmp	r3, r2
 800b35a:	d02a      	beq.n	800b3b2 <_dtoa_r+0xb4e>
 800b35c:	2300      	movs	r3, #0
 800b35e:	220a      	movs	r2, #10
 800b360:	9905      	ldr	r1, [sp, #20]
 800b362:	9803      	ldr	r0, [sp, #12]
 800b364:	f000 f9e0 	bl	800b728 <__multadd>
 800b368:	9b04      	ldr	r3, [sp, #16]
 800b36a:	9005      	str	r0, [sp, #20]
 800b36c:	42bb      	cmp	r3, r7
 800b36e:	d109      	bne.n	800b384 <_dtoa_r+0xb20>
 800b370:	2300      	movs	r3, #0
 800b372:	220a      	movs	r2, #10
 800b374:	9904      	ldr	r1, [sp, #16]
 800b376:	9803      	ldr	r0, [sp, #12]
 800b378:	f000 f9d6 	bl	800b728 <__multadd>
 800b37c:	9004      	str	r0, [sp, #16]
 800b37e:	0007      	movs	r7, r0
 800b380:	9406      	str	r4, [sp, #24]
 800b382:	e778      	b.n	800b276 <_dtoa_r+0xa12>
 800b384:	9904      	ldr	r1, [sp, #16]
 800b386:	2300      	movs	r3, #0
 800b388:	220a      	movs	r2, #10
 800b38a:	9803      	ldr	r0, [sp, #12]
 800b38c:	f000 f9cc 	bl	800b728 <__multadd>
 800b390:	2300      	movs	r3, #0
 800b392:	9004      	str	r0, [sp, #16]
 800b394:	220a      	movs	r2, #10
 800b396:	0039      	movs	r1, r7
 800b398:	9803      	ldr	r0, [sp, #12]
 800b39a:	f000 f9c5 	bl	800b728 <__multadd>
 800b39e:	e7ee      	b.n	800b37e <_dtoa_r+0xb1a>
 800b3a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3a2:	2401      	movs	r4, #1
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	dd00      	ble.n	800b3aa <_dtoa_r+0xb46>
 800b3a8:	001c      	movs	r4, r3
 800b3aa:	9b08      	ldr	r3, [sp, #32]
 800b3ac:	191c      	adds	r4, r3, r4
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	9905      	ldr	r1, [sp, #20]
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	9803      	ldr	r0, [sp, #12]
 800b3b8:	f000 fb70 	bl	800ba9c <__lshift>
 800b3bc:	0031      	movs	r1, r6
 800b3be:	9005      	str	r0, [sp, #20]
 800b3c0:	f000 fbd8 	bl	800bb74 <__mcmp>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	dcb3      	bgt.n	800b330 <_dtoa_r+0xacc>
 800b3c8:	d101      	bne.n	800b3ce <_dtoa_r+0xb6a>
 800b3ca:	07ed      	lsls	r5, r5, #31
 800b3cc:	d4b0      	bmi.n	800b330 <_dtoa_r+0xacc>
 800b3ce:	0023      	movs	r3, r4
 800b3d0:	001c      	movs	r4, r3
 800b3d2:	3b01      	subs	r3, #1
 800b3d4:	781a      	ldrb	r2, [r3, #0]
 800b3d6:	2a30      	cmp	r2, #48	@ 0x30
 800b3d8:	d0fa      	beq.n	800b3d0 <_dtoa_r+0xb6c>
 800b3da:	e5b7      	b.n	800af4c <_dtoa_r+0x6e8>
 800b3dc:	9a08      	ldr	r2, [sp, #32]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d1a7      	bne.n	800b332 <_dtoa_r+0xace>
 800b3e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3e8:	2331      	movs	r3, #49	@ 0x31
 800b3ea:	7013      	strb	r3, [r2, #0]
 800b3ec:	e5ae      	b.n	800af4c <_dtoa_r+0x6e8>
 800b3ee:	4b15      	ldr	r3, [pc, #84]	@ (800b444 <_dtoa_r+0xbe0>)
 800b3f0:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b3f2:	9308      	str	r3, [sp, #32]
 800b3f4:	4b14      	ldr	r3, [pc, #80]	@ (800b448 <_dtoa_r+0xbe4>)
 800b3f6:	2a00      	cmp	r2, #0
 800b3f8:	d001      	beq.n	800b3fe <_dtoa_r+0xb9a>
 800b3fa:	f7ff fa7b 	bl	800a8f4 <_dtoa_r+0x90>
 800b3fe:	f7ff fa7b 	bl	800a8f8 <_dtoa_r+0x94>
 800b402:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b404:	2b01      	cmp	r3, #1
 800b406:	dc00      	bgt.n	800b40a <_dtoa_r+0xba6>
 800b408:	e648      	b.n	800b09c <_dtoa_r+0x838>
 800b40a:	2001      	movs	r0, #1
 800b40c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b40e:	e665      	b.n	800b0dc <_dtoa_r+0x878>
 800b410:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b412:	2b00      	cmp	r3, #0
 800b414:	dc00      	bgt.n	800b418 <_dtoa_r+0xbb4>
 800b416:	e6d6      	b.n	800b1c6 <_dtoa_r+0x962>
 800b418:	2400      	movs	r4, #0
 800b41a:	0031      	movs	r1, r6
 800b41c:	9805      	ldr	r0, [sp, #20]
 800b41e:	f7ff f993 	bl	800a748 <quorem>
 800b422:	9b08      	ldr	r3, [sp, #32]
 800b424:	3030      	adds	r0, #48	@ 0x30
 800b426:	5518      	strb	r0, [r3, r4]
 800b428:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b42a:	3401      	adds	r4, #1
 800b42c:	0005      	movs	r5, r0
 800b42e:	429c      	cmp	r4, r3
 800b430:	dab6      	bge.n	800b3a0 <_dtoa_r+0xb3c>
 800b432:	2300      	movs	r3, #0
 800b434:	220a      	movs	r2, #10
 800b436:	9905      	ldr	r1, [sp, #20]
 800b438:	9803      	ldr	r0, [sp, #12]
 800b43a:	f000 f975 	bl	800b728 <__multadd>
 800b43e:	9005      	str	r0, [sp, #20]
 800b440:	e7eb      	b.n	800b41a <_dtoa_r+0xbb6>
 800b442:	46c0      	nop			@ (mov r8, r8)
 800b444:	0800c810 	.word	0x0800c810
 800b448:	0800c818 	.word	0x0800c818

0800b44c <_free_r>:
 800b44c:	b570      	push	{r4, r5, r6, lr}
 800b44e:	0005      	movs	r5, r0
 800b450:	1e0c      	subs	r4, r1, #0
 800b452:	d010      	beq.n	800b476 <_free_r+0x2a>
 800b454:	3c04      	subs	r4, #4
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	da00      	bge.n	800b45e <_free_r+0x12>
 800b45c:	18e4      	adds	r4, r4, r3
 800b45e:	0028      	movs	r0, r5
 800b460:	f000 f8ea 	bl	800b638 <__malloc_lock>
 800b464:	4a1d      	ldr	r2, [pc, #116]	@ (800b4dc <_free_r+0x90>)
 800b466:	6813      	ldr	r3, [r2, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d105      	bne.n	800b478 <_free_r+0x2c>
 800b46c:	6063      	str	r3, [r4, #4]
 800b46e:	6014      	str	r4, [r2, #0]
 800b470:	0028      	movs	r0, r5
 800b472:	f000 f8e9 	bl	800b648 <__malloc_unlock>
 800b476:	bd70      	pop	{r4, r5, r6, pc}
 800b478:	42a3      	cmp	r3, r4
 800b47a:	d908      	bls.n	800b48e <_free_r+0x42>
 800b47c:	6820      	ldr	r0, [r4, #0]
 800b47e:	1821      	adds	r1, r4, r0
 800b480:	428b      	cmp	r3, r1
 800b482:	d1f3      	bne.n	800b46c <_free_r+0x20>
 800b484:	6819      	ldr	r1, [r3, #0]
 800b486:	685b      	ldr	r3, [r3, #4]
 800b488:	1809      	adds	r1, r1, r0
 800b48a:	6021      	str	r1, [r4, #0]
 800b48c:	e7ee      	b.n	800b46c <_free_r+0x20>
 800b48e:	001a      	movs	r2, r3
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d001      	beq.n	800b49a <_free_r+0x4e>
 800b496:	42a3      	cmp	r3, r4
 800b498:	d9f9      	bls.n	800b48e <_free_r+0x42>
 800b49a:	6811      	ldr	r1, [r2, #0]
 800b49c:	1850      	adds	r0, r2, r1
 800b49e:	42a0      	cmp	r0, r4
 800b4a0:	d10b      	bne.n	800b4ba <_free_r+0x6e>
 800b4a2:	6820      	ldr	r0, [r4, #0]
 800b4a4:	1809      	adds	r1, r1, r0
 800b4a6:	1850      	adds	r0, r2, r1
 800b4a8:	6011      	str	r1, [r2, #0]
 800b4aa:	4283      	cmp	r3, r0
 800b4ac:	d1e0      	bne.n	800b470 <_free_r+0x24>
 800b4ae:	6818      	ldr	r0, [r3, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	1841      	adds	r1, r0, r1
 800b4b4:	6011      	str	r1, [r2, #0]
 800b4b6:	6053      	str	r3, [r2, #4]
 800b4b8:	e7da      	b.n	800b470 <_free_r+0x24>
 800b4ba:	42a0      	cmp	r0, r4
 800b4bc:	d902      	bls.n	800b4c4 <_free_r+0x78>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	602b      	str	r3, [r5, #0]
 800b4c2:	e7d5      	b.n	800b470 <_free_r+0x24>
 800b4c4:	6820      	ldr	r0, [r4, #0]
 800b4c6:	1821      	adds	r1, r4, r0
 800b4c8:	428b      	cmp	r3, r1
 800b4ca:	d103      	bne.n	800b4d4 <_free_r+0x88>
 800b4cc:	6819      	ldr	r1, [r3, #0]
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	1809      	adds	r1, r1, r0
 800b4d2:	6021      	str	r1, [r4, #0]
 800b4d4:	6063      	str	r3, [r4, #4]
 800b4d6:	6054      	str	r4, [r2, #4]
 800b4d8:	e7ca      	b.n	800b470 <_free_r+0x24>
 800b4da:	46c0      	nop			@ (mov r8, r8)
 800b4dc:	20000598 	.word	0x20000598

0800b4e0 <malloc>:
 800b4e0:	b510      	push	{r4, lr}
 800b4e2:	4b03      	ldr	r3, [pc, #12]	@ (800b4f0 <malloc+0x10>)
 800b4e4:	0001      	movs	r1, r0
 800b4e6:	6818      	ldr	r0, [r3, #0]
 800b4e8:	f000 f826 	bl	800b538 <_malloc_r>
 800b4ec:	bd10      	pop	{r4, pc}
 800b4ee:	46c0      	nop			@ (mov r8, r8)
 800b4f0:	20000018 	.word	0x20000018

0800b4f4 <sbrk_aligned>:
 800b4f4:	b570      	push	{r4, r5, r6, lr}
 800b4f6:	4e0f      	ldr	r6, [pc, #60]	@ (800b534 <sbrk_aligned+0x40>)
 800b4f8:	000d      	movs	r5, r1
 800b4fa:	6831      	ldr	r1, [r6, #0]
 800b4fc:	0004      	movs	r4, r0
 800b4fe:	2900      	cmp	r1, #0
 800b500:	d102      	bne.n	800b508 <sbrk_aligned+0x14>
 800b502:	f000 fee3 	bl	800c2cc <_sbrk_r>
 800b506:	6030      	str	r0, [r6, #0]
 800b508:	0029      	movs	r1, r5
 800b50a:	0020      	movs	r0, r4
 800b50c:	f000 fede 	bl	800c2cc <_sbrk_r>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d103      	bne.n	800b51c <sbrk_aligned+0x28>
 800b514:	2501      	movs	r5, #1
 800b516:	426d      	negs	r5, r5
 800b518:	0028      	movs	r0, r5
 800b51a:	bd70      	pop	{r4, r5, r6, pc}
 800b51c:	2303      	movs	r3, #3
 800b51e:	1cc5      	adds	r5, r0, #3
 800b520:	439d      	bics	r5, r3
 800b522:	42a8      	cmp	r0, r5
 800b524:	d0f8      	beq.n	800b518 <sbrk_aligned+0x24>
 800b526:	1a29      	subs	r1, r5, r0
 800b528:	0020      	movs	r0, r4
 800b52a:	f000 fecf 	bl	800c2cc <_sbrk_r>
 800b52e:	3001      	adds	r0, #1
 800b530:	d1f2      	bne.n	800b518 <sbrk_aligned+0x24>
 800b532:	e7ef      	b.n	800b514 <sbrk_aligned+0x20>
 800b534:	20000594 	.word	0x20000594

0800b538 <_malloc_r>:
 800b538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b53a:	2203      	movs	r2, #3
 800b53c:	1ccb      	adds	r3, r1, #3
 800b53e:	4393      	bics	r3, r2
 800b540:	3308      	adds	r3, #8
 800b542:	0005      	movs	r5, r0
 800b544:	001f      	movs	r7, r3
 800b546:	2b0c      	cmp	r3, #12
 800b548:	d234      	bcs.n	800b5b4 <_malloc_r+0x7c>
 800b54a:	270c      	movs	r7, #12
 800b54c:	42b9      	cmp	r1, r7
 800b54e:	d833      	bhi.n	800b5b8 <_malloc_r+0x80>
 800b550:	0028      	movs	r0, r5
 800b552:	f000 f871 	bl	800b638 <__malloc_lock>
 800b556:	4e37      	ldr	r6, [pc, #220]	@ (800b634 <_malloc_r+0xfc>)
 800b558:	6833      	ldr	r3, [r6, #0]
 800b55a:	001c      	movs	r4, r3
 800b55c:	2c00      	cmp	r4, #0
 800b55e:	d12f      	bne.n	800b5c0 <_malloc_r+0x88>
 800b560:	0039      	movs	r1, r7
 800b562:	0028      	movs	r0, r5
 800b564:	f7ff ffc6 	bl	800b4f4 <sbrk_aligned>
 800b568:	0004      	movs	r4, r0
 800b56a:	1c43      	adds	r3, r0, #1
 800b56c:	d15f      	bne.n	800b62e <_malloc_r+0xf6>
 800b56e:	6834      	ldr	r4, [r6, #0]
 800b570:	9400      	str	r4, [sp, #0]
 800b572:	9b00      	ldr	r3, [sp, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d14a      	bne.n	800b60e <_malloc_r+0xd6>
 800b578:	2c00      	cmp	r4, #0
 800b57a:	d052      	beq.n	800b622 <_malloc_r+0xea>
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	0028      	movs	r0, r5
 800b580:	18e3      	adds	r3, r4, r3
 800b582:	9900      	ldr	r1, [sp, #0]
 800b584:	9301      	str	r3, [sp, #4]
 800b586:	f000 fea1 	bl	800c2cc <_sbrk_r>
 800b58a:	9b01      	ldr	r3, [sp, #4]
 800b58c:	4283      	cmp	r3, r0
 800b58e:	d148      	bne.n	800b622 <_malloc_r+0xea>
 800b590:	6823      	ldr	r3, [r4, #0]
 800b592:	0028      	movs	r0, r5
 800b594:	1aff      	subs	r7, r7, r3
 800b596:	0039      	movs	r1, r7
 800b598:	f7ff ffac 	bl	800b4f4 <sbrk_aligned>
 800b59c:	3001      	adds	r0, #1
 800b59e:	d040      	beq.n	800b622 <_malloc_r+0xea>
 800b5a0:	6823      	ldr	r3, [r4, #0]
 800b5a2:	19db      	adds	r3, r3, r7
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	6833      	ldr	r3, [r6, #0]
 800b5a8:	685a      	ldr	r2, [r3, #4]
 800b5aa:	2a00      	cmp	r2, #0
 800b5ac:	d133      	bne.n	800b616 <_malloc_r+0xde>
 800b5ae:	9b00      	ldr	r3, [sp, #0]
 800b5b0:	6033      	str	r3, [r6, #0]
 800b5b2:	e019      	b.n	800b5e8 <_malloc_r+0xb0>
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	dac9      	bge.n	800b54c <_malloc_r+0x14>
 800b5b8:	230c      	movs	r3, #12
 800b5ba:	602b      	str	r3, [r5, #0]
 800b5bc:	2000      	movs	r0, #0
 800b5be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b5c0:	6821      	ldr	r1, [r4, #0]
 800b5c2:	1bc9      	subs	r1, r1, r7
 800b5c4:	d420      	bmi.n	800b608 <_malloc_r+0xd0>
 800b5c6:	290b      	cmp	r1, #11
 800b5c8:	d90a      	bls.n	800b5e0 <_malloc_r+0xa8>
 800b5ca:	19e2      	adds	r2, r4, r7
 800b5cc:	6027      	str	r7, [r4, #0]
 800b5ce:	42a3      	cmp	r3, r4
 800b5d0:	d104      	bne.n	800b5dc <_malloc_r+0xa4>
 800b5d2:	6032      	str	r2, [r6, #0]
 800b5d4:	6863      	ldr	r3, [r4, #4]
 800b5d6:	6011      	str	r1, [r2, #0]
 800b5d8:	6053      	str	r3, [r2, #4]
 800b5da:	e005      	b.n	800b5e8 <_malloc_r+0xb0>
 800b5dc:	605a      	str	r2, [r3, #4]
 800b5de:	e7f9      	b.n	800b5d4 <_malloc_r+0x9c>
 800b5e0:	6862      	ldr	r2, [r4, #4]
 800b5e2:	42a3      	cmp	r3, r4
 800b5e4:	d10e      	bne.n	800b604 <_malloc_r+0xcc>
 800b5e6:	6032      	str	r2, [r6, #0]
 800b5e8:	0028      	movs	r0, r5
 800b5ea:	f000 f82d 	bl	800b648 <__malloc_unlock>
 800b5ee:	0020      	movs	r0, r4
 800b5f0:	2207      	movs	r2, #7
 800b5f2:	300b      	adds	r0, #11
 800b5f4:	1d23      	adds	r3, r4, #4
 800b5f6:	4390      	bics	r0, r2
 800b5f8:	1ac2      	subs	r2, r0, r3
 800b5fa:	4298      	cmp	r0, r3
 800b5fc:	d0df      	beq.n	800b5be <_malloc_r+0x86>
 800b5fe:	1a1b      	subs	r3, r3, r0
 800b600:	50a3      	str	r3, [r4, r2]
 800b602:	e7dc      	b.n	800b5be <_malloc_r+0x86>
 800b604:	605a      	str	r2, [r3, #4]
 800b606:	e7ef      	b.n	800b5e8 <_malloc_r+0xb0>
 800b608:	0023      	movs	r3, r4
 800b60a:	6864      	ldr	r4, [r4, #4]
 800b60c:	e7a6      	b.n	800b55c <_malloc_r+0x24>
 800b60e:	9c00      	ldr	r4, [sp, #0]
 800b610:	6863      	ldr	r3, [r4, #4]
 800b612:	9300      	str	r3, [sp, #0]
 800b614:	e7ad      	b.n	800b572 <_malloc_r+0x3a>
 800b616:	001a      	movs	r2, r3
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	42a3      	cmp	r3, r4
 800b61c:	d1fb      	bne.n	800b616 <_malloc_r+0xde>
 800b61e:	2300      	movs	r3, #0
 800b620:	e7da      	b.n	800b5d8 <_malloc_r+0xa0>
 800b622:	230c      	movs	r3, #12
 800b624:	0028      	movs	r0, r5
 800b626:	602b      	str	r3, [r5, #0]
 800b628:	f000 f80e 	bl	800b648 <__malloc_unlock>
 800b62c:	e7c6      	b.n	800b5bc <_malloc_r+0x84>
 800b62e:	6007      	str	r7, [r0, #0]
 800b630:	e7da      	b.n	800b5e8 <_malloc_r+0xb0>
 800b632:	46c0      	nop			@ (mov r8, r8)
 800b634:	20000598 	.word	0x20000598

0800b638 <__malloc_lock>:
 800b638:	b510      	push	{r4, lr}
 800b63a:	4802      	ldr	r0, [pc, #8]	@ (800b644 <__malloc_lock+0xc>)
 800b63c:	f7ff f877 	bl	800a72e <__retarget_lock_acquire_recursive>
 800b640:	bd10      	pop	{r4, pc}
 800b642:	46c0      	nop			@ (mov r8, r8)
 800b644:	20000590 	.word	0x20000590

0800b648 <__malloc_unlock>:
 800b648:	b510      	push	{r4, lr}
 800b64a:	4802      	ldr	r0, [pc, #8]	@ (800b654 <__malloc_unlock+0xc>)
 800b64c:	f7ff f870 	bl	800a730 <__retarget_lock_release_recursive>
 800b650:	bd10      	pop	{r4, pc}
 800b652:	46c0      	nop			@ (mov r8, r8)
 800b654:	20000590 	.word	0x20000590

0800b658 <_Balloc>:
 800b658:	b570      	push	{r4, r5, r6, lr}
 800b65a:	69c5      	ldr	r5, [r0, #28]
 800b65c:	0006      	movs	r6, r0
 800b65e:	000c      	movs	r4, r1
 800b660:	2d00      	cmp	r5, #0
 800b662:	d10e      	bne.n	800b682 <_Balloc+0x2a>
 800b664:	2010      	movs	r0, #16
 800b666:	f7ff ff3b 	bl	800b4e0 <malloc>
 800b66a:	1e02      	subs	r2, r0, #0
 800b66c:	61f0      	str	r0, [r6, #28]
 800b66e:	d104      	bne.n	800b67a <_Balloc+0x22>
 800b670:	216b      	movs	r1, #107	@ 0x6b
 800b672:	4b19      	ldr	r3, [pc, #100]	@ (800b6d8 <_Balloc+0x80>)
 800b674:	4819      	ldr	r0, [pc, #100]	@ (800b6dc <_Balloc+0x84>)
 800b676:	f000 fe45 	bl	800c304 <__assert_func>
 800b67a:	6045      	str	r5, [r0, #4]
 800b67c:	6085      	str	r5, [r0, #8]
 800b67e:	6005      	str	r5, [r0, #0]
 800b680:	60c5      	str	r5, [r0, #12]
 800b682:	69f5      	ldr	r5, [r6, #28]
 800b684:	68eb      	ldr	r3, [r5, #12]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d013      	beq.n	800b6b2 <_Balloc+0x5a>
 800b68a:	69f3      	ldr	r3, [r6, #28]
 800b68c:	00a2      	lsls	r2, r4, #2
 800b68e:	68db      	ldr	r3, [r3, #12]
 800b690:	189b      	adds	r3, r3, r2
 800b692:	6818      	ldr	r0, [r3, #0]
 800b694:	2800      	cmp	r0, #0
 800b696:	d118      	bne.n	800b6ca <_Balloc+0x72>
 800b698:	2101      	movs	r1, #1
 800b69a:	000d      	movs	r5, r1
 800b69c:	40a5      	lsls	r5, r4
 800b69e:	1d6a      	adds	r2, r5, #5
 800b6a0:	0030      	movs	r0, r6
 800b6a2:	0092      	lsls	r2, r2, #2
 800b6a4:	f000 fe4c 	bl	800c340 <_calloc_r>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	d00c      	beq.n	800b6c6 <_Balloc+0x6e>
 800b6ac:	6044      	str	r4, [r0, #4]
 800b6ae:	6085      	str	r5, [r0, #8]
 800b6b0:	e00d      	b.n	800b6ce <_Balloc+0x76>
 800b6b2:	2221      	movs	r2, #33	@ 0x21
 800b6b4:	2104      	movs	r1, #4
 800b6b6:	0030      	movs	r0, r6
 800b6b8:	f000 fe42 	bl	800c340 <_calloc_r>
 800b6bc:	69f3      	ldr	r3, [r6, #28]
 800b6be:	60e8      	str	r0, [r5, #12]
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d1e1      	bne.n	800b68a <_Balloc+0x32>
 800b6c6:	2000      	movs	r0, #0
 800b6c8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ca:	6802      	ldr	r2, [r0, #0]
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	6103      	str	r3, [r0, #16]
 800b6d2:	60c3      	str	r3, [r0, #12]
 800b6d4:	e7f8      	b.n	800b6c8 <_Balloc+0x70>
 800b6d6:	46c0      	nop			@ (mov r8, r8)
 800b6d8:	0800c81d 	.word	0x0800c81d
 800b6dc:	0800c89d 	.word	0x0800c89d

0800b6e0 <_Bfree>:
 800b6e0:	b570      	push	{r4, r5, r6, lr}
 800b6e2:	69c6      	ldr	r6, [r0, #28]
 800b6e4:	0005      	movs	r5, r0
 800b6e6:	000c      	movs	r4, r1
 800b6e8:	2e00      	cmp	r6, #0
 800b6ea:	d10e      	bne.n	800b70a <_Bfree+0x2a>
 800b6ec:	2010      	movs	r0, #16
 800b6ee:	f7ff fef7 	bl	800b4e0 <malloc>
 800b6f2:	1e02      	subs	r2, r0, #0
 800b6f4:	61e8      	str	r0, [r5, #28]
 800b6f6:	d104      	bne.n	800b702 <_Bfree+0x22>
 800b6f8:	218f      	movs	r1, #143	@ 0x8f
 800b6fa:	4b09      	ldr	r3, [pc, #36]	@ (800b720 <_Bfree+0x40>)
 800b6fc:	4809      	ldr	r0, [pc, #36]	@ (800b724 <_Bfree+0x44>)
 800b6fe:	f000 fe01 	bl	800c304 <__assert_func>
 800b702:	6046      	str	r6, [r0, #4]
 800b704:	6086      	str	r6, [r0, #8]
 800b706:	6006      	str	r6, [r0, #0]
 800b708:	60c6      	str	r6, [r0, #12]
 800b70a:	2c00      	cmp	r4, #0
 800b70c:	d007      	beq.n	800b71e <_Bfree+0x3e>
 800b70e:	69eb      	ldr	r3, [r5, #28]
 800b710:	6862      	ldr	r2, [r4, #4]
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	0092      	lsls	r2, r2, #2
 800b716:	189b      	adds	r3, r3, r2
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	6022      	str	r2, [r4, #0]
 800b71c:	601c      	str	r4, [r3, #0]
 800b71e:	bd70      	pop	{r4, r5, r6, pc}
 800b720:	0800c81d 	.word	0x0800c81d
 800b724:	0800c89d 	.word	0x0800c89d

0800b728 <__multadd>:
 800b728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b72a:	000f      	movs	r7, r1
 800b72c:	9001      	str	r0, [sp, #4]
 800b72e:	000c      	movs	r4, r1
 800b730:	001e      	movs	r6, r3
 800b732:	2000      	movs	r0, #0
 800b734:	690d      	ldr	r5, [r1, #16]
 800b736:	3714      	adds	r7, #20
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	3001      	adds	r0, #1
 800b73c:	b299      	uxth	r1, r3
 800b73e:	4351      	muls	r1, r2
 800b740:	0c1b      	lsrs	r3, r3, #16
 800b742:	4353      	muls	r3, r2
 800b744:	1989      	adds	r1, r1, r6
 800b746:	0c0e      	lsrs	r6, r1, #16
 800b748:	199b      	adds	r3, r3, r6
 800b74a:	0c1e      	lsrs	r6, r3, #16
 800b74c:	b289      	uxth	r1, r1
 800b74e:	041b      	lsls	r3, r3, #16
 800b750:	185b      	adds	r3, r3, r1
 800b752:	c708      	stmia	r7!, {r3}
 800b754:	4285      	cmp	r5, r0
 800b756:	dcef      	bgt.n	800b738 <__multadd+0x10>
 800b758:	2e00      	cmp	r6, #0
 800b75a:	d022      	beq.n	800b7a2 <__multadd+0x7a>
 800b75c:	68a3      	ldr	r3, [r4, #8]
 800b75e:	42ab      	cmp	r3, r5
 800b760:	dc19      	bgt.n	800b796 <__multadd+0x6e>
 800b762:	6861      	ldr	r1, [r4, #4]
 800b764:	9801      	ldr	r0, [sp, #4]
 800b766:	3101      	adds	r1, #1
 800b768:	f7ff ff76 	bl	800b658 <_Balloc>
 800b76c:	1e07      	subs	r7, r0, #0
 800b76e:	d105      	bne.n	800b77c <__multadd+0x54>
 800b770:	003a      	movs	r2, r7
 800b772:	21ba      	movs	r1, #186	@ 0xba
 800b774:	4b0c      	ldr	r3, [pc, #48]	@ (800b7a8 <__multadd+0x80>)
 800b776:	480d      	ldr	r0, [pc, #52]	@ (800b7ac <__multadd+0x84>)
 800b778:	f000 fdc4 	bl	800c304 <__assert_func>
 800b77c:	0021      	movs	r1, r4
 800b77e:	6922      	ldr	r2, [r4, #16]
 800b780:	310c      	adds	r1, #12
 800b782:	3202      	adds	r2, #2
 800b784:	0092      	lsls	r2, r2, #2
 800b786:	300c      	adds	r0, #12
 800b788:	f000 fdb2 	bl	800c2f0 <memcpy>
 800b78c:	0021      	movs	r1, r4
 800b78e:	9801      	ldr	r0, [sp, #4]
 800b790:	f7ff ffa6 	bl	800b6e0 <_Bfree>
 800b794:	003c      	movs	r4, r7
 800b796:	1d2b      	adds	r3, r5, #4
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	18e3      	adds	r3, r4, r3
 800b79c:	3501      	adds	r5, #1
 800b79e:	605e      	str	r6, [r3, #4]
 800b7a0:	6125      	str	r5, [r4, #16]
 800b7a2:	0020      	movs	r0, r4
 800b7a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7a6:	46c0      	nop			@ (mov r8, r8)
 800b7a8:	0800c88c 	.word	0x0800c88c
 800b7ac:	0800c89d 	.word	0x0800c89d

0800b7b0 <__hi0bits>:
 800b7b0:	2280      	movs	r2, #128	@ 0x80
 800b7b2:	0003      	movs	r3, r0
 800b7b4:	0252      	lsls	r2, r2, #9
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d201      	bcs.n	800b7c0 <__hi0bits+0x10>
 800b7bc:	041b      	lsls	r3, r3, #16
 800b7be:	3010      	adds	r0, #16
 800b7c0:	2280      	movs	r2, #128	@ 0x80
 800b7c2:	0452      	lsls	r2, r2, #17
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d201      	bcs.n	800b7cc <__hi0bits+0x1c>
 800b7c8:	3008      	adds	r0, #8
 800b7ca:	021b      	lsls	r3, r3, #8
 800b7cc:	2280      	movs	r2, #128	@ 0x80
 800b7ce:	0552      	lsls	r2, r2, #21
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d201      	bcs.n	800b7d8 <__hi0bits+0x28>
 800b7d4:	3004      	adds	r0, #4
 800b7d6:	011b      	lsls	r3, r3, #4
 800b7d8:	2280      	movs	r2, #128	@ 0x80
 800b7da:	05d2      	lsls	r2, r2, #23
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d201      	bcs.n	800b7e4 <__hi0bits+0x34>
 800b7e0:	3002      	adds	r0, #2
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	db03      	blt.n	800b7f0 <__hi0bits+0x40>
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	4213      	tst	r3, r2
 800b7ec:	d100      	bne.n	800b7f0 <__hi0bits+0x40>
 800b7ee:	2020      	movs	r0, #32
 800b7f0:	4770      	bx	lr

0800b7f2 <__lo0bits>:
 800b7f2:	6803      	ldr	r3, [r0, #0]
 800b7f4:	0001      	movs	r1, r0
 800b7f6:	2207      	movs	r2, #7
 800b7f8:	0018      	movs	r0, r3
 800b7fa:	4010      	ands	r0, r2
 800b7fc:	4213      	tst	r3, r2
 800b7fe:	d00d      	beq.n	800b81c <__lo0bits+0x2a>
 800b800:	3a06      	subs	r2, #6
 800b802:	2000      	movs	r0, #0
 800b804:	4213      	tst	r3, r2
 800b806:	d105      	bne.n	800b814 <__lo0bits+0x22>
 800b808:	3002      	adds	r0, #2
 800b80a:	4203      	tst	r3, r0
 800b80c:	d003      	beq.n	800b816 <__lo0bits+0x24>
 800b80e:	40d3      	lsrs	r3, r2
 800b810:	0010      	movs	r0, r2
 800b812:	600b      	str	r3, [r1, #0]
 800b814:	4770      	bx	lr
 800b816:	089b      	lsrs	r3, r3, #2
 800b818:	600b      	str	r3, [r1, #0]
 800b81a:	e7fb      	b.n	800b814 <__lo0bits+0x22>
 800b81c:	b29a      	uxth	r2, r3
 800b81e:	2a00      	cmp	r2, #0
 800b820:	d101      	bne.n	800b826 <__lo0bits+0x34>
 800b822:	2010      	movs	r0, #16
 800b824:	0c1b      	lsrs	r3, r3, #16
 800b826:	b2da      	uxtb	r2, r3
 800b828:	2a00      	cmp	r2, #0
 800b82a:	d101      	bne.n	800b830 <__lo0bits+0x3e>
 800b82c:	3008      	adds	r0, #8
 800b82e:	0a1b      	lsrs	r3, r3, #8
 800b830:	071a      	lsls	r2, r3, #28
 800b832:	d101      	bne.n	800b838 <__lo0bits+0x46>
 800b834:	3004      	adds	r0, #4
 800b836:	091b      	lsrs	r3, r3, #4
 800b838:	079a      	lsls	r2, r3, #30
 800b83a:	d101      	bne.n	800b840 <__lo0bits+0x4e>
 800b83c:	3002      	adds	r0, #2
 800b83e:	089b      	lsrs	r3, r3, #2
 800b840:	07da      	lsls	r2, r3, #31
 800b842:	d4e9      	bmi.n	800b818 <__lo0bits+0x26>
 800b844:	3001      	adds	r0, #1
 800b846:	085b      	lsrs	r3, r3, #1
 800b848:	d1e6      	bne.n	800b818 <__lo0bits+0x26>
 800b84a:	2020      	movs	r0, #32
 800b84c:	e7e2      	b.n	800b814 <__lo0bits+0x22>
	...

0800b850 <__i2b>:
 800b850:	b510      	push	{r4, lr}
 800b852:	000c      	movs	r4, r1
 800b854:	2101      	movs	r1, #1
 800b856:	f7ff feff 	bl	800b658 <_Balloc>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	d107      	bne.n	800b86e <__i2b+0x1e>
 800b85e:	2146      	movs	r1, #70	@ 0x46
 800b860:	4c05      	ldr	r4, [pc, #20]	@ (800b878 <__i2b+0x28>)
 800b862:	0002      	movs	r2, r0
 800b864:	4b05      	ldr	r3, [pc, #20]	@ (800b87c <__i2b+0x2c>)
 800b866:	0020      	movs	r0, r4
 800b868:	31ff      	adds	r1, #255	@ 0xff
 800b86a:	f000 fd4b 	bl	800c304 <__assert_func>
 800b86e:	2301      	movs	r3, #1
 800b870:	6144      	str	r4, [r0, #20]
 800b872:	6103      	str	r3, [r0, #16]
 800b874:	bd10      	pop	{r4, pc}
 800b876:	46c0      	nop			@ (mov r8, r8)
 800b878:	0800c89d 	.word	0x0800c89d
 800b87c:	0800c88c 	.word	0x0800c88c

0800b880 <__multiply>:
 800b880:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b882:	0014      	movs	r4, r2
 800b884:	690a      	ldr	r2, [r1, #16]
 800b886:	6923      	ldr	r3, [r4, #16]
 800b888:	000d      	movs	r5, r1
 800b88a:	b08b      	sub	sp, #44	@ 0x2c
 800b88c:	429a      	cmp	r2, r3
 800b88e:	db02      	blt.n	800b896 <__multiply+0x16>
 800b890:	0023      	movs	r3, r4
 800b892:	000c      	movs	r4, r1
 800b894:	001d      	movs	r5, r3
 800b896:	6927      	ldr	r7, [r4, #16]
 800b898:	692e      	ldr	r6, [r5, #16]
 800b89a:	6861      	ldr	r1, [r4, #4]
 800b89c:	19bb      	adds	r3, r7, r6
 800b89e:	9303      	str	r3, [sp, #12]
 800b8a0:	68a3      	ldr	r3, [r4, #8]
 800b8a2:	19ba      	adds	r2, r7, r6
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	da00      	bge.n	800b8aa <__multiply+0x2a>
 800b8a8:	3101      	adds	r1, #1
 800b8aa:	f7ff fed5 	bl	800b658 <_Balloc>
 800b8ae:	9002      	str	r0, [sp, #8]
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d106      	bne.n	800b8c2 <__multiply+0x42>
 800b8b4:	21b1      	movs	r1, #177	@ 0xb1
 800b8b6:	4b49      	ldr	r3, [pc, #292]	@ (800b9dc <__multiply+0x15c>)
 800b8b8:	4849      	ldr	r0, [pc, #292]	@ (800b9e0 <__multiply+0x160>)
 800b8ba:	9a02      	ldr	r2, [sp, #8]
 800b8bc:	0049      	lsls	r1, r1, #1
 800b8be:	f000 fd21 	bl	800c304 <__assert_func>
 800b8c2:	9b02      	ldr	r3, [sp, #8]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	3314      	adds	r3, #20
 800b8c8:	469c      	mov	ip, r3
 800b8ca:	19bb      	adds	r3, r7, r6
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	4463      	add	r3, ip
 800b8d0:	9304      	str	r3, [sp, #16]
 800b8d2:	4663      	mov	r3, ip
 800b8d4:	9904      	ldr	r1, [sp, #16]
 800b8d6:	428b      	cmp	r3, r1
 800b8d8:	d32a      	bcc.n	800b930 <__multiply+0xb0>
 800b8da:	0023      	movs	r3, r4
 800b8dc:	00bf      	lsls	r7, r7, #2
 800b8de:	3314      	adds	r3, #20
 800b8e0:	3514      	adds	r5, #20
 800b8e2:	9308      	str	r3, [sp, #32]
 800b8e4:	00b6      	lsls	r6, r6, #2
 800b8e6:	19db      	adds	r3, r3, r7
 800b8e8:	9305      	str	r3, [sp, #20]
 800b8ea:	19ab      	adds	r3, r5, r6
 800b8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8ee:	2304      	movs	r3, #4
 800b8f0:	9306      	str	r3, [sp, #24]
 800b8f2:	0023      	movs	r3, r4
 800b8f4:	9a05      	ldr	r2, [sp, #20]
 800b8f6:	3315      	adds	r3, #21
 800b8f8:	9501      	str	r5, [sp, #4]
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	d305      	bcc.n	800b90a <__multiply+0x8a>
 800b8fe:	1b13      	subs	r3, r2, r4
 800b900:	3b15      	subs	r3, #21
 800b902:	089b      	lsrs	r3, r3, #2
 800b904:	3301      	adds	r3, #1
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	9306      	str	r3, [sp, #24]
 800b90a:	9b01      	ldr	r3, [sp, #4]
 800b90c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b90e:	4293      	cmp	r3, r2
 800b910:	d310      	bcc.n	800b934 <__multiply+0xb4>
 800b912:	9b03      	ldr	r3, [sp, #12]
 800b914:	2b00      	cmp	r3, #0
 800b916:	dd05      	ble.n	800b924 <__multiply+0xa4>
 800b918:	9b04      	ldr	r3, [sp, #16]
 800b91a:	3b04      	subs	r3, #4
 800b91c:	9304      	str	r3, [sp, #16]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d056      	beq.n	800b9d2 <__multiply+0x152>
 800b924:	9b02      	ldr	r3, [sp, #8]
 800b926:	9a03      	ldr	r2, [sp, #12]
 800b928:	0018      	movs	r0, r3
 800b92a:	611a      	str	r2, [r3, #16]
 800b92c:	b00b      	add	sp, #44	@ 0x2c
 800b92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b930:	c304      	stmia	r3!, {r2}
 800b932:	e7cf      	b.n	800b8d4 <__multiply+0x54>
 800b934:	9b01      	ldr	r3, [sp, #4]
 800b936:	6818      	ldr	r0, [r3, #0]
 800b938:	b280      	uxth	r0, r0
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d01e      	beq.n	800b97c <__multiply+0xfc>
 800b93e:	4667      	mov	r7, ip
 800b940:	2500      	movs	r5, #0
 800b942:	9e08      	ldr	r6, [sp, #32]
 800b944:	ce02      	ldmia	r6!, {r1}
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	9307      	str	r3, [sp, #28]
 800b94a:	b28b      	uxth	r3, r1
 800b94c:	4343      	muls	r3, r0
 800b94e:	001a      	movs	r2, r3
 800b950:	466b      	mov	r3, sp
 800b952:	0c09      	lsrs	r1, r1, #16
 800b954:	8b9b      	ldrh	r3, [r3, #28]
 800b956:	4341      	muls	r1, r0
 800b958:	18d3      	adds	r3, r2, r3
 800b95a:	9a07      	ldr	r2, [sp, #28]
 800b95c:	195b      	adds	r3, r3, r5
 800b95e:	0c12      	lsrs	r2, r2, #16
 800b960:	1889      	adds	r1, r1, r2
 800b962:	0c1a      	lsrs	r2, r3, #16
 800b964:	188a      	adds	r2, r1, r2
 800b966:	b29b      	uxth	r3, r3
 800b968:	0c15      	lsrs	r5, r2, #16
 800b96a:	0412      	lsls	r2, r2, #16
 800b96c:	431a      	orrs	r2, r3
 800b96e:	9b05      	ldr	r3, [sp, #20]
 800b970:	c704      	stmia	r7!, {r2}
 800b972:	42b3      	cmp	r3, r6
 800b974:	d8e6      	bhi.n	800b944 <__multiply+0xc4>
 800b976:	4663      	mov	r3, ip
 800b978:	9a06      	ldr	r2, [sp, #24]
 800b97a:	509d      	str	r5, [r3, r2]
 800b97c:	9b01      	ldr	r3, [sp, #4]
 800b97e:	6818      	ldr	r0, [r3, #0]
 800b980:	0c00      	lsrs	r0, r0, #16
 800b982:	d020      	beq.n	800b9c6 <__multiply+0x146>
 800b984:	4663      	mov	r3, ip
 800b986:	0025      	movs	r5, r4
 800b988:	4661      	mov	r1, ip
 800b98a:	2700      	movs	r7, #0
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	3514      	adds	r5, #20
 800b990:	682a      	ldr	r2, [r5, #0]
 800b992:	680e      	ldr	r6, [r1, #0]
 800b994:	b292      	uxth	r2, r2
 800b996:	4342      	muls	r2, r0
 800b998:	0c36      	lsrs	r6, r6, #16
 800b99a:	1992      	adds	r2, r2, r6
 800b99c:	19d2      	adds	r2, r2, r7
 800b99e:	0416      	lsls	r6, r2, #16
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	431e      	orrs	r6, r3
 800b9a4:	600e      	str	r6, [r1, #0]
 800b9a6:	cd40      	ldmia	r5!, {r6}
 800b9a8:	684b      	ldr	r3, [r1, #4]
 800b9aa:	0c36      	lsrs	r6, r6, #16
 800b9ac:	4346      	muls	r6, r0
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	0c12      	lsrs	r2, r2, #16
 800b9b2:	18f3      	adds	r3, r6, r3
 800b9b4:	189b      	adds	r3, r3, r2
 800b9b6:	9a05      	ldr	r2, [sp, #20]
 800b9b8:	0c1f      	lsrs	r7, r3, #16
 800b9ba:	3104      	adds	r1, #4
 800b9bc:	42aa      	cmp	r2, r5
 800b9be:	d8e7      	bhi.n	800b990 <__multiply+0x110>
 800b9c0:	4662      	mov	r2, ip
 800b9c2:	9906      	ldr	r1, [sp, #24]
 800b9c4:	5053      	str	r3, [r2, r1]
 800b9c6:	9b01      	ldr	r3, [sp, #4]
 800b9c8:	3304      	adds	r3, #4
 800b9ca:	9301      	str	r3, [sp, #4]
 800b9cc:	2304      	movs	r3, #4
 800b9ce:	449c      	add	ip, r3
 800b9d0:	e79b      	b.n	800b90a <__multiply+0x8a>
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	9303      	str	r3, [sp, #12]
 800b9d8:	e79b      	b.n	800b912 <__multiply+0x92>
 800b9da:	46c0      	nop			@ (mov r8, r8)
 800b9dc:	0800c88c 	.word	0x0800c88c
 800b9e0:	0800c89d 	.word	0x0800c89d

0800b9e4 <__pow5mult>:
 800b9e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9e6:	2303      	movs	r3, #3
 800b9e8:	0015      	movs	r5, r2
 800b9ea:	0007      	movs	r7, r0
 800b9ec:	000e      	movs	r6, r1
 800b9ee:	401a      	ands	r2, r3
 800b9f0:	421d      	tst	r5, r3
 800b9f2:	d008      	beq.n	800ba06 <__pow5mult+0x22>
 800b9f4:	4925      	ldr	r1, [pc, #148]	@ (800ba8c <__pow5mult+0xa8>)
 800b9f6:	3a01      	subs	r2, #1
 800b9f8:	0092      	lsls	r2, r2, #2
 800b9fa:	5852      	ldr	r2, [r2, r1]
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	0031      	movs	r1, r6
 800ba00:	f7ff fe92 	bl	800b728 <__multadd>
 800ba04:	0006      	movs	r6, r0
 800ba06:	10ad      	asrs	r5, r5, #2
 800ba08:	d03d      	beq.n	800ba86 <__pow5mult+0xa2>
 800ba0a:	69fc      	ldr	r4, [r7, #28]
 800ba0c:	2c00      	cmp	r4, #0
 800ba0e:	d10f      	bne.n	800ba30 <__pow5mult+0x4c>
 800ba10:	2010      	movs	r0, #16
 800ba12:	f7ff fd65 	bl	800b4e0 <malloc>
 800ba16:	1e02      	subs	r2, r0, #0
 800ba18:	61f8      	str	r0, [r7, #28]
 800ba1a:	d105      	bne.n	800ba28 <__pow5mult+0x44>
 800ba1c:	21b4      	movs	r1, #180	@ 0xb4
 800ba1e:	4b1c      	ldr	r3, [pc, #112]	@ (800ba90 <__pow5mult+0xac>)
 800ba20:	481c      	ldr	r0, [pc, #112]	@ (800ba94 <__pow5mult+0xb0>)
 800ba22:	31ff      	adds	r1, #255	@ 0xff
 800ba24:	f000 fc6e 	bl	800c304 <__assert_func>
 800ba28:	6044      	str	r4, [r0, #4]
 800ba2a:	6084      	str	r4, [r0, #8]
 800ba2c:	6004      	str	r4, [r0, #0]
 800ba2e:	60c4      	str	r4, [r0, #12]
 800ba30:	69fb      	ldr	r3, [r7, #28]
 800ba32:	689c      	ldr	r4, [r3, #8]
 800ba34:	9301      	str	r3, [sp, #4]
 800ba36:	2c00      	cmp	r4, #0
 800ba38:	d108      	bne.n	800ba4c <__pow5mult+0x68>
 800ba3a:	0038      	movs	r0, r7
 800ba3c:	4916      	ldr	r1, [pc, #88]	@ (800ba98 <__pow5mult+0xb4>)
 800ba3e:	f7ff ff07 	bl	800b850 <__i2b>
 800ba42:	9b01      	ldr	r3, [sp, #4]
 800ba44:	0004      	movs	r4, r0
 800ba46:	6098      	str	r0, [r3, #8]
 800ba48:	2300      	movs	r3, #0
 800ba4a:	6003      	str	r3, [r0, #0]
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	421d      	tst	r5, r3
 800ba50:	d00a      	beq.n	800ba68 <__pow5mult+0x84>
 800ba52:	0031      	movs	r1, r6
 800ba54:	0022      	movs	r2, r4
 800ba56:	0038      	movs	r0, r7
 800ba58:	f7ff ff12 	bl	800b880 <__multiply>
 800ba5c:	0031      	movs	r1, r6
 800ba5e:	9001      	str	r0, [sp, #4]
 800ba60:	0038      	movs	r0, r7
 800ba62:	f7ff fe3d 	bl	800b6e0 <_Bfree>
 800ba66:	9e01      	ldr	r6, [sp, #4]
 800ba68:	106d      	asrs	r5, r5, #1
 800ba6a:	d00c      	beq.n	800ba86 <__pow5mult+0xa2>
 800ba6c:	6820      	ldr	r0, [r4, #0]
 800ba6e:	2800      	cmp	r0, #0
 800ba70:	d107      	bne.n	800ba82 <__pow5mult+0x9e>
 800ba72:	0022      	movs	r2, r4
 800ba74:	0021      	movs	r1, r4
 800ba76:	0038      	movs	r0, r7
 800ba78:	f7ff ff02 	bl	800b880 <__multiply>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	6020      	str	r0, [r4, #0]
 800ba80:	6003      	str	r3, [r0, #0]
 800ba82:	0004      	movs	r4, r0
 800ba84:	e7e2      	b.n	800ba4c <__pow5mult+0x68>
 800ba86:	0030      	movs	r0, r6
 800ba88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba8a:	46c0      	nop			@ (mov r8, r8)
 800ba8c:	0800c8f8 	.word	0x0800c8f8
 800ba90:	0800c81d 	.word	0x0800c81d
 800ba94:	0800c89d 	.word	0x0800c89d
 800ba98:	00000271 	.word	0x00000271

0800ba9c <__lshift>:
 800ba9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba9e:	000c      	movs	r4, r1
 800baa0:	0016      	movs	r6, r2
 800baa2:	6923      	ldr	r3, [r4, #16]
 800baa4:	1157      	asrs	r7, r2, #5
 800baa6:	b085      	sub	sp, #20
 800baa8:	18fb      	adds	r3, r7, r3
 800baaa:	9301      	str	r3, [sp, #4]
 800baac:	3301      	adds	r3, #1
 800baae:	9300      	str	r3, [sp, #0]
 800bab0:	6849      	ldr	r1, [r1, #4]
 800bab2:	68a3      	ldr	r3, [r4, #8]
 800bab4:	9002      	str	r0, [sp, #8]
 800bab6:	9a00      	ldr	r2, [sp, #0]
 800bab8:	4293      	cmp	r3, r2
 800baba:	db10      	blt.n	800bade <__lshift+0x42>
 800babc:	9802      	ldr	r0, [sp, #8]
 800babe:	f7ff fdcb 	bl	800b658 <_Balloc>
 800bac2:	2300      	movs	r3, #0
 800bac4:	0001      	movs	r1, r0
 800bac6:	0005      	movs	r5, r0
 800bac8:	001a      	movs	r2, r3
 800baca:	3114      	adds	r1, #20
 800bacc:	4298      	cmp	r0, r3
 800bace:	d10c      	bne.n	800baea <__lshift+0x4e>
 800bad0:	21ef      	movs	r1, #239	@ 0xef
 800bad2:	002a      	movs	r2, r5
 800bad4:	4b25      	ldr	r3, [pc, #148]	@ (800bb6c <__lshift+0xd0>)
 800bad6:	4826      	ldr	r0, [pc, #152]	@ (800bb70 <__lshift+0xd4>)
 800bad8:	0049      	lsls	r1, r1, #1
 800bada:	f000 fc13 	bl	800c304 <__assert_func>
 800bade:	3101      	adds	r1, #1
 800bae0:	005b      	lsls	r3, r3, #1
 800bae2:	e7e8      	b.n	800bab6 <__lshift+0x1a>
 800bae4:	0098      	lsls	r0, r3, #2
 800bae6:	500a      	str	r2, [r1, r0]
 800bae8:	3301      	adds	r3, #1
 800baea:	42bb      	cmp	r3, r7
 800baec:	dbfa      	blt.n	800bae4 <__lshift+0x48>
 800baee:	43fb      	mvns	r3, r7
 800baf0:	17db      	asrs	r3, r3, #31
 800baf2:	401f      	ands	r7, r3
 800baf4:	00bf      	lsls	r7, r7, #2
 800baf6:	0023      	movs	r3, r4
 800baf8:	201f      	movs	r0, #31
 800bafa:	19c9      	adds	r1, r1, r7
 800bafc:	0037      	movs	r7, r6
 800bafe:	6922      	ldr	r2, [r4, #16]
 800bb00:	3314      	adds	r3, #20
 800bb02:	0092      	lsls	r2, r2, #2
 800bb04:	189a      	adds	r2, r3, r2
 800bb06:	4007      	ands	r7, r0
 800bb08:	4206      	tst	r6, r0
 800bb0a:	d029      	beq.n	800bb60 <__lshift+0xc4>
 800bb0c:	3001      	adds	r0, #1
 800bb0e:	1bc0      	subs	r0, r0, r7
 800bb10:	9003      	str	r0, [sp, #12]
 800bb12:	468c      	mov	ip, r1
 800bb14:	2000      	movs	r0, #0
 800bb16:	681e      	ldr	r6, [r3, #0]
 800bb18:	40be      	lsls	r6, r7
 800bb1a:	4306      	orrs	r6, r0
 800bb1c:	4660      	mov	r0, ip
 800bb1e:	c040      	stmia	r0!, {r6}
 800bb20:	4684      	mov	ip, r0
 800bb22:	9e03      	ldr	r6, [sp, #12]
 800bb24:	cb01      	ldmia	r3!, {r0}
 800bb26:	40f0      	lsrs	r0, r6
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d8f4      	bhi.n	800bb16 <__lshift+0x7a>
 800bb2c:	0026      	movs	r6, r4
 800bb2e:	3615      	adds	r6, #21
 800bb30:	2304      	movs	r3, #4
 800bb32:	42b2      	cmp	r2, r6
 800bb34:	d304      	bcc.n	800bb40 <__lshift+0xa4>
 800bb36:	1b13      	subs	r3, r2, r4
 800bb38:	3b15      	subs	r3, #21
 800bb3a:	089b      	lsrs	r3, r3, #2
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	50c8      	str	r0, [r1, r3]
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d002      	beq.n	800bb4c <__lshift+0xb0>
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	3302      	adds	r3, #2
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	9b00      	ldr	r3, [sp, #0]
 800bb4e:	9802      	ldr	r0, [sp, #8]
 800bb50:	3b01      	subs	r3, #1
 800bb52:	0021      	movs	r1, r4
 800bb54:	612b      	str	r3, [r5, #16]
 800bb56:	f7ff fdc3 	bl	800b6e0 <_Bfree>
 800bb5a:	0028      	movs	r0, r5
 800bb5c:	b005      	add	sp, #20
 800bb5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb60:	cb01      	ldmia	r3!, {r0}
 800bb62:	c101      	stmia	r1!, {r0}
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d8fb      	bhi.n	800bb60 <__lshift+0xc4>
 800bb68:	e7f0      	b.n	800bb4c <__lshift+0xb0>
 800bb6a:	46c0      	nop			@ (mov r8, r8)
 800bb6c:	0800c88c 	.word	0x0800c88c
 800bb70:	0800c89d 	.word	0x0800c89d

0800bb74 <__mcmp>:
 800bb74:	b530      	push	{r4, r5, lr}
 800bb76:	690b      	ldr	r3, [r1, #16]
 800bb78:	6904      	ldr	r4, [r0, #16]
 800bb7a:	0002      	movs	r2, r0
 800bb7c:	1ae0      	subs	r0, r4, r3
 800bb7e:	429c      	cmp	r4, r3
 800bb80:	d10f      	bne.n	800bba2 <__mcmp+0x2e>
 800bb82:	3214      	adds	r2, #20
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	3114      	adds	r1, #20
 800bb88:	0014      	movs	r4, r2
 800bb8a:	18c9      	adds	r1, r1, r3
 800bb8c:	18d2      	adds	r2, r2, r3
 800bb8e:	3a04      	subs	r2, #4
 800bb90:	3904      	subs	r1, #4
 800bb92:	6815      	ldr	r5, [r2, #0]
 800bb94:	680b      	ldr	r3, [r1, #0]
 800bb96:	429d      	cmp	r5, r3
 800bb98:	d004      	beq.n	800bba4 <__mcmp+0x30>
 800bb9a:	2001      	movs	r0, #1
 800bb9c:	429d      	cmp	r5, r3
 800bb9e:	d200      	bcs.n	800bba2 <__mcmp+0x2e>
 800bba0:	3802      	subs	r0, #2
 800bba2:	bd30      	pop	{r4, r5, pc}
 800bba4:	4294      	cmp	r4, r2
 800bba6:	d3f2      	bcc.n	800bb8e <__mcmp+0x1a>
 800bba8:	e7fb      	b.n	800bba2 <__mcmp+0x2e>
	...

0800bbac <__mdiff>:
 800bbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbae:	000c      	movs	r4, r1
 800bbb0:	b087      	sub	sp, #28
 800bbb2:	9000      	str	r0, [sp, #0]
 800bbb4:	0011      	movs	r1, r2
 800bbb6:	0020      	movs	r0, r4
 800bbb8:	0017      	movs	r7, r2
 800bbba:	f7ff ffdb 	bl	800bb74 <__mcmp>
 800bbbe:	1e05      	subs	r5, r0, #0
 800bbc0:	d110      	bne.n	800bbe4 <__mdiff+0x38>
 800bbc2:	0001      	movs	r1, r0
 800bbc4:	9800      	ldr	r0, [sp, #0]
 800bbc6:	f7ff fd47 	bl	800b658 <_Balloc>
 800bbca:	1e02      	subs	r2, r0, #0
 800bbcc:	d104      	bne.n	800bbd8 <__mdiff+0x2c>
 800bbce:	4b40      	ldr	r3, [pc, #256]	@ (800bcd0 <__mdiff+0x124>)
 800bbd0:	4840      	ldr	r0, [pc, #256]	@ (800bcd4 <__mdiff+0x128>)
 800bbd2:	4941      	ldr	r1, [pc, #260]	@ (800bcd8 <__mdiff+0x12c>)
 800bbd4:	f000 fb96 	bl	800c304 <__assert_func>
 800bbd8:	2301      	movs	r3, #1
 800bbda:	6145      	str	r5, [r0, #20]
 800bbdc:	6103      	str	r3, [r0, #16]
 800bbde:	0010      	movs	r0, r2
 800bbe0:	b007      	add	sp, #28
 800bbe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbe4:	2600      	movs	r6, #0
 800bbe6:	42b0      	cmp	r0, r6
 800bbe8:	da03      	bge.n	800bbf2 <__mdiff+0x46>
 800bbea:	0023      	movs	r3, r4
 800bbec:	003c      	movs	r4, r7
 800bbee:	001f      	movs	r7, r3
 800bbf0:	3601      	adds	r6, #1
 800bbf2:	6861      	ldr	r1, [r4, #4]
 800bbf4:	9800      	ldr	r0, [sp, #0]
 800bbf6:	f7ff fd2f 	bl	800b658 <_Balloc>
 800bbfa:	1e02      	subs	r2, r0, #0
 800bbfc:	d103      	bne.n	800bc06 <__mdiff+0x5a>
 800bbfe:	4b34      	ldr	r3, [pc, #208]	@ (800bcd0 <__mdiff+0x124>)
 800bc00:	4834      	ldr	r0, [pc, #208]	@ (800bcd4 <__mdiff+0x128>)
 800bc02:	4936      	ldr	r1, [pc, #216]	@ (800bcdc <__mdiff+0x130>)
 800bc04:	e7e6      	b.n	800bbd4 <__mdiff+0x28>
 800bc06:	6923      	ldr	r3, [r4, #16]
 800bc08:	3414      	adds	r4, #20
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	18e3      	adds	r3, r4, r3
 800bc10:	0021      	movs	r1, r4
 800bc12:	9401      	str	r4, [sp, #4]
 800bc14:	003c      	movs	r4, r7
 800bc16:	9302      	str	r3, [sp, #8]
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	3414      	adds	r4, #20
 800bc1c:	009b      	lsls	r3, r3, #2
 800bc1e:	18e3      	adds	r3, r4, r3
 800bc20:	9303      	str	r3, [sp, #12]
 800bc22:	0003      	movs	r3, r0
 800bc24:	60c6      	str	r6, [r0, #12]
 800bc26:	468c      	mov	ip, r1
 800bc28:	2000      	movs	r0, #0
 800bc2a:	3314      	adds	r3, #20
 800bc2c:	9304      	str	r3, [sp, #16]
 800bc2e:	9305      	str	r3, [sp, #20]
 800bc30:	4663      	mov	r3, ip
 800bc32:	cb20      	ldmia	r3!, {r5}
 800bc34:	b2a9      	uxth	r1, r5
 800bc36:	000e      	movs	r6, r1
 800bc38:	469c      	mov	ip, r3
 800bc3a:	cc08      	ldmia	r4!, {r3}
 800bc3c:	0c2d      	lsrs	r5, r5, #16
 800bc3e:	b299      	uxth	r1, r3
 800bc40:	1a71      	subs	r1, r6, r1
 800bc42:	1809      	adds	r1, r1, r0
 800bc44:	0c1b      	lsrs	r3, r3, #16
 800bc46:	1408      	asrs	r0, r1, #16
 800bc48:	1aeb      	subs	r3, r5, r3
 800bc4a:	181b      	adds	r3, r3, r0
 800bc4c:	1418      	asrs	r0, r3, #16
 800bc4e:	b289      	uxth	r1, r1
 800bc50:	041b      	lsls	r3, r3, #16
 800bc52:	4319      	orrs	r1, r3
 800bc54:	9b05      	ldr	r3, [sp, #20]
 800bc56:	c302      	stmia	r3!, {r1}
 800bc58:	9305      	str	r3, [sp, #20]
 800bc5a:	9b03      	ldr	r3, [sp, #12]
 800bc5c:	42a3      	cmp	r3, r4
 800bc5e:	d8e7      	bhi.n	800bc30 <__mdiff+0x84>
 800bc60:	0039      	movs	r1, r7
 800bc62:	9c03      	ldr	r4, [sp, #12]
 800bc64:	3115      	adds	r1, #21
 800bc66:	2304      	movs	r3, #4
 800bc68:	428c      	cmp	r4, r1
 800bc6a:	d304      	bcc.n	800bc76 <__mdiff+0xca>
 800bc6c:	1be3      	subs	r3, r4, r7
 800bc6e:	3b15      	subs	r3, #21
 800bc70:	089b      	lsrs	r3, r3, #2
 800bc72:	3301      	adds	r3, #1
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	9901      	ldr	r1, [sp, #4]
 800bc78:	18cd      	adds	r5, r1, r3
 800bc7a:	9904      	ldr	r1, [sp, #16]
 800bc7c:	002e      	movs	r6, r5
 800bc7e:	18cb      	adds	r3, r1, r3
 800bc80:	001f      	movs	r7, r3
 800bc82:	9902      	ldr	r1, [sp, #8]
 800bc84:	428e      	cmp	r6, r1
 800bc86:	d311      	bcc.n	800bcac <__mdiff+0x100>
 800bc88:	9c02      	ldr	r4, [sp, #8]
 800bc8a:	1ee9      	subs	r1, r5, #3
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	428c      	cmp	r4, r1
 800bc90:	d304      	bcc.n	800bc9c <__mdiff+0xf0>
 800bc92:	0021      	movs	r1, r4
 800bc94:	3103      	adds	r1, #3
 800bc96:	1b49      	subs	r1, r1, r5
 800bc98:	0889      	lsrs	r1, r1, #2
 800bc9a:	0088      	lsls	r0, r1, #2
 800bc9c:	181b      	adds	r3, r3, r0
 800bc9e:	3b04      	subs	r3, #4
 800bca0:	6819      	ldr	r1, [r3, #0]
 800bca2:	2900      	cmp	r1, #0
 800bca4:	d010      	beq.n	800bcc8 <__mdiff+0x11c>
 800bca6:	9b00      	ldr	r3, [sp, #0]
 800bca8:	6113      	str	r3, [r2, #16]
 800bcaa:	e798      	b.n	800bbde <__mdiff+0x32>
 800bcac:	4684      	mov	ip, r0
 800bcae:	ce02      	ldmia	r6!, {r1}
 800bcb0:	b288      	uxth	r0, r1
 800bcb2:	4460      	add	r0, ip
 800bcb4:	1400      	asrs	r0, r0, #16
 800bcb6:	0c0c      	lsrs	r4, r1, #16
 800bcb8:	1904      	adds	r4, r0, r4
 800bcba:	4461      	add	r1, ip
 800bcbc:	1420      	asrs	r0, r4, #16
 800bcbe:	b289      	uxth	r1, r1
 800bcc0:	0424      	lsls	r4, r4, #16
 800bcc2:	4321      	orrs	r1, r4
 800bcc4:	c702      	stmia	r7!, {r1}
 800bcc6:	e7dc      	b.n	800bc82 <__mdiff+0xd6>
 800bcc8:	9900      	ldr	r1, [sp, #0]
 800bcca:	3901      	subs	r1, #1
 800bccc:	9100      	str	r1, [sp, #0]
 800bcce:	e7e6      	b.n	800bc9e <__mdiff+0xf2>
 800bcd0:	0800c88c 	.word	0x0800c88c
 800bcd4:	0800c89d 	.word	0x0800c89d
 800bcd8:	00000237 	.word	0x00000237
 800bcdc:	00000245 	.word	0x00000245

0800bce0 <__d2b>:
 800bce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bce2:	2101      	movs	r1, #1
 800bce4:	0016      	movs	r6, r2
 800bce6:	001f      	movs	r7, r3
 800bce8:	f7ff fcb6 	bl	800b658 <_Balloc>
 800bcec:	1e04      	subs	r4, r0, #0
 800bcee:	d105      	bne.n	800bcfc <__d2b+0x1c>
 800bcf0:	0022      	movs	r2, r4
 800bcf2:	4b25      	ldr	r3, [pc, #148]	@ (800bd88 <__d2b+0xa8>)
 800bcf4:	4825      	ldr	r0, [pc, #148]	@ (800bd8c <__d2b+0xac>)
 800bcf6:	4926      	ldr	r1, [pc, #152]	@ (800bd90 <__d2b+0xb0>)
 800bcf8:	f000 fb04 	bl	800c304 <__assert_func>
 800bcfc:	033b      	lsls	r3, r7, #12
 800bcfe:	007d      	lsls	r5, r7, #1
 800bd00:	0b1b      	lsrs	r3, r3, #12
 800bd02:	0d6d      	lsrs	r5, r5, #21
 800bd04:	d002      	beq.n	800bd0c <__d2b+0x2c>
 800bd06:	2280      	movs	r2, #128	@ 0x80
 800bd08:	0352      	lsls	r2, r2, #13
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	9301      	str	r3, [sp, #4]
 800bd0e:	2e00      	cmp	r6, #0
 800bd10:	d025      	beq.n	800bd5e <__d2b+0x7e>
 800bd12:	4668      	mov	r0, sp
 800bd14:	9600      	str	r6, [sp, #0]
 800bd16:	f7ff fd6c 	bl	800b7f2 <__lo0bits>
 800bd1a:	9b01      	ldr	r3, [sp, #4]
 800bd1c:	9900      	ldr	r1, [sp, #0]
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d01b      	beq.n	800bd5a <__d2b+0x7a>
 800bd22:	2220      	movs	r2, #32
 800bd24:	001e      	movs	r6, r3
 800bd26:	1a12      	subs	r2, r2, r0
 800bd28:	4096      	lsls	r6, r2
 800bd2a:	0032      	movs	r2, r6
 800bd2c:	40c3      	lsrs	r3, r0
 800bd2e:	430a      	orrs	r2, r1
 800bd30:	6162      	str	r2, [r4, #20]
 800bd32:	9301      	str	r3, [sp, #4]
 800bd34:	9e01      	ldr	r6, [sp, #4]
 800bd36:	61a6      	str	r6, [r4, #24]
 800bd38:	1e73      	subs	r3, r6, #1
 800bd3a:	419e      	sbcs	r6, r3
 800bd3c:	3601      	adds	r6, #1
 800bd3e:	6126      	str	r6, [r4, #16]
 800bd40:	2d00      	cmp	r5, #0
 800bd42:	d014      	beq.n	800bd6e <__d2b+0x8e>
 800bd44:	2635      	movs	r6, #53	@ 0x35
 800bd46:	4b13      	ldr	r3, [pc, #76]	@ (800bd94 <__d2b+0xb4>)
 800bd48:	18ed      	adds	r5, r5, r3
 800bd4a:	9b08      	ldr	r3, [sp, #32]
 800bd4c:	182d      	adds	r5, r5, r0
 800bd4e:	601d      	str	r5, [r3, #0]
 800bd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd52:	1a36      	subs	r6, r6, r0
 800bd54:	601e      	str	r6, [r3, #0]
 800bd56:	0020      	movs	r0, r4
 800bd58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bd5a:	6161      	str	r1, [r4, #20]
 800bd5c:	e7ea      	b.n	800bd34 <__d2b+0x54>
 800bd5e:	a801      	add	r0, sp, #4
 800bd60:	f7ff fd47 	bl	800b7f2 <__lo0bits>
 800bd64:	9b01      	ldr	r3, [sp, #4]
 800bd66:	2601      	movs	r6, #1
 800bd68:	6163      	str	r3, [r4, #20]
 800bd6a:	3020      	adds	r0, #32
 800bd6c:	e7e7      	b.n	800bd3e <__d2b+0x5e>
 800bd6e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd98 <__d2b+0xb8>)
 800bd70:	18c0      	adds	r0, r0, r3
 800bd72:	9b08      	ldr	r3, [sp, #32]
 800bd74:	6018      	str	r0, [r3, #0]
 800bd76:	4b09      	ldr	r3, [pc, #36]	@ (800bd9c <__d2b+0xbc>)
 800bd78:	18f3      	adds	r3, r6, r3
 800bd7a:	009b      	lsls	r3, r3, #2
 800bd7c:	18e3      	adds	r3, r4, r3
 800bd7e:	6958      	ldr	r0, [r3, #20]
 800bd80:	f7ff fd16 	bl	800b7b0 <__hi0bits>
 800bd84:	0176      	lsls	r6, r6, #5
 800bd86:	e7e3      	b.n	800bd50 <__d2b+0x70>
 800bd88:	0800c88c 	.word	0x0800c88c
 800bd8c:	0800c89d 	.word	0x0800c89d
 800bd90:	0000030f 	.word	0x0000030f
 800bd94:	fffffbcd 	.word	0xfffffbcd
 800bd98:	fffffbce 	.word	0xfffffbce
 800bd9c:	3fffffff 	.word	0x3fffffff

0800bda0 <__sfputc_r>:
 800bda0:	6893      	ldr	r3, [r2, #8]
 800bda2:	b510      	push	{r4, lr}
 800bda4:	3b01      	subs	r3, #1
 800bda6:	6093      	str	r3, [r2, #8]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	da04      	bge.n	800bdb6 <__sfputc_r+0x16>
 800bdac:	6994      	ldr	r4, [r2, #24]
 800bdae:	42a3      	cmp	r3, r4
 800bdb0:	db07      	blt.n	800bdc2 <__sfputc_r+0x22>
 800bdb2:	290a      	cmp	r1, #10
 800bdb4:	d005      	beq.n	800bdc2 <__sfputc_r+0x22>
 800bdb6:	6813      	ldr	r3, [r2, #0]
 800bdb8:	1c58      	adds	r0, r3, #1
 800bdba:	6010      	str	r0, [r2, #0]
 800bdbc:	7019      	strb	r1, [r3, #0]
 800bdbe:	0008      	movs	r0, r1
 800bdc0:	bd10      	pop	{r4, pc}
 800bdc2:	f000 f9e2 	bl	800c18a <__swbuf_r>
 800bdc6:	0001      	movs	r1, r0
 800bdc8:	e7f9      	b.n	800bdbe <__sfputc_r+0x1e>

0800bdca <__sfputs_r>:
 800bdca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdcc:	0006      	movs	r6, r0
 800bdce:	000f      	movs	r7, r1
 800bdd0:	0014      	movs	r4, r2
 800bdd2:	18d5      	adds	r5, r2, r3
 800bdd4:	42ac      	cmp	r4, r5
 800bdd6:	d101      	bne.n	800bddc <__sfputs_r+0x12>
 800bdd8:	2000      	movs	r0, #0
 800bdda:	e007      	b.n	800bdec <__sfputs_r+0x22>
 800bddc:	7821      	ldrb	r1, [r4, #0]
 800bdde:	003a      	movs	r2, r7
 800bde0:	0030      	movs	r0, r6
 800bde2:	f7ff ffdd 	bl	800bda0 <__sfputc_r>
 800bde6:	3401      	adds	r4, #1
 800bde8:	1c43      	adds	r3, r0, #1
 800bdea:	d1f3      	bne.n	800bdd4 <__sfputs_r+0xa>
 800bdec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bdf0 <_vfiprintf_r>:
 800bdf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdf2:	b0a1      	sub	sp, #132	@ 0x84
 800bdf4:	000f      	movs	r7, r1
 800bdf6:	0015      	movs	r5, r2
 800bdf8:	001e      	movs	r6, r3
 800bdfa:	9003      	str	r0, [sp, #12]
 800bdfc:	2800      	cmp	r0, #0
 800bdfe:	d004      	beq.n	800be0a <_vfiprintf_r+0x1a>
 800be00:	6a03      	ldr	r3, [r0, #32]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d101      	bne.n	800be0a <_vfiprintf_r+0x1a>
 800be06:	f7fe fb8d 	bl	800a524 <__sinit>
 800be0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be0c:	07db      	lsls	r3, r3, #31
 800be0e:	d405      	bmi.n	800be1c <_vfiprintf_r+0x2c>
 800be10:	89bb      	ldrh	r3, [r7, #12]
 800be12:	059b      	lsls	r3, r3, #22
 800be14:	d402      	bmi.n	800be1c <_vfiprintf_r+0x2c>
 800be16:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800be18:	f7fe fc89 	bl	800a72e <__retarget_lock_acquire_recursive>
 800be1c:	89bb      	ldrh	r3, [r7, #12]
 800be1e:	071b      	lsls	r3, r3, #28
 800be20:	d502      	bpl.n	800be28 <_vfiprintf_r+0x38>
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d113      	bne.n	800be50 <_vfiprintf_r+0x60>
 800be28:	0039      	movs	r1, r7
 800be2a:	9803      	ldr	r0, [sp, #12]
 800be2c:	f000 f9f0 	bl	800c210 <__swsetup_r>
 800be30:	2800      	cmp	r0, #0
 800be32:	d00d      	beq.n	800be50 <_vfiprintf_r+0x60>
 800be34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be36:	07db      	lsls	r3, r3, #31
 800be38:	d503      	bpl.n	800be42 <_vfiprintf_r+0x52>
 800be3a:	2001      	movs	r0, #1
 800be3c:	4240      	negs	r0, r0
 800be3e:	b021      	add	sp, #132	@ 0x84
 800be40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be42:	89bb      	ldrh	r3, [r7, #12]
 800be44:	059b      	lsls	r3, r3, #22
 800be46:	d4f8      	bmi.n	800be3a <_vfiprintf_r+0x4a>
 800be48:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800be4a:	f7fe fc71 	bl	800a730 <__retarget_lock_release_recursive>
 800be4e:	e7f4      	b.n	800be3a <_vfiprintf_r+0x4a>
 800be50:	2300      	movs	r3, #0
 800be52:	ac08      	add	r4, sp, #32
 800be54:	6163      	str	r3, [r4, #20]
 800be56:	3320      	adds	r3, #32
 800be58:	7663      	strb	r3, [r4, #25]
 800be5a:	3310      	adds	r3, #16
 800be5c:	76a3      	strb	r3, [r4, #26]
 800be5e:	9607      	str	r6, [sp, #28]
 800be60:	002e      	movs	r6, r5
 800be62:	7833      	ldrb	r3, [r6, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d001      	beq.n	800be6c <_vfiprintf_r+0x7c>
 800be68:	2b25      	cmp	r3, #37	@ 0x25
 800be6a:	d148      	bne.n	800befe <_vfiprintf_r+0x10e>
 800be6c:	1b73      	subs	r3, r6, r5
 800be6e:	9305      	str	r3, [sp, #20]
 800be70:	42ae      	cmp	r6, r5
 800be72:	d00b      	beq.n	800be8c <_vfiprintf_r+0x9c>
 800be74:	002a      	movs	r2, r5
 800be76:	0039      	movs	r1, r7
 800be78:	9803      	ldr	r0, [sp, #12]
 800be7a:	f7ff ffa6 	bl	800bdca <__sfputs_r>
 800be7e:	3001      	adds	r0, #1
 800be80:	d100      	bne.n	800be84 <_vfiprintf_r+0x94>
 800be82:	e0ae      	b.n	800bfe2 <_vfiprintf_r+0x1f2>
 800be84:	6963      	ldr	r3, [r4, #20]
 800be86:	9a05      	ldr	r2, [sp, #20]
 800be88:	189b      	adds	r3, r3, r2
 800be8a:	6163      	str	r3, [r4, #20]
 800be8c:	7833      	ldrb	r3, [r6, #0]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d100      	bne.n	800be94 <_vfiprintf_r+0xa4>
 800be92:	e0a6      	b.n	800bfe2 <_vfiprintf_r+0x1f2>
 800be94:	2201      	movs	r2, #1
 800be96:	2300      	movs	r3, #0
 800be98:	4252      	negs	r2, r2
 800be9a:	6062      	str	r2, [r4, #4]
 800be9c:	a904      	add	r1, sp, #16
 800be9e:	3254      	adds	r2, #84	@ 0x54
 800bea0:	1852      	adds	r2, r2, r1
 800bea2:	1c75      	adds	r5, r6, #1
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	60e3      	str	r3, [r4, #12]
 800bea8:	60a3      	str	r3, [r4, #8]
 800beaa:	7013      	strb	r3, [r2, #0]
 800beac:	65a3      	str	r3, [r4, #88]	@ 0x58
 800beae:	4b59      	ldr	r3, [pc, #356]	@ (800c014 <_vfiprintf_r+0x224>)
 800beb0:	2205      	movs	r2, #5
 800beb2:	0018      	movs	r0, r3
 800beb4:	7829      	ldrb	r1, [r5, #0]
 800beb6:	9305      	str	r3, [sp, #20]
 800beb8:	f7fe fc3b 	bl	800a732 <memchr>
 800bebc:	1c6e      	adds	r6, r5, #1
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d11f      	bne.n	800bf02 <_vfiprintf_r+0x112>
 800bec2:	6822      	ldr	r2, [r4, #0]
 800bec4:	06d3      	lsls	r3, r2, #27
 800bec6:	d504      	bpl.n	800bed2 <_vfiprintf_r+0xe2>
 800bec8:	2353      	movs	r3, #83	@ 0x53
 800beca:	a904      	add	r1, sp, #16
 800becc:	185b      	adds	r3, r3, r1
 800bece:	2120      	movs	r1, #32
 800bed0:	7019      	strb	r1, [r3, #0]
 800bed2:	0713      	lsls	r3, r2, #28
 800bed4:	d504      	bpl.n	800bee0 <_vfiprintf_r+0xf0>
 800bed6:	2353      	movs	r3, #83	@ 0x53
 800bed8:	a904      	add	r1, sp, #16
 800beda:	185b      	adds	r3, r3, r1
 800bedc:	212b      	movs	r1, #43	@ 0x2b
 800bede:	7019      	strb	r1, [r3, #0]
 800bee0:	782b      	ldrb	r3, [r5, #0]
 800bee2:	2b2a      	cmp	r3, #42	@ 0x2a
 800bee4:	d016      	beq.n	800bf14 <_vfiprintf_r+0x124>
 800bee6:	002e      	movs	r6, r5
 800bee8:	2100      	movs	r1, #0
 800beea:	200a      	movs	r0, #10
 800beec:	68e3      	ldr	r3, [r4, #12]
 800beee:	7832      	ldrb	r2, [r6, #0]
 800bef0:	1c75      	adds	r5, r6, #1
 800bef2:	3a30      	subs	r2, #48	@ 0x30
 800bef4:	2a09      	cmp	r2, #9
 800bef6:	d950      	bls.n	800bf9a <_vfiprintf_r+0x1aa>
 800bef8:	2900      	cmp	r1, #0
 800befa:	d111      	bne.n	800bf20 <_vfiprintf_r+0x130>
 800befc:	e017      	b.n	800bf2e <_vfiprintf_r+0x13e>
 800befe:	3601      	adds	r6, #1
 800bf00:	e7af      	b.n	800be62 <_vfiprintf_r+0x72>
 800bf02:	9b05      	ldr	r3, [sp, #20]
 800bf04:	6822      	ldr	r2, [r4, #0]
 800bf06:	1ac0      	subs	r0, r0, r3
 800bf08:	2301      	movs	r3, #1
 800bf0a:	4083      	lsls	r3, r0
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	0035      	movs	r5, r6
 800bf10:	6023      	str	r3, [r4, #0]
 800bf12:	e7cc      	b.n	800beae <_vfiprintf_r+0xbe>
 800bf14:	9b07      	ldr	r3, [sp, #28]
 800bf16:	1d19      	adds	r1, r3, #4
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	9107      	str	r1, [sp, #28]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	db01      	blt.n	800bf24 <_vfiprintf_r+0x134>
 800bf20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf22:	e004      	b.n	800bf2e <_vfiprintf_r+0x13e>
 800bf24:	425b      	negs	r3, r3
 800bf26:	60e3      	str	r3, [r4, #12]
 800bf28:	2302      	movs	r3, #2
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	7833      	ldrb	r3, [r6, #0]
 800bf30:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf32:	d10c      	bne.n	800bf4e <_vfiprintf_r+0x15e>
 800bf34:	7873      	ldrb	r3, [r6, #1]
 800bf36:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf38:	d134      	bne.n	800bfa4 <_vfiprintf_r+0x1b4>
 800bf3a:	9b07      	ldr	r3, [sp, #28]
 800bf3c:	3602      	adds	r6, #2
 800bf3e:	1d1a      	adds	r2, r3, #4
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	9207      	str	r2, [sp, #28]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	da01      	bge.n	800bf4c <_vfiprintf_r+0x15c>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	425b      	negs	r3, r3
 800bf4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf4e:	4d32      	ldr	r5, [pc, #200]	@ (800c018 <_vfiprintf_r+0x228>)
 800bf50:	2203      	movs	r2, #3
 800bf52:	0028      	movs	r0, r5
 800bf54:	7831      	ldrb	r1, [r6, #0]
 800bf56:	f7fe fbec 	bl	800a732 <memchr>
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d006      	beq.n	800bf6c <_vfiprintf_r+0x17c>
 800bf5e:	2340      	movs	r3, #64	@ 0x40
 800bf60:	1b40      	subs	r0, r0, r5
 800bf62:	4083      	lsls	r3, r0
 800bf64:	6822      	ldr	r2, [r4, #0]
 800bf66:	3601      	adds	r6, #1
 800bf68:	4313      	orrs	r3, r2
 800bf6a:	6023      	str	r3, [r4, #0]
 800bf6c:	7831      	ldrb	r1, [r6, #0]
 800bf6e:	2206      	movs	r2, #6
 800bf70:	482a      	ldr	r0, [pc, #168]	@ (800c01c <_vfiprintf_r+0x22c>)
 800bf72:	1c75      	adds	r5, r6, #1
 800bf74:	7621      	strb	r1, [r4, #24]
 800bf76:	f7fe fbdc 	bl	800a732 <memchr>
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	d040      	beq.n	800c000 <_vfiprintf_r+0x210>
 800bf7e:	4b28      	ldr	r3, [pc, #160]	@ (800c020 <_vfiprintf_r+0x230>)
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d122      	bne.n	800bfca <_vfiprintf_r+0x1da>
 800bf84:	2207      	movs	r2, #7
 800bf86:	9b07      	ldr	r3, [sp, #28]
 800bf88:	3307      	adds	r3, #7
 800bf8a:	4393      	bics	r3, r2
 800bf8c:	3308      	adds	r3, #8
 800bf8e:	9307      	str	r3, [sp, #28]
 800bf90:	6963      	ldr	r3, [r4, #20]
 800bf92:	9a04      	ldr	r2, [sp, #16]
 800bf94:	189b      	adds	r3, r3, r2
 800bf96:	6163      	str	r3, [r4, #20]
 800bf98:	e762      	b.n	800be60 <_vfiprintf_r+0x70>
 800bf9a:	4343      	muls	r3, r0
 800bf9c:	002e      	movs	r6, r5
 800bf9e:	2101      	movs	r1, #1
 800bfa0:	189b      	adds	r3, r3, r2
 800bfa2:	e7a4      	b.n	800beee <_vfiprintf_r+0xfe>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	200a      	movs	r0, #10
 800bfa8:	0019      	movs	r1, r3
 800bfaa:	3601      	adds	r6, #1
 800bfac:	6063      	str	r3, [r4, #4]
 800bfae:	7832      	ldrb	r2, [r6, #0]
 800bfb0:	1c75      	adds	r5, r6, #1
 800bfb2:	3a30      	subs	r2, #48	@ 0x30
 800bfb4:	2a09      	cmp	r2, #9
 800bfb6:	d903      	bls.n	800bfc0 <_vfiprintf_r+0x1d0>
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d0c8      	beq.n	800bf4e <_vfiprintf_r+0x15e>
 800bfbc:	9109      	str	r1, [sp, #36]	@ 0x24
 800bfbe:	e7c6      	b.n	800bf4e <_vfiprintf_r+0x15e>
 800bfc0:	4341      	muls	r1, r0
 800bfc2:	002e      	movs	r6, r5
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	1889      	adds	r1, r1, r2
 800bfc8:	e7f1      	b.n	800bfae <_vfiprintf_r+0x1be>
 800bfca:	aa07      	add	r2, sp, #28
 800bfcc:	9200      	str	r2, [sp, #0]
 800bfce:	0021      	movs	r1, r4
 800bfd0:	003a      	movs	r2, r7
 800bfd2:	4b14      	ldr	r3, [pc, #80]	@ (800c024 <_vfiprintf_r+0x234>)
 800bfd4:	9803      	ldr	r0, [sp, #12]
 800bfd6:	f7fd fe59 	bl	8009c8c <_printf_float>
 800bfda:	9004      	str	r0, [sp, #16]
 800bfdc:	9b04      	ldr	r3, [sp, #16]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	d1d6      	bne.n	800bf90 <_vfiprintf_r+0x1a0>
 800bfe2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bfe4:	07db      	lsls	r3, r3, #31
 800bfe6:	d405      	bmi.n	800bff4 <_vfiprintf_r+0x204>
 800bfe8:	89bb      	ldrh	r3, [r7, #12]
 800bfea:	059b      	lsls	r3, r3, #22
 800bfec:	d402      	bmi.n	800bff4 <_vfiprintf_r+0x204>
 800bfee:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bff0:	f7fe fb9e 	bl	800a730 <__retarget_lock_release_recursive>
 800bff4:	89bb      	ldrh	r3, [r7, #12]
 800bff6:	065b      	lsls	r3, r3, #25
 800bff8:	d500      	bpl.n	800bffc <_vfiprintf_r+0x20c>
 800bffa:	e71e      	b.n	800be3a <_vfiprintf_r+0x4a>
 800bffc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800bffe:	e71e      	b.n	800be3e <_vfiprintf_r+0x4e>
 800c000:	aa07      	add	r2, sp, #28
 800c002:	9200      	str	r2, [sp, #0]
 800c004:	0021      	movs	r1, r4
 800c006:	003a      	movs	r2, r7
 800c008:	4b06      	ldr	r3, [pc, #24]	@ (800c024 <_vfiprintf_r+0x234>)
 800c00a:	9803      	ldr	r0, [sp, #12]
 800c00c:	f7fe f8ec 	bl	800a1e8 <_printf_i>
 800c010:	e7e3      	b.n	800bfda <_vfiprintf_r+0x1ea>
 800c012:	46c0      	nop			@ (mov r8, r8)
 800c014:	0800c9f8 	.word	0x0800c9f8
 800c018:	0800c9fe 	.word	0x0800c9fe
 800c01c:	0800ca02 	.word	0x0800ca02
 800c020:	08009c8d 	.word	0x08009c8d
 800c024:	0800bdcb 	.word	0x0800bdcb

0800c028 <__sflush_r>:
 800c028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c02a:	220c      	movs	r2, #12
 800c02c:	5e8b      	ldrsh	r3, [r1, r2]
 800c02e:	0005      	movs	r5, r0
 800c030:	000c      	movs	r4, r1
 800c032:	071a      	lsls	r2, r3, #28
 800c034:	d456      	bmi.n	800c0e4 <__sflush_r+0xbc>
 800c036:	684a      	ldr	r2, [r1, #4]
 800c038:	2a00      	cmp	r2, #0
 800c03a:	dc02      	bgt.n	800c042 <__sflush_r+0x1a>
 800c03c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c03e:	2a00      	cmp	r2, #0
 800c040:	dd4e      	ble.n	800c0e0 <__sflush_r+0xb8>
 800c042:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c044:	2f00      	cmp	r7, #0
 800c046:	d04b      	beq.n	800c0e0 <__sflush_r+0xb8>
 800c048:	2200      	movs	r2, #0
 800c04a:	2080      	movs	r0, #128	@ 0x80
 800c04c:	682e      	ldr	r6, [r5, #0]
 800c04e:	602a      	str	r2, [r5, #0]
 800c050:	001a      	movs	r2, r3
 800c052:	0140      	lsls	r0, r0, #5
 800c054:	6a21      	ldr	r1, [r4, #32]
 800c056:	4002      	ands	r2, r0
 800c058:	4203      	tst	r3, r0
 800c05a:	d033      	beq.n	800c0c4 <__sflush_r+0x9c>
 800c05c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c05e:	89a3      	ldrh	r3, [r4, #12]
 800c060:	075b      	lsls	r3, r3, #29
 800c062:	d506      	bpl.n	800c072 <__sflush_r+0x4a>
 800c064:	6863      	ldr	r3, [r4, #4]
 800c066:	1ad2      	subs	r2, r2, r3
 800c068:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d001      	beq.n	800c072 <__sflush_r+0x4a>
 800c06e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c070:	1ad2      	subs	r2, r2, r3
 800c072:	2300      	movs	r3, #0
 800c074:	0028      	movs	r0, r5
 800c076:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c078:	6a21      	ldr	r1, [r4, #32]
 800c07a:	47b8      	blx	r7
 800c07c:	89a2      	ldrh	r2, [r4, #12]
 800c07e:	1c43      	adds	r3, r0, #1
 800c080:	d106      	bne.n	800c090 <__sflush_r+0x68>
 800c082:	6829      	ldr	r1, [r5, #0]
 800c084:	291d      	cmp	r1, #29
 800c086:	d846      	bhi.n	800c116 <__sflush_r+0xee>
 800c088:	4b29      	ldr	r3, [pc, #164]	@ (800c130 <__sflush_r+0x108>)
 800c08a:	410b      	asrs	r3, r1
 800c08c:	07db      	lsls	r3, r3, #31
 800c08e:	d442      	bmi.n	800c116 <__sflush_r+0xee>
 800c090:	2300      	movs	r3, #0
 800c092:	6063      	str	r3, [r4, #4]
 800c094:	6923      	ldr	r3, [r4, #16]
 800c096:	6023      	str	r3, [r4, #0]
 800c098:	04d2      	lsls	r2, r2, #19
 800c09a:	d505      	bpl.n	800c0a8 <__sflush_r+0x80>
 800c09c:	1c43      	adds	r3, r0, #1
 800c09e:	d102      	bne.n	800c0a6 <__sflush_r+0x7e>
 800c0a0:	682b      	ldr	r3, [r5, #0]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d100      	bne.n	800c0a8 <__sflush_r+0x80>
 800c0a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c0a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0aa:	602e      	str	r6, [r5, #0]
 800c0ac:	2900      	cmp	r1, #0
 800c0ae:	d017      	beq.n	800c0e0 <__sflush_r+0xb8>
 800c0b0:	0023      	movs	r3, r4
 800c0b2:	3344      	adds	r3, #68	@ 0x44
 800c0b4:	4299      	cmp	r1, r3
 800c0b6:	d002      	beq.n	800c0be <__sflush_r+0x96>
 800c0b8:	0028      	movs	r0, r5
 800c0ba:	f7ff f9c7 	bl	800b44c <_free_r>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0c2:	e00d      	b.n	800c0e0 <__sflush_r+0xb8>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	0028      	movs	r0, r5
 800c0c8:	47b8      	blx	r7
 800c0ca:	0002      	movs	r2, r0
 800c0cc:	1c43      	adds	r3, r0, #1
 800c0ce:	d1c6      	bne.n	800c05e <__sflush_r+0x36>
 800c0d0:	682b      	ldr	r3, [r5, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d0c3      	beq.n	800c05e <__sflush_r+0x36>
 800c0d6:	2b1d      	cmp	r3, #29
 800c0d8:	d001      	beq.n	800c0de <__sflush_r+0xb6>
 800c0da:	2b16      	cmp	r3, #22
 800c0dc:	d11a      	bne.n	800c114 <__sflush_r+0xec>
 800c0de:	602e      	str	r6, [r5, #0]
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	e01e      	b.n	800c122 <__sflush_r+0xfa>
 800c0e4:	690e      	ldr	r6, [r1, #16]
 800c0e6:	2e00      	cmp	r6, #0
 800c0e8:	d0fa      	beq.n	800c0e0 <__sflush_r+0xb8>
 800c0ea:	680f      	ldr	r7, [r1, #0]
 800c0ec:	600e      	str	r6, [r1, #0]
 800c0ee:	1bba      	subs	r2, r7, r6
 800c0f0:	9201      	str	r2, [sp, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	079b      	lsls	r3, r3, #30
 800c0f6:	d100      	bne.n	800c0fa <__sflush_r+0xd2>
 800c0f8:	694a      	ldr	r2, [r1, #20]
 800c0fa:	60a2      	str	r2, [r4, #8]
 800c0fc:	9b01      	ldr	r3, [sp, #4]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	ddee      	ble.n	800c0e0 <__sflush_r+0xb8>
 800c102:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c104:	0032      	movs	r2, r6
 800c106:	001f      	movs	r7, r3
 800c108:	0028      	movs	r0, r5
 800c10a:	9b01      	ldr	r3, [sp, #4]
 800c10c:	6a21      	ldr	r1, [r4, #32]
 800c10e:	47b8      	blx	r7
 800c110:	2800      	cmp	r0, #0
 800c112:	dc07      	bgt.n	800c124 <__sflush_r+0xfc>
 800c114:	89a2      	ldrh	r2, [r4, #12]
 800c116:	2340      	movs	r3, #64	@ 0x40
 800c118:	2001      	movs	r0, #1
 800c11a:	4313      	orrs	r3, r2
 800c11c:	b21b      	sxth	r3, r3
 800c11e:	81a3      	strh	r3, [r4, #12]
 800c120:	4240      	negs	r0, r0
 800c122:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c124:	9b01      	ldr	r3, [sp, #4]
 800c126:	1836      	adds	r6, r6, r0
 800c128:	1a1b      	subs	r3, r3, r0
 800c12a:	9301      	str	r3, [sp, #4]
 800c12c:	e7e6      	b.n	800c0fc <__sflush_r+0xd4>
 800c12e:	46c0      	nop			@ (mov r8, r8)
 800c130:	dfbffffe 	.word	0xdfbffffe

0800c134 <_fflush_r>:
 800c134:	690b      	ldr	r3, [r1, #16]
 800c136:	b570      	push	{r4, r5, r6, lr}
 800c138:	0005      	movs	r5, r0
 800c13a:	000c      	movs	r4, r1
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d102      	bne.n	800c146 <_fflush_r+0x12>
 800c140:	2500      	movs	r5, #0
 800c142:	0028      	movs	r0, r5
 800c144:	bd70      	pop	{r4, r5, r6, pc}
 800c146:	2800      	cmp	r0, #0
 800c148:	d004      	beq.n	800c154 <_fflush_r+0x20>
 800c14a:	6a03      	ldr	r3, [r0, #32]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <_fflush_r+0x20>
 800c150:	f7fe f9e8 	bl	800a524 <__sinit>
 800c154:	220c      	movs	r2, #12
 800c156:	5ea3      	ldrsh	r3, [r4, r2]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d0f1      	beq.n	800c140 <_fflush_r+0xc>
 800c15c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c15e:	07d2      	lsls	r2, r2, #31
 800c160:	d404      	bmi.n	800c16c <_fflush_r+0x38>
 800c162:	059b      	lsls	r3, r3, #22
 800c164:	d402      	bmi.n	800c16c <_fflush_r+0x38>
 800c166:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c168:	f7fe fae1 	bl	800a72e <__retarget_lock_acquire_recursive>
 800c16c:	0028      	movs	r0, r5
 800c16e:	0021      	movs	r1, r4
 800c170:	f7ff ff5a 	bl	800c028 <__sflush_r>
 800c174:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c176:	0005      	movs	r5, r0
 800c178:	07db      	lsls	r3, r3, #31
 800c17a:	d4e2      	bmi.n	800c142 <_fflush_r+0xe>
 800c17c:	89a3      	ldrh	r3, [r4, #12]
 800c17e:	059b      	lsls	r3, r3, #22
 800c180:	d4df      	bmi.n	800c142 <_fflush_r+0xe>
 800c182:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c184:	f7fe fad4 	bl	800a730 <__retarget_lock_release_recursive>
 800c188:	e7db      	b.n	800c142 <_fflush_r+0xe>

0800c18a <__swbuf_r>:
 800c18a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c18c:	0006      	movs	r6, r0
 800c18e:	000d      	movs	r5, r1
 800c190:	0014      	movs	r4, r2
 800c192:	2800      	cmp	r0, #0
 800c194:	d004      	beq.n	800c1a0 <__swbuf_r+0x16>
 800c196:	6a03      	ldr	r3, [r0, #32]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d101      	bne.n	800c1a0 <__swbuf_r+0x16>
 800c19c:	f7fe f9c2 	bl	800a524 <__sinit>
 800c1a0:	69a3      	ldr	r3, [r4, #24]
 800c1a2:	60a3      	str	r3, [r4, #8]
 800c1a4:	89a3      	ldrh	r3, [r4, #12]
 800c1a6:	071b      	lsls	r3, r3, #28
 800c1a8:	d502      	bpl.n	800c1b0 <__swbuf_r+0x26>
 800c1aa:	6923      	ldr	r3, [r4, #16]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d109      	bne.n	800c1c4 <__swbuf_r+0x3a>
 800c1b0:	0021      	movs	r1, r4
 800c1b2:	0030      	movs	r0, r6
 800c1b4:	f000 f82c 	bl	800c210 <__swsetup_r>
 800c1b8:	2800      	cmp	r0, #0
 800c1ba:	d003      	beq.n	800c1c4 <__swbuf_r+0x3a>
 800c1bc:	2501      	movs	r5, #1
 800c1be:	426d      	negs	r5, r5
 800c1c0:	0028      	movs	r0, r5
 800c1c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1c4:	6923      	ldr	r3, [r4, #16]
 800c1c6:	6820      	ldr	r0, [r4, #0]
 800c1c8:	b2ef      	uxtb	r7, r5
 800c1ca:	1ac0      	subs	r0, r0, r3
 800c1cc:	6963      	ldr	r3, [r4, #20]
 800c1ce:	b2ed      	uxtb	r5, r5
 800c1d0:	4283      	cmp	r3, r0
 800c1d2:	dc05      	bgt.n	800c1e0 <__swbuf_r+0x56>
 800c1d4:	0021      	movs	r1, r4
 800c1d6:	0030      	movs	r0, r6
 800c1d8:	f7ff ffac 	bl	800c134 <_fflush_r>
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d1ed      	bne.n	800c1bc <__swbuf_r+0x32>
 800c1e0:	68a3      	ldr	r3, [r4, #8]
 800c1e2:	3001      	adds	r0, #1
 800c1e4:	3b01      	subs	r3, #1
 800c1e6:	60a3      	str	r3, [r4, #8]
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	6022      	str	r2, [r4, #0]
 800c1ee:	701f      	strb	r7, [r3, #0]
 800c1f0:	6963      	ldr	r3, [r4, #20]
 800c1f2:	4283      	cmp	r3, r0
 800c1f4:	d004      	beq.n	800c200 <__swbuf_r+0x76>
 800c1f6:	89a3      	ldrh	r3, [r4, #12]
 800c1f8:	07db      	lsls	r3, r3, #31
 800c1fa:	d5e1      	bpl.n	800c1c0 <__swbuf_r+0x36>
 800c1fc:	2d0a      	cmp	r5, #10
 800c1fe:	d1df      	bne.n	800c1c0 <__swbuf_r+0x36>
 800c200:	0021      	movs	r1, r4
 800c202:	0030      	movs	r0, r6
 800c204:	f7ff ff96 	bl	800c134 <_fflush_r>
 800c208:	2800      	cmp	r0, #0
 800c20a:	d0d9      	beq.n	800c1c0 <__swbuf_r+0x36>
 800c20c:	e7d6      	b.n	800c1bc <__swbuf_r+0x32>
	...

0800c210 <__swsetup_r>:
 800c210:	4b2d      	ldr	r3, [pc, #180]	@ (800c2c8 <__swsetup_r+0xb8>)
 800c212:	b570      	push	{r4, r5, r6, lr}
 800c214:	0005      	movs	r5, r0
 800c216:	6818      	ldr	r0, [r3, #0]
 800c218:	000c      	movs	r4, r1
 800c21a:	2800      	cmp	r0, #0
 800c21c:	d004      	beq.n	800c228 <__swsetup_r+0x18>
 800c21e:	6a03      	ldr	r3, [r0, #32]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d101      	bne.n	800c228 <__swsetup_r+0x18>
 800c224:	f7fe f97e 	bl	800a524 <__sinit>
 800c228:	230c      	movs	r3, #12
 800c22a:	5ee2      	ldrsh	r2, [r4, r3]
 800c22c:	0713      	lsls	r3, r2, #28
 800c22e:	d423      	bmi.n	800c278 <__swsetup_r+0x68>
 800c230:	06d3      	lsls	r3, r2, #27
 800c232:	d407      	bmi.n	800c244 <__swsetup_r+0x34>
 800c234:	2309      	movs	r3, #9
 800c236:	602b      	str	r3, [r5, #0]
 800c238:	2340      	movs	r3, #64	@ 0x40
 800c23a:	2001      	movs	r0, #1
 800c23c:	4313      	orrs	r3, r2
 800c23e:	81a3      	strh	r3, [r4, #12]
 800c240:	4240      	negs	r0, r0
 800c242:	e03a      	b.n	800c2ba <__swsetup_r+0xaa>
 800c244:	0752      	lsls	r2, r2, #29
 800c246:	d513      	bpl.n	800c270 <__swsetup_r+0x60>
 800c248:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c24a:	2900      	cmp	r1, #0
 800c24c:	d008      	beq.n	800c260 <__swsetup_r+0x50>
 800c24e:	0023      	movs	r3, r4
 800c250:	3344      	adds	r3, #68	@ 0x44
 800c252:	4299      	cmp	r1, r3
 800c254:	d002      	beq.n	800c25c <__swsetup_r+0x4c>
 800c256:	0028      	movs	r0, r5
 800c258:	f7ff f8f8 	bl	800b44c <_free_r>
 800c25c:	2300      	movs	r3, #0
 800c25e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c260:	2224      	movs	r2, #36	@ 0x24
 800c262:	89a3      	ldrh	r3, [r4, #12]
 800c264:	4393      	bics	r3, r2
 800c266:	81a3      	strh	r3, [r4, #12]
 800c268:	2300      	movs	r3, #0
 800c26a:	6063      	str	r3, [r4, #4]
 800c26c:	6923      	ldr	r3, [r4, #16]
 800c26e:	6023      	str	r3, [r4, #0]
 800c270:	2308      	movs	r3, #8
 800c272:	89a2      	ldrh	r2, [r4, #12]
 800c274:	4313      	orrs	r3, r2
 800c276:	81a3      	strh	r3, [r4, #12]
 800c278:	6923      	ldr	r3, [r4, #16]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10b      	bne.n	800c296 <__swsetup_r+0x86>
 800c27e:	21a0      	movs	r1, #160	@ 0xa0
 800c280:	2280      	movs	r2, #128	@ 0x80
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	0089      	lsls	r1, r1, #2
 800c286:	0092      	lsls	r2, r2, #2
 800c288:	400b      	ands	r3, r1
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d003      	beq.n	800c296 <__swsetup_r+0x86>
 800c28e:	0021      	movs	r1, r4
 800c290:	0028      	movs	r0, r5
 800c292:	f000 f8db 	bl	800c44c <__smakebuf_r>
 800c296:	230c      	movs	r3, #12
 800c298:	5ee2      	ldrsh	r2, [r4, r3]
 800c29a:	2101      	movs	r1, #1
 800c29c:	0013      	movs	r3, r2
 800c29e:	400b      	ands	r3, r1
 800c2a0:	420a      	tst	r2, r1
 800c2a2:	d00b      	beq.n	800c2bc <__swsetup_r+0xac>
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	60a3      	str	r3, [r4, #8]
 800c2a8:	6963      	ldr	r3, [r4, #20]
 800c2aa:	425b      	negs	r3, r3
 800c2ac:	61a3      	str	r3, [r4, #24]
 800c2ae:	2000      	movs	r0, #0
 800c2b0:	6923      	ldr	r3, [r4, #16]
 800c2b2:	4283      	cmp	r3, r0
 800c2b4:	d101      	bne.n	800c2ba <__swsetup_r+0xaa>
 800c2b6:	0613      	lsls	r3, r2, #24
 800c2b8:	d4be      	bmi.n	800c238 <__swsetup_r+0x28>
 800c2ba:	bd70      	pop	{r4, r5, r6, pc}
 800c2bc:	0791      	lsls	r1, r2, #30
 800c2be:	d400      	bmi.n	800c2c2 <__swsetup_r+0xb2>
 800c2c0:	6963      	ldr	r3, [r4, #20]
 800c2c2:	60a3      	str	r3, [r4, #8]
 800c2c4:	e7f3      	b.n	800c2ae <__swsetup_r+0x9e>
 800c2c6:	46c0      	nop			@ (mov r8, r8)
 800c2c8:	20000018 	.word	0x20000018

0800c2cc <_sbrk_r>:
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	b570      	push	{r4, r5, r6, lr}
 800c2d0:	4d06      	ldr	r5, [pc, #24]	@ (800c2ec <_sbrk_r+0x20>)
 800c2d2:	0004      	movs	r4, r0
 800c2d4:	0008      	movs	r0, r1
 800c2d6:	602b      	str	r3, [r5, #0]
 800c2d8:	f7f8 ff1e 	bl	8005118 <_sbrk>
 800c2dc:	1c43      	adds	r3, r0, #1
 800c2de:	d103      	bne.n	800c2e8 <_sbrk_r+0x1c>
 800c2e0:	682b      	ldr	r3, [r5, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d000      	beq.n	800c2e8 <_sbrk_r+0x1c>
 800c2e6:	6023      	str	r3, [r4, #0]
 800c2e8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ea:	46c0      	nop			@ (mov r8, r8)
 800c2ec:	2000058c 	.word	0x2000058c

0800c2f0 <memcpy>:
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	b510      	push	{r4, lr}
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d100      	bne.n	800c2fa <memcpy+0xa>
 800c2f8:	bd10      	pop	{r4, pc}
 800c2fa:	5ccc      	ldrb	r4, [r1, r3]
 800c2fc:	54c4      	strb	r4, [r0, r3]
 800c2fe:	3301      	adds	r3, #1
 800c300:	e7f8      	b.n	800c2f4 <memcpy+0x4>
	...

0800c304 <__assert_func>:
 800c304:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c306:	0014      	movs	r4, r2
 800c308:	001a      	movs	r2, r3
 800c30a:	4b09      	ldr	r3, [pc, #36]	@ (800c330 <__assert_func+0x2c>)
 800c30c:	0005      	movs	r5, r0
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	000e      	movs	r6, r1
 800c312:	68d8      	ldr	r0, [r3, #12]
 800c314:	4b07      	ldr	r3, [pc, #28]	@ (800c334 <__assert_func+0x30>)
 800c316:	2c00      	cmp	r4, #0
 800c318:	d101      	bne.n	800c31e <__assert_func+0x1a>
 800c31a:	4b07      	ldr	r3, [pc, #28]	@ (800c338 <__assert_func+0x34>)
 800c31c:	001c      	movs	r4, r3
 800c31e:	4907      	ldr	r1, [pc, #28]	@ (800c33c <__assert_func+0x38>)
 800c320:	9301      	str	r3, [sp, #4]
 800c322:	9402      	str	r4, [sp, #8]
 800c324:	002b      	movs	r3, r5
 800c326:	9600      	str	r6, [sp, #0]
 800c328:	f000 f856 	bl	800c3d8 <fiprintf>
 800c32c:	f000 f8f4 	bl	800c518 <abort>
 800c330:	20000018 	.word	0x20000018
 800c334:	0800ca13 	.word	0x0800ca13
 800c338:	0800ca4e 	.word	0x0800ca4e
 800c33c:	0800ca20 	.word	0x0800ca20

0800c340 <_calloc_r>:
 800c340:	b570      	push	{r4, r5, r6, lr}
 800c342:	0c0b      	lsrs	r3, r1, #16
 800c344:	0c15      	lsrs	r5, r2, #16
 800c346:	2b00      	cmp	r3, #0
 800c348:	d11e      	bne.n	800c388 <_calloc_r+0x48>
 800c34a:	2d00      	cmp	r5, #0
 800c34c:	d10c      	bne.n	800c368 <_calloc_r+0x28>
 800c34e:	b289      	uxth	r1, r1
 800c350:	b294      	uxth	r4, r2
 800c352:	434c      	muls	r4, r1
 800c354:	0021      	movs	r1, r4
 800c356:	f7ff f8ef 	bl	800b538 <_malloc_r>
 800c35a:	1e05      	subs	r5, r0, #0
 800c35c:	d01a      	beq.n	800c394 <_calloc_r+0x54>
 800c35e:	0022      	movs	r2, r4
 800c360:	2100      	movs	r1, #0
 800c362:	f7fe f95f 	bl	800a624 <memset>
 800c366:	e016      	b.n	800c396 <_calloc_r+0x56>
 800c368:	1c2b      	adds	r3, r5, #0
 800c36a:	1c0c      	adds	r4, r1, #0
 800c36c:	b289      	uxth	r1, r1
 800c36e:	b292      	uxth	r2, r2
 800c370:	434a      	muls	r2, r1
 800c372:	b29b      	uxth	r3, r3
 800c374:	b2a1      	uxth	r1, r4
 800c376:	4359      	muls	r1, r3
 800c378:	0c14      	lsrs	r4, r2, #16
 800c37a:	190c      	adds	r4, r1, r4
 800c37c:	0c23      	lsrs	r3, r4, #16
 800c37e:	d107      	bne.n	800c390 <_calloc_r+0x50>
 800c380:	0424      	lsls	r4, r4, #16
 800c382:	b292      	uxth	r2, r2
 800c384:	4314      	orrs	r4, r2
 800c386:	e7e5      	b.n	800c354 <_calloc_r+0x14>
 800c388:	2d00      	cmp	r5, #0
 800c38a:	d101      	bne.n	800c390 <_calloc_r+0x50>
 800c38c:	1c14      	adds	r4, r2, #0
 800c38e:	e7ed      	b.n	800c36c <_calloc_r+0x2c>
 800c390:	230c      	movs	r3, #12
 800c392:	6003      	str	r3, [r0, #0]
 800c394:	2500      	movs	r5, #0
 800c396:	0028      	movs	r0, r5
 800c398:	bd70      	pop	{r4, r5, r6, pc}

0800c39a <__ascii_mbtowc>:
 800c39a:	b082      	sub	sp, #8
 800c39c:	2900      	cmp	r1, #0
 800c39e:	d100      	bne.n	800c3a2 <__ascii_mbtowc+0x8>
 800c3a0:	a901      	add	r1, sp, #4
 800c3a2:	1e10      	subs	r0, r2, #0
 800c3a4:	d006      	beq.n	800c3b4 <__ascii_mbtowc+0x1a>
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d006      	beq.n	800c3b8 <__ascii_mbtowc+0x1e>
 800c3aa:	7813      	ldrb	r3, [r2, #0]
 800c3ac:	600b      	str	r3, [r1, #0]
 800c3ae:	7810      	ldrb	r0, [r2, #0]
 800c3b0:	1e43      	subs	r3, r0, #1
 800c3b2:	4198      	sbcs	r0, r3
 800c3b4:	b002      	add	sp, #8
 800c3b6:	4770      	bx	lr
 800c3b8:	2002      	movs	r0, #2
 800c3ba:	4240      	negs	r0, r0
 800c3bc:	e7fa      	b.n	800c3b4 <__ascii_mbtowc+0x1a>

0800c3be <__ascii_wctomb>:
 800c3be:	0003      	movs	r3, r0
 800c3c0:	1e08      	subs	r0, r1, #0
 800c3c2:	d005      	beq.n	800c3d0 <__ascii_wctomb+0x12>
 800c3c4:	2aff      	cmp	r2, #255	@ 0xff
 800c3c6:	d904      	bls.n	800c3d2 <__ascii_wctomb+0x14>
 800c3c8:	228a      	movs	r2, #138	@ 0x8a
 800c3ca:	2001      	movs	r0, #1
 800c3cc:	601a      	str	r2, [r3, #0]
 800c3ce:	4240      	negs	r0, r0
 800c3d0:	4770      	bx	lr
 800c3d2:	2001      	movs	r0, #1
 800c3d4:	700a      	strb	r2, [r1, #0]
 800c3d6:	e7fb      	b.n	800c3d0 <__ascii_wctomb+0x12>

0800c3d8 <fiprintf>:
 800c3d8:	b40e      	push	{r1, r2, r3}
 800c3da:	b517      	push	{r0, r1, r2, r4, lr}
 800c3dc:	4c05      	ldr	r4, [pc, #20]	@ (800c3f4 <fiprintf+0x1c>)
 800c3de:	ab05      	add	r3, sp, #20
 800c3e0:	cb04      	ldmia	r3!, {r2}
 800c3e2:	0001      	movs	r1, r0
 800c3e4:	6820      	ldr	r0, [r4, #0]
 800c3e6:	9301      	str	r3, [sp, #4]
 800c3e8:	f7ff fd02 	bl	800bdf0 <_vfiprintf_r>
 800c3ec:	bc1e      	pop	{r1, r2, r3, r4}
 800c3ee:	bc08      	pop	{r3}
 800c3f0:	b003      	add	sp, #12
 800c3f2:	4718      	bx	r3
 800c3f4:	20000018 	.word	0x20000018

0800c3f8 <__swhatbuf_r>:
 800c3f8:	b570      	push	{r4, r5, r6, lr}
 800c3fa:	000e      	movs	r6, r1
 800c3fc:	001d      	movs	r5, r3
 800c3fe:	230e      	movs	r3, #14
 800c400:	5ec9      	ldrsh	r1, [r1, r3]
 800c402:	0014      	movs	r4, r2
 800c404:	b096      	sub	sp, #88	@ 0x58
 800c406:	2900      	cmp	r1, #0
 800c408:	da0c      	bge.n	800c424 <__swhatbuf_r+0x2c>
 800c40a:	89b2      	ldrh	r2, [r6, #12]
 800c40c:	2380      	movs	r3, #128	@ 0x80
 800c40e:	0011      	movs	r1, r2
 800c410:	4019      	ands	r1, r3
 800c412:	421a      	tst	r2, r3
 800c414:	d114      	bne.n	800c440 <__swhatbuf_r+0x48>
 800c416:	2380      	movs	r3, #128	@ 0x80
 800c418:	00db      	lsls	r3, r3, #3
 800c41a:	2000      	movs	r0, #0
 800c41c:	6029      	str	r1, [r5, #0]
 800c41e:	6023      	str	r3, [r4, #0]
 800c420:	b016      	add	sp, #88	@ 0x58
 800c422:	bd70      	pop	{r4, r5, r6, pc}
 800c424:	466a      	mov	r2, sp
 800c426:	f000 f853 	bl	800c4d0 <_fstat_r>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	dbed      	blt.n	800c40a <__swhatbuf_r+0x12>
 800c42e:	23f0      	movs	r3, #240	@ 0xf0
 800c430:	9901      	ldr	r1, [sp, #4]
 800c432:	021b      	lsls	r3, r3, #8
 800c434:	4019      	ands	r1, r3
 800c436:	4b04      	ldr	r3, [pc, #16]	@ (800c448 <__swhatbuf_r+0x50>)
 800c438:	18c9      	adds	r1, r1, r3
 800c43a:	424b      	negs	r3, r1
 800c43c:	4159      	adcs	r1, r3
 800c43e:	e7ea      	b.n	800c416 <__swhatbuf_r+0x1e>
 800c440:	2100      	movs	r1, #0
 800c442:	2340      	movs	r3, #64	@ 0x40
 800c444:	e7e9      	b.n	800c41a <__swhatbuf_r+0x22>
 800c446:	46c0      	nop			@ (mov r8, r8)
 800c448:	ffffe000 	.word	0xffffe000

0800c44c <__smakebuf_r>:
 800c44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c44e:	2602      	movs	r6, #2
 800c450:	898b      	ldrh	r3, [r1, #12]
 800c452:	0005      	movs	r5, r0
 800c454:	000c      	movs	r4, r1
 800c456:	b085      	sub	sp, #20
 800c458:	4233      	tst	r3, r6
 800c45a:	d007      	beq.n	800c46c <__smakebuf_r+0x20>
 800c45c:	0023      	movs	r3, r4
 800c45e:	3347      	adds	r3, #71	@ 0x47
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	6123      	str	r3, [r4, #16]
 800c464:	2301      	movs	r3, #1
 800c466:	6163      	str	r3, [r4, #20]
 800c468:	b005      	add	sp, #20
 800c46a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c46c:	ab03      	add	r3, sp, #12
 800c46e:	aa02      	add	r2, sp, #8
 800c470:	f7ff ffc2 	bl	800c3f8 <__swhatbuf_r>
 800c474:	9f02      	ldr	r7, [sp, #8]
 800c476:	9001      	str	r0, [sp, #4]
 800c478:	0039      	movs	r1, r7
 800c47a:	0028      	movs	r0, r5
 800c47c:	f7ff f85c 	bl	800b538 <_malloc_r>
 800c480:	2800      	cmp	r0, #0
 800c482:	d108      	bne.n	800c496 <__smakebuf_r+0x4a>
 800c484:	220c      	movs	r2, #12
 800c486:	5ea3      	ldrsh	r3, [r4, r2]
 800c488:	059a      	lsls	r2, r3, #22
 800c48a:	d4ed      	bmi.n	800c468 <__smakebuf_r+0x1c>
 800c48c:	2203      	movs	r2, #3
 800c48e:	4393      	bics	r3, r2
 800c490:	431e      	orrs	r6, r3
 800c492:	81a6      	strh	r6, [r4, #12]
 800c494:	e7e2      	b.n	800c45c <__smakebuf_r+0x10>
 800c496:	2380      	movs	r3, #128	@ 0x80
 800c498:	89a2      	ldrh	r2, [r4, #12]
 800c49a:	6020      	str	r0, [r4, #0]
 800c49c:	4313      	orrs	r3, r2
 800c49e:	81a3      	strh	r3, [r4, #12]
 800c4a0:	9b03      	ldr	r3, [sp, #12]
 800c4a2:	6120      	str	r0, [r4, #16]
 800c4a4:	6167      	str	r7, [r4, #20]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d00c      	beq.n	800c4c4 <__smakebuf_r+0x78>
 800c4aa:	0028      	movs	r0, r5
 800c4ac:	230e      	movs	r3, #14
 800c4ae:	5ee1      	ldrsh	r1, [r4, r3]
 800c4b0:	f000 f820 	bl	800c4f4 <_isatty_r>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	d005      	beq.n	800c4c4 <__smakebuf_r+0x78>
 800c4b8:	2303      	movs	r3, #3
 800c4ba:	89a2      	ldrh	r2, [r4, #12]
 800c4bc:	439a      	bics	r2, r3
 800c4be:	3b02      	subs	r3, #2
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	81a3      	strh	r3, [r4, #12]
 800c4c4:	89a3      	ldrh	r3, [r4, #12]
 800c4c6:	9a01      	ldr	r2, [sp, #4]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	81a3      	strh	r3, [r4, #12]
 800c4cc:	e7cc      	b.n	800c468 <__smakebuf_r+0x1c>
	...

0800c4d0 <_fstat_r>:
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	b570      	push	{r4, r5, r6, lr}
 800c4d4:	4d06      	ldr	r5, [pc, #24]	@ (800c4f0 <_fstat_r+0x20>)
 800c4d6:	0004      	movs	r4, r0
 800c4d8:	0008      	movs	r0, r1
 800c4da:	0011      	movs	r1, r2
 800c4dc:	602b      	str	r3, [r5, #0]
 800c4de:	f7f8 fdf9 	bl	80050d4 <_fstat>
 800c4e2:	1c43      	adds	r3, r0, #1
 800c4e4:	d103      	bne.n	800c4ee <_fstat_r+0x1e>
 800c4e6:	682b      	ldr	r3, [r5, #0]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d000      	beq.n	800c4ee <_fstat_r+0x1e>
 800c4ec:	6023      	str	r3, [r4, #0]
 800c4ee:	bd70      	pop	{r4, r5, r6, pc}
 800c4f0:	2000058c 	.word	0x2000058c

0800c4f4 <_isatty_r>:
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	b570      	push	{r4, r5, r6, lr}
 800c4f8:	4d06      	ldr	r5, [pc, #24]	@ (800c514 <_isatty_r+0x20>)
 800c4fa:	0004      	movs	r4, r0
 800c4fc:	0008      	movs	r0, r1
 800c4fe:	602b      	str	r3, [r5, #0]
 800c500:	f7f8 fdf6 	bl	80050f0 <_isatty>
 800c504:	1c43      	adds	r3, r0, #1
 800c506:	d103      	bne.n	800c510 <_isatty_r+0x1c>
 800c508:	682b      	ldr	r3, [r5, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d000      	beq.n	800c510 <_isatty_r+0x1c>
 800c50e:	6023      	str	r3, [r4, #0]
 800c510:	bd70      	pop	{r4, r5, r6, pc}
 800c512:	46c0      	nop			@ (mov r8, r8)
 800c514:	2000058c 	.word	0x2000058c

0800c518 <abort>:
 800c518:	2006      	movs	r0, #6
 800c51a:	b510      	push	{r4, lr}
 800c51c:	f000 f82c 	bl	800c578 <raise>
 800c520:	2001      	movs	r0, #1
 800c522:	f7f8 fd87 	bl	8005034 <_exit>

0800c526 <_raise_r>:
 800c526:	b570      	push	{r4, r5, r6, lr}
 800c528:	0004      	movs	r4, r0
 800c52a:	000d      	movs	r5, r1
 800c52c:	291f      	cmp	r1, #31
 800c52e:	d904      	bls.n	800c53a <_raise_r+0x14>
 800c530:	2316      	movs	r3, #22
 800c532:	6003      	str	r3, [r0, #0]
 800c534:	2001      	movs	r0, #1
 800c536:	4240      	negs	r0, r0
 800c538:	bd70      	pop	{r4, r5, r6, pc}
 800c53a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d004      	beq.n	800c54a <_raise_r+0x24>
 800c540:	008a      	lsls	r2, r1, #2
 800c542:	189b      	adds	r3, r3, r2
 800c544:	681a      	ldr	r2, [r3, #0]
 800c546:	2a00      	cmp	r2, #0
 800c548:	d108      	bne.n	800c55c <_raise_r+0x36>
 800c54a:	0020      	movs	r0, r4
 800c54c:	f000 f830 	bl	800c5b0 <_getpid_r>
 800c550:	002a      	movs	r2, r5
 800c552:	0001      	movs	r1, r0
 800c554:	0020      	movs	r0, r4
 800c556:	f000 f819 	bl	800c58c <_kill_r>
 800c55a:	e7ed      	b.n	800c538 <_raise_r+0x12>
 800c55c:	2a01      	cmp	r2, #1
 800c55e:	d009      	beq.n	800c574 <_raise_r+0x4e>
 800c560:	1c51      	adds	r1, r2, #1
 800c562:	d103      	bne.n	800c56c <_raise_r+0x46>
 800c564:	2316      	movs	r3, #22
 800c566:	6003      	str	r3, [r0, #0]
 800c568:	2001      	movs	r0, #1
 800c56a:	e7e5      	b.n	800c538 <_raise_r+0x12>
 800c56c:	2100      	movs	r1, #0
 800c56e:	0028      	movs	r0, r5
 800c570:	6019      	str	r1, [r3, #0]
 800c572:	4790      	blx	r2
 800c574:	2000      	movs	r0, #0
 800c576:	e7df      	b.n	800c538 <_raise_r+0x12>

0800c578 <raise>:
 800c578:	b510      	push	{r4, lr}
 800c57a:	4b03      	ldr	r3, [pc, #12]	@ (800c588 <raise+0x10>)
 800c57c:	0001      	movs	r1, r0
 800c57e:	6818      	ldr	r0, [r3, #0]
 800c580:	f7ff ffd1 	bl	800c526 <_raise_r>
 800c584:	bd10      	pop	{r4, pc}
 800c586:	46c0      	nop			@ (mov r8, r8)
 800c588:	20000018 	.word	0x20000018

0800c58c <_kill_r>:
 800c58c:	2300      	movs	r3, #0
 800c58e:	b570      	push	{r4, r5, r6, lr}
 800c590:	4d06      	ldr	r5, [pc, #24]	@ (800c5ac <_kill_r+0x20>)
 800c592:	0004      	movs	r4, r0
 800c594:	0008      	movs	r0, r1
 800c596:	0011      	movs	r1, r2
 800c598:	602b      	str	r3, [r5, #0]
 800c59a:	f7f8 fd3b 	bl	8005014 <_kill>
 800c59e:	1c43      	adds	r3, r0, #1
 800c5a0:	d103      	bne.n	800c5aa <_kill_r+0x1e>
 800c5a2:	682b      	ldr	r3, [r5, #0]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d000      	beq.n	800c5aa <_kill_r+0x1e>
 800c5a8:	6023      	str	r3, [r4, #0]
 800c5aa:	bd70      	pop	{r4, r5, r6, pc}
 800c5ac:	2000058c 	.word	0x2000058c

0800c5b0 <_getpid_r>:
 800c5b0:	b510      	push	{r4, lr}
 800c5b2:	f7f8 fd29 	bl	8005008 <_getpid>
 800c5b6:	bd10      	pop	{r4, pc}

0800c5b8 <_init>:
 800c5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ba:	46c0      	nop			@ (mov r8, r8)
 800c5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5be:	bc08      	pop	{r3}
 800c5c0:	469e      	mov	lr, r3
 800c5c2:	4770      	bx	lr

0800c5c4 <_fini>:
 800c5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5c6:	46c0      	nop			@ (mov r8, r8)
 800c5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ca:	bc08      	pop	{r3}
 800c5cc:	469e      	mov	lr, r3
 800c5ce:	4770      	bx	lr
