Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 05:19:19 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             1           
TIMING-17  Critical Warning  Non-clocked sequential cell       99          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      3           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (11)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (249)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PulseGen2/done_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: PulseGen2/output_set_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: PulseGen2/output_state_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen2/output_state_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: divOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.787        0.000                      0                  206        0.060        0.000                      0                  206        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.787        0.000                      0                  204        0.060        0.000                      0                  204        4.500        0.000                       0                    97  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.930        0.000                      0                    2        0.666        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.583ns (23.953%)  route 1.851ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.850     6.495    PulseGen2/done0
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[10]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429     8.282    PulseGen2/pulses_generated_reg[10]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.583ns (23.953%)  route 1.851ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.850     6.495    PulseGen2/done0
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[11]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429     8.282    PulseGen2/pulses_generated_reg[11]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.583ns (23.953%)  route 1.851ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.850     6.495    PulseGen2/done0
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[8]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429     8.282    PulseGen2/pulses_generated_reg[8]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.583ns (23.953%)  route 1.851ns (76.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.850     6.495    PulseGen2/done0
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y47         FDRE                                         r  PulseGen2/pulses_generated_reg[9]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429     8.282    PulseGen2/pulses_generated_reg[9]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.594ns  (logic 0.583ns (22.474%)  route 2.011ns (77.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.359     5.878    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.002 r  PulseGen2/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.652     6.655    PulseGen2/pulses_generated0
    SLICE_X32Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[12]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.205     8.506    PulseGen2/pulses_generated_reg[12]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.594ns  (logic 0.583ns (22.474%)  route 2.011ns (77.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.359     5.878    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.002 r  PulseGen2/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.652     6.655    PulseGen2/pulses_generated0
    SLICE_X32Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     8.470    PulseGen2/clk_out1
    SLICE_X32Y48         FDRE                                         r  PulseGen2/pulses_generated_reg[13]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.711    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.205     8.506    PulseGen2/pulses_generated_reg[13]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.253ns  (logic 0.583ns (25.871%)  route 1.670ns (74.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.669     6.314    PulseGen2/done0
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[0]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.281    PulseGen2/pulses_generated_reg[0]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.253ns  (logic 0.583ns (25.871%)  route 1.670ns (74.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.669     6.314    PulseGen2/done0
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[1]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.281    PulseGen2/pulses_generated_reg[1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.253ns  (logic 0.583ns (25.871%)  route 1.670ns (74.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.669     6.314    PulseGen2/done0
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[2]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.281    PulseGen2/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.253ns  (logic 0.583ns (25.871%)  route 1.670ns (74.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.001     5.521    PulseGen2/pulse_complete_reg_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  PulseGen2/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.669     6.314    PulseGen2/done0
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[3]/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.429     8.281    PulseGen2/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PulseGen2/s_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/output_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.790%)  route 0.195ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562    -0.602    PulseGen2/clk_out1
    SLICE_X32Y50         FDRE                                         r  PulseGen2/s_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  PulseGen2/s_toggle_reg/Q
                         net (fo=4, routed)           0.195    -0.279    PulseGen2/s_toggle
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.099    -0.180 r  PulseGen2/output_set_i_1/O
                         net (fo=1, routed)           0.000    -0.180    PulseGen2/output_set_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  PulseGen2/output_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -0.838    PulseGen2/clk_out1
    SLICE_X32Y49         FDRE                                         r  PulseGen2/output_set_reg/C
                         clock pessimism              0.507    -0.331    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.091    -0.240    PulseGen2/output_set_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    PulseGen2/clk_out1
    SLICE_X33Y49         FDRE                                         r  PulseGen2/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  PulseGen2/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.340    PulseGen2/clk_count_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.180 r  PulseGen2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.179    PulseGen2/clk_count_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.125 r  PulseGen2/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.125    PulseGen2/clk_count_reg[12]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  PulseGen2/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830    -0.840    PulseGen2/clk_out1
    SLICE_X33Y50         FDRE                                         r  PulseGen2/clk_count_reg[12]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.228    PulseGen2/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    clk_out1
    SLICE_X43Y49         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.338    count2_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.178 r  count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    count2_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.124 r  count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.124    count2_reg[4]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    clk_out1
    SLICE_X43Y50         FDRE                                         r  count2_reg[4]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    clk_out1
    SLICE_X43Y49         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.338    count2_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.178 r  count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    count2_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.113 r  count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.113    count2_reg[4]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    clk_out1
    SLICE_X43Y50         FDRE                                         r  count2_reg[6]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    count2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/s_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.183ns (36.370%)  route 0.320ns (63.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    PulseGen2/clk_out1
    SLICE_X33Y47         FDRE                                         r  PulseGen2/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  PulseGen2/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.320    -0.139    PulseGen2/clk_count_reg[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I1_O)        0.042    -0.097 r  PulseGen2/s_toggle_i_1/O
                         net (fo=1, routed)           0.000    -0.097    PulseGen2/s_toggle_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  PulseGen2/s_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830    -0.840    PulseGen2/clk_out1
    SLICE_X32Y50         FDRE                                         r  PulseGen2/s_toggle_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.107    -0.226    PulseGen2/s_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    PulseGen2/clk_out1
    SLICE_X33Y49         FDRE                                         r  PulseGen2/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  PulseGen2/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.340    PulseGen2/clk_count_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.180 r  PulseGen2/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.179    PulseGen2/clk_count_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.089 r  PulseGen2/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.089    PulseGen2/clk_count_reg[12]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  PulseGen2/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830    -0.840    PulseGen2/clk_out1
    SLICE_X33Y50         FDRE                                         r  PulseGen2/clk_count_reg[13]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.228    PulseGen2/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    clk_out1
    SLICE_X43Y49         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.338    count2_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.178 r  count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    count2_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.088 r  count2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.088    count2_reg[4]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    clk_out1
    SLICE_X43Y50         FDRE                                         r  count2_reg[5]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    count2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    clk_out1
    SLICE_X43Y49         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.338    count2_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.178 r  count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    count2_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.088 r  count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.088    count2_reg[4]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    clk_out1
    SLICE_X43Y50         FDRE                                         r  count2_reg[7]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    count2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    clk_out1
    SLICE_X43Y49         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.338    count2_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.178 r  count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    count2_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    count2_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.085 r  count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    count2_reg[8]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    clk_out1
    SLICE_X43Y51         FDRE                                         r  count2_reg[8]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.227    count2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 PulseGen2/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/pulse_complete_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.747%)  route 0.320ns (63.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    PulseGen2/clk_out1
    SLICE_X33Y47         FDRE                                         r  PulseGen2/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  PulseGen2/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.320    -0.139    PulseGen2/clk_count_reg[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.094 r  PulseGen2/pulse_complete__0_i_1/O
                         net (fo=1, routed)           0.000    -0.094    PulseGen2/pulse_complete__0_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  PulseGen2/pulse_complete_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830    -0.840    PulseGen2/clk_out1
    SLICE_X32Y50         FDRE                                         r  PulseGen2/pulse_complete_reg__0/C
                         clock pessimism              0.507    -0.333    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091    -0.242    PulseGen2/pulse_complete_reg__0
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    w_MEM_CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y49     count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y51     count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y51     count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y49     count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y49     count2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y49     count2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y50     count2_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y51     count2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     count2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.314ns  (logic 0.583ns (25.199%)  route 1.731ns (74.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 r  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          1.154     5.674    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.798 f  PulseGen2/done_i_2/O
                         net (fo=1, routed)           0.576     6.374    PulseGen2/done_i_2_n_0
    SLICE_X31Y46         FDCE                                         f  PulseGen2/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X31Y46         FDCE                                         r  PulseGen2/done_reg/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.405     8.305    PulseGen2/done_reg
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.158ns  (logic 0.459ns (39.630%)  route 0.699ns (60.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 4.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     4.061    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.459     4.520 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          0.699     5.219    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y46         FDCE                                         f  PulseGen2/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    10.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     8.469    PulseGen2/clk_out1
    SLICE_X30Y46         FDCE                                         r  PulseGen2/gen_1_pulse_reg/C
                         clock pessimism              0.483     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.319     8.391    PulseGen2/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 PulseGen2/pulses_generated_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.515%)  route 0.404ns (68.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.601    PulseGen2/clk_out1
    SLICE_X32Y45         FDRE                                         r  PulseGen2/pulses_generated_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  PulseGen2/pulses_generated_reg[2]/Q
                         net (fo=5, routed)           0.225    -0.235    PulseGen2/pulses_generated_reg[2]
    SLICE_X30Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.190 f  PulseGen2/done_i_2/O
                         net (fo=1, routed)           0.179    -0.011    PulseGen2/done_i_2_n_0
    SLICE_X31Y46         FDCE                                         f  PulseGen2/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    PulseGen2/clk_out1
    SLICE_X31Y46         FDCE                                         r  PulseGen2/done_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X31Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    PulseGen2/done_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             4.998ns  (arrival time - required time)
  Source:                 PulseGen2/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.443ns  (logic 0.146ns (32.941%)  route 0.297ns (67.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns = ( 4.398 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     4.398    PulseGen2/clk_out1
    SLICE_X31Y50         FDRE                                         r  PulseGen2/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.146     4.544 f  PulseGen2/pulse_complete_reg/Q
                         net (fo=10, routed)          0.297     4.841    PulseGen2/pulse_complete_reg_n_0
    SLICE_X30Y46         FDCE                                         f  PulseGen2/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -0.839    PulseGen2/clk_out1
    SLICE_X30Y46         FDCE                                         r  PulseGen2/gen_1_pulse_reg/C
                         clock pessimism              0.507    -0.332    
                         clock uncertainty            0.243    -0.089    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.156    PulseGen2/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           4.841    
  -------------------------------------------------------------------
                         slack                                  4.998    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.917ns  (logic 5.100ns (42.799%)  route 6.816ns (57.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.987     4.451    IV_SAVER/i_ADC_DnB_IBUF
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.575 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          3.829     8.404    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.917 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.917    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 5.109ns (46.786%)  route 5.812ns (53.214%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.936     7.400    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    10.921 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.921    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 5.104ns (47.367%)  route 5.671ns (52.633%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.796     7.259    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    10.775 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.775    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 5.107ns (48.051%)  route 5.522ns (51.949%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.646     7.110    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    10.629 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.629    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 5.108ns (48.742%)  route 5.372ns (51.258%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.496     6.960    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    10.480 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.480    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 5.118ns (49.497%)  route 5.222ns (50.503%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.346     6.810    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    10.340 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.340    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 5.108ns (50.177%)  route 5.072ns (49.823%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.196     6.660    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    10.180 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.180    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 5.109ns (50.231%)  route 5.062ns (49.769%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.186     6.650    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    10.171 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.171    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 5.117ns (50.971%)  route 4.922ns (49.029%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          1.876     3.340    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.464 f  EXT_MEM_RW1/FSM_onehot_s_read[3]_i_1/O
                         net (fo=12, routed)          3.046     6.510    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529    10.039 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.039    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[9]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 4.648ns (59.014%)  route 3.228ns (40.986%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[9]_inst_i_2/G
    SLICE_X62Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[9]_inst_i_2/Q
                         net (fo=1, routed)           0.861     1.420    io_COMM_BUS_OBUFT[9]_inst_i_2_n_0
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.544 f  io_COMM_BUS_OBUFT[9]_inst_i_1/O
                         net (fo=1, routed)           2.368     3.911    io_COMM_BUS_TRI[9]
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     7.877 r  io_COMM_BUS_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     7.877    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.297%)  route 0.145ns (50.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.145     0.286    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.191ns (65.358%)  route 0.101ns (34.642%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  IV_SAVER/sample_count_reg[8]/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.101     0.247    IV_SAVER/sample_count[8]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.292 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[8]_i_1/O
                         net (fo=1, routed)           0.000     0.292    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[8]
    SLICE_X42Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.133     0.297    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X42Y44         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/Q
                         net (fo=1, routed)           0.182     0.323    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[2]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/Q
                         net (fo=2, routed)           0.184     0.325    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[1]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/Q
                         net (fo=3, routed)           0.186     0.327    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[0]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/Q
                         net (fo=2, routed)           0.181     0.345    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[1]
    SLICE_X42Y44         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/Q
                         net (fo=4, routed)           0.182     0.346    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[0]
    SLICE_X42Y44         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.179     0.325    count_reg[0]
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.042     0.367 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    count[1]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[4]/Q
                         net (fo=5, routed)           0.179     0.325    count_reg[4]
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.042     0.367 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.367    count[4]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.169ns (43.328%)  route 5.453ns (56.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     7.057 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=2, routed)           5.453    12.510    o_ADDR_OBUF[12]
    A14                  OBUF (Prop_obuf_I_O)         3.691    16.201 r  o_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.201    o_ADDR[12]
    A14                                                               r  o_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.180ns (44.342%)  route 5.246ns (55.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     7.057 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=2, routed)           5.246    12.303    o_ADDR_OBUF[13]
    B15                  OBUF (Prop_obuf_I_O)         3.702    16.005 r  o_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.005    o_ADDR[13]
    B15                                                               r  o_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 4.153ns (44.917%)  route 5.093ns (55.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     7.057 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=2, routed)           5.093    12.150    o_ADDR_OBUF[14]
    A15                  OBUF (Prop_obuf_I_O)         3.675    15.825 r  o_ADDR_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.825    o_ADDR[14]
    A15                                                               r  o_ADDR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.157ns (50.062%)  route 4.146ns (49.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     7.057 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=2, routed)           4.146    11.203    o_ADDR_OBUF[15]
    H1                   OBUF (Prop_obuf_I_O)         3.679    14.882 r  o_ADDR_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.882    o_ADDR[15]
    H1                                                                r  o_ADDR[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.292ns  (logic 4.110ns (49.567%)  route 4.182ns (50.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.419     6.998 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=2, routed)           4.182    11.180    o_ADDR_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.691    14.871 r  o_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.871    o_ADDR[7]
    L2                                                                r  o_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.021ns (49.128%)  route 4.164ns (50.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     7.097 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=2, routed)           4.164    11.261    o_ADDR_OBUF[11]
    J3                   OBUF (Prop_obuf_I_O)         3.503    14.765 r  o_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.765    o_ADDR[11]
    J3                                                                r  o_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 3.967ns (48.494%)  route 4.214ns (51.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     7.035 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=2, routed)           4.214    11.249    o_ADDR_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.511    14.760 r  o_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.760    o_ADDR[3]
    M2                                                                r  o_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.023ns (49.193%)  route 4.155ns (50.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     7.097 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=2, routed)           4.155    11.252    o_ADDR_OBUF[10]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.757 r  o_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.757    o_ADDR[10]
    J1                                                                r  o_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.025ns (50.171%)  route 3.997ns (49.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     7.097 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=2, routed)           3.997    11.094    o_ADDR_OBUF[9]
    K2                   OBUF (Prop_obuf_I_O)         3.507    14.601 r  o_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.601    o_ADDR[9]
    K2                                                                r  o_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 3.966ns (49.467%)  route 4.051ns (50.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.721     4.227    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.918    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.014 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.565     6.579    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     7.035 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=2, routed)           4.051    11.086    o_ADDR_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.510    14.596 r  o_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.596    o_ADDR[2]
    N1                                                                r  o_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen2/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.990ns  (logic 0.367ns (37.072%)  route 0.623ns (62.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -1.531    PulseGen2/clk_out1
    SLICE_X31Y46         FDCE                                         r  PulseGen2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.164 f  PulseGen2/done_reg/Q
                         net (fo=7, routed)           0.623    -0.541    PulseGen2/done
    SLICE_X35Y46         FDCE                                         f  PulseGen2/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen2/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGen2/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.367ns (26.826%)  route 1.001ns (73.174%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -1.531    PulseGen2/clk_out1
    SLICE_X31Y46         FDCE                                         r  PulseGen2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.164 f  PulseGen2/done_reg/Q
                         net (fo=7, routed)           1.001    -0.162    PulseGen2/done
    SLICE_X36Y47         FDCE                                         f  PulseGen2/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.422ns (42.951%)  route 1.889ns (57.049%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562    -0.602    clk_out1
    SLICE_X42Y50         FDRE                                         r  divOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  divOut_reg/Q
                         net (fo=10, routed)          0.520     0.082    IV_SAVER/divOut
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.127 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.369     1.496    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.710 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.710    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.562     5.305    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148     5.453 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/Q
                         net (fo=1, routed)           0.103     5.556    EXT_MEM_RW1/D[5]
    SLICE_X37Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (58.902%)  route 0.103ns (41.098%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.562     5.305    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148     5.453 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/Q
                         net (fo=1, routed)           0.103     5.557    EXT_MEM_RW1/D[6]
    SLICE_X37Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.563     5.306    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDSE (Prop_fdse_C_Q)         0.148     5.454 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.113     5.568    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[3]
    SLICE_X38Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.562     5.305    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     5.469 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.099     5.569    EXT_MEM_RW1/D[1]
    SLICE_X36Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.562     5.305    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     5.469 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.105     5.574    EXT_MEM_RW1/D[0]
    SLICE_X36Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.563     5.306    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDSE (Prop_fdse_C_Q)         0.164     5.470 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.113     5.583    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[4]
    SLICE_X38Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     3.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     3.811    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.837 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.623     4.459    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     4.504 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     4.718    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.744 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.563     5.306    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDSE (Prop_fdse_C_Q)         0.164     5.470 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.116     5.587    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[0]
    SLICE_X39Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.588ns (30.825%)  route 3.564ns (69.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.800     4.264    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.388 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=7, routed)           0.763     5.152    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.588ns (31.576%)  route 3.441ns (68.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.802     4.266    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2/O
                         net (fo=7, routed)           0.639     5.029    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.588ns (31.576%)  route 3.441ns (68.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.802     4.266    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2/O
                         net (fo=7, routed)           0.639     5.029    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.588ns (31.576%)  route 3.441ns (68.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.802     4.266    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2/O
                         net (fo=7, routed)           0.639     5.029    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.588ns (31.576%)  route 3.441ns (68.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 5.739 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.802     4.266    MEM_DIST1/i_ADC_DnB_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2/O
                         net (fo=7, routed)           0.639     5.029    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.570     3.594    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100     3.694 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.204    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.295 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          1.444     5.739    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.133ns (48.043%)  route 0.144ns (51.957%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  count_reg[1]/Q
                         net (fo=7, routed)           0.144     0.277    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[1]
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.155%)  route 0.139ns (48.845%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[2]/Q
                         net (fo=7, routed)           0.139     0.285    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[2]
    SLICE_X38Y42         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y42         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.827%)  route 0.141ns (49.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[4]/Q
                         net (fo=5, routed)           0.141     0.287    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[4]
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/Q
                         net (fo=1, routed)           0.136     0.277    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.322    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.832     5.384    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X39Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.759%)  route 0.205ns (59.241%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.205     0.346    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[1]
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.832     5.384    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X39Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.293%)  route 0.209ns (59.707%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.209     0.350    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[1]
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.832     5.384    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.133ns (37.879%)  route 0.218ns (62.121%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  count_reg[3]/Q
                         net (fo=6, routed)           0.218     0.351    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[3]
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.065%)  route 0.227ns (63.935%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/Q
                         net (fo=2, routed)           0.227     0.355    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_1[4]
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.832     5.384    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.953%)  route 0.211ns (59.047%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[5]/Q
                         net (fo=4, routed)           0.211     0.357    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[5]
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.923%)  route 0.211ns (59.077%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.211     0.357    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]_0[0]
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     5.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901     4.230    clk_out1
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     4.286 r  w_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     4.523    w_MEM_CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.552 r  w_MEM_CLK_BUFG_inst/O
                         net (fo=47, routed)          0.831     5.383    MEM_DIST1/w_MEM_CLK_BUFG
    SLICE_X38Y41         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C





