#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan  8 17:29:25 2023
# Process ID: 1312
# Current directory: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2
# Command line: vivado.exe -log device.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source device.tcl -notrace
# Log file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device.vdi
# Journal file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2\vivado.jou
# Running On: LAPTOP-VMLVOQLM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source device.tcl -notrace
Command: link_design -top device -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'd:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clkwiz'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1273.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkwiz/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkwiz/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkwiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.578 ; gain = 572.082
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkwiz/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [d:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.srcs/constrs_1/imports/constrs_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1845.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1845.578 ; gain = 572.082
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.578 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6f2b23994bd3347f.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2184.262 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1db71aad2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2184.262 ; gain = 190.367

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1704ba50e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2184.262 ; gain = 190.367
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b8822eb7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2184.262 ; gain = 190.367
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14caade7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2184.262 ; gain = 190.367
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 71 cells
INFO: [Opt 31-1021] In phase Sweep, 1886 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14caade7a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2184.262 ; gain = 190.367
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14caade7a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2184.262 ; gain = 190.367
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 16 modules.
INFO: [Opt 31-75] Optimized module 'byte_to_mem'.
INFO: [Opt 31-75] Optimized module 'clk_x_pntrs'.
INFO: [Opt 31-75] Optimized module 'clk_x_pntrs_7'.
INFO: [Opt 31-75] Optimized module 'counter_with_inc'.
INFO: [Opt 31-75] Optimized module 'ila_0_ila_v6_2_12_ila_register'.
INFO: [Opt 31-75] Optimized module 'ila_0_ltlib_v1_0_0_generic_memrd'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3'.
INFO: [Opt 31-75] Optimized module 'ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4'.
INFO: [Opt 31-75] Optimized module 'rd_bin_cntr'.
INFO: [Opt 31-75] Optimized module 'uart_rx'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_0_bus_ctl_cnt'.
INFO: [Opt 31-75] Optimized module 'xsdbm_v3_0_0_if_static_status'.
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT3_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT1_4 into driver instance ILA/inst/ila_core_inst/u_ila_regs/ila_0_ila_v6_2_6_LUT3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_3_LUT1 into driver instance ILA/inst/ila_core_inst/xsdb_memory_read_inst/ila_0_ltlib_v1_3_LUT6_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/xsdbm_v3_0_0_bu4_LUT1_2 into driver instance dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/xsdbm_v3_0_0_bu4_LUT5_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter master_count/counter_with_in1_LUT1 into driver instance master_count/counter_with_in1_LUT6_6, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 7 Resynthesis | Checksum: 269e83ec9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:30 . Memory (MB): peak = 2476.219 ; gain = 482.324
INFO: [Opt 31-389] Phase Resynthesis created 2838 cells and removed 3866 cells
INFO: [Opt 31-1021] In phase Resynthesis, 1889 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 269e83ec9

Time (s): cpu = 00:02:33 ; elapsed = 00:02:30 . Memory (MB): peak = 2476.219 ; gain = 482.324
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              71  |                                           1886  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |            2838  |            3866  |                                           1889  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2476.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1849deae1

Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 2476.219 ; gain = 482.324

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2476.219 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1849deae1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2476.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2476.219 ; gain = 630.641
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2476.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2476.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file device_drc_opted.rpt -pb device_drc_opted.pb -rpx device_drc_opted.rpx
Command: report_drc -file device_drc_opted.rpt -pb device_drc_opted.pb -rpx device_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2476.219 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2476.219 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccea5315

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2476.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2476.219 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9dfb2b47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.219 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12928f2f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12928f2f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2779.191 ; gain = 302.973
Phase 1 Placer Initialization | Checksum: 12928f2f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f221f0d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ce26a33c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ce26a33c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2216 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 748 nets or LUTs. Breaked 0 LUT, combined 748 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net state[2]. Replicated 75 times.
INFO: [Physopt 32-81] Processed net state[3]. Replicated 69 times.
INFO: [Physopt 32-81] Processed net state[1]. Replicated 70 times.
INFO: [Physopt 32-81] Processed net state[0]. Replicated 65 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 279 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 279 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2779.191 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2779.191 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            748  |                   748  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          279  |              0  |                     4  |           0  |           1  |  00:00:20  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          279  |            748  |                   752  |           0  |           4  |  00:00:23  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e902bdda

Time (s): cpu = 00:02:36 ; elapsed = 00:01:47 . Memory (MB): peak = 2779.191 ; gain = 302.973
Phase 2.4 Global Placement Core | Checksum: 106b187f9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:49 . Memory (MB): peak = 2779.191 ; gain = 302.973
Phase 2 Global Placement | Checksum: 106b187f9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:49 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16175c894

Time (s): cpu = 00:02:48 ; elapsed = 00:01:54 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb3a56c2

Time (s): cpu = 00:03:12 ; elapsed = 00:02:12 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15adb3576

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f46a2606

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a100497b

Time (s): cpu = 00:03:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 134469175

Time (s): cpu = 00:03:43 ; elapsed = 00:02:44 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9313f094

Time (s): cpu = 00:03:44 ; elapsed = 00:02:45 . Memory (MB): peak = 2779.191 ; gain = 302.973
Phase 3 Detail Placement | Checksum: 9313f094

Time (s): cpu = 00:03:44 ; elapsed = 00:02:45 . Memory (MB): peak = 2779.191 ; gain = 302.973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e64fe9b4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.948 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c33503fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.336 ; gain = 0.000
INFO: [Place 46-33] Processed net mem_in_A/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net mem_out_control/save_mem[1023], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1708de214

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2780.336 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e64fe9b4

Time (s): cpu = 00:04:24 ; elapsed = 00:03:11 . Memory (MB): peak = 2780.336 ; gain = 304.117

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.948. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14a38b111

Time (s): cpu = 00:04:25 ; elapsed = 00:03:12 . Memory (MB): peak = 2780.336 ; gain = 304.117

Time (s): cpu = 00:04:25 ; elapsed = 00:03:12 . Memory (MB): peak = 2780.336 ; gain = 304.117
Phase 4.1 Post Commit Optimization | Checksum: 14a38b111

Time (s): cpu = 00:04:25 ; elapsed = 00:03:12 . Memory (MB): peak = 2780.336 ; gain = 304.117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a38b111

Time (s): cpu = 00:04:26 ; elapsed = 00:03:13 . Memory (MB): peak = 2780.336 ; gain = 304.117

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14a38b111

Time (s): cpu = 00:04:26 ; elapsed = 00:03:13 . Memory (MB): peak = 2780.336 ; gain = 304.117
Phase 4.3 Placer Reporting | Checksum: 14a38b111

Time (s): cpu = 00:04:27 ; elapsed = 00:03:14 . Memory (MB): peak = 2780.336 ; gain = 304.117

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2780.336 ; gain = 0.000

Time (s): cpu = 00:04:27 ; elapsed = 00:03:14 . Memory (MB): peak = 2780.336 ; gain = 304.117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c860dfa8

Time (s): cpu = 00:04:27 ; elapsed = 00:03:14 . Memory (MB): peak = 2780.336 ; gain = 304.117
Ending Placer Task | Checksum: fc9d5efc

Time (s): cpu = 00:04:28 ; elapsed = 00:03:15 . Memory (MB): peak = 2780.336 ; gain = 304.117
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:32 ; elapsed = 00:03:17 . Memory (MB): peak = 2780.336 ; gain = 304.117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.336 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2780.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file device_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2780.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file device_utilization_placed.rpt -pb device_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file device_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2780.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 15339768 ConstDB: 0 ShapeSum: e769c794 RouteDB: 0
Post Restoration Checksum: NetGraph: 2ff43df9 NumContArr: 24ed279a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 54e16593

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2895.566 ; gain = 75.953

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 54e16593

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2895.566 ; gain = 75.953

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 54e16593

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2895.566 ; gain = 75.953
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1affed2e9

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 2954.594 ; gain = 134.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.477  | TNS=0.000  | WHS=-0.351 | THS=-1254.585|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 18c9d74b6

Time (s): cpu = 00:02:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2990.273 ; gain = 170.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.477  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2333b8201

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 2990.273 ; gain = 170.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 72141
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 72141
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c4054caa

Time (s): cpu = 00:02:16 ; elapsed = 00:01:28 . Memory (MB): peak = 2990.273 ; gain = 170.660

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c4054caa

Time (s): cpu = 00:02:16 ; elapsed = 00:01:28 . Memory (MB): peak = 2990.273 ; gain = 170.660
Phase 3 Initial Routing | Checksum: 17ea61d6b

Time (s): cpu = 00:03:03 ; elapsed = 00:01:55 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16911
 Number of Nodes with overlaps = 2809
 Number of Nodes with overlaps = 620
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ed2c85d0

Time (s): cpu = 00:05:53 ; elapsed = 00:04:21 . Memory (MB): peak = 3114.641 ; gain = 295.027
Phase 4 Rip-up And Reroute | Checksum: 1ed2c85d0

Time (s): cpu = 00:05:53 ; elapsed = 00:04:21 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20cc975f4

Time (s): cpu = 00:06:03 ; elapsed = 00:04:27 . Memory (MB): peak = 3114.641 ; gain = 295.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d06d953a

Time (s): cpu = 00:06:04 ; elapsed = 00:04:28 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d06d953a

Time (s): cpu = 00:06:04 ; elapsed = 00:04:28 . Memory (MB): peak = 3114.641 ; gain = 295.027
Phase 5 Delay and Skew Optimization | Checksum: 1d06d953a

Time (s): cpu = 00:06:04 ; elapsed = 00:04:28 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b9684d6f

Time (s): cpu = 00:06:16 ; elapsed = 00:04:35 . Memory (MB): peak = 3114.641 ; gain = 295.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.050  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1523a75a7

Time (s): cpu = 00:06:16 ; elapsed = 00:04:36 . Memory (MB): peak = 3114.641 ; gain = 295.027
Phase 6 Post Hold Fix | Checksum: 1523a75a7

Time (s): cpu = 00:06:17 ; elapsed = 00:04:36 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.747 %
  Global Horizontal Routing Utilization  = 24.1579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b88cf369

Time (s): cpu = 00:06:17 ; elapsed = 00:04:36 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b88cf369

Time (s): cpu = 00:06:18 ; elapsed = 00:04:37 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20a435a30

Time (s): cpu = 00:06:26 ; elapsed = 00:04:46 . Memory (MB): peak = 3114.641 ; gain = 295.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.050  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20a435a30

Time (s): cpu = 00:06:37 ; elapsed = 00:04:52 . Memory (MB): peak = 3114.641 ; gain = 295.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:37 ; elapsed = 00:04:52 . Memory (MB): peak = 3114.641 ; gain = 295.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:08 ; elapsed = 00:05:09 . Memory (MB): peak = 3114.641 ; gain = 334.305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.641 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3114.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file device_drc_routed.rpt -pb device_drc_routed.pb -rpx device_drc_routed.rpx
Command: report_drc -file device_drc_routed.rpt -pb device_drc_routed.pb -rpx device_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3114.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file device_methodology_drc_routed.rpt -pb device_methodology_drc_routed.pb -rpx device_methodology_drc_routed.rpx
Command: report_methodology -file device_methodology_drc_routed.rpt -pb device_methodology_drc_routed.pb -rpx device_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3114.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file device_power_routed.rpt -pb device_power_summary_routed.pb -rpx device_power_routed.rpx
Command: report_power -file device_power_routed.rpt -pb device_power_summary_routed.pb -rpx device_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3125.238 ; gain = 10.598
INFO: [runtcl-4] Executing : report_route_status -file device_route_status.rpt -pb device_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.586 ; gain = 35.348
INFO: [runtcl-4] Executing : report_incremental_reuse -file device_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file device_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file device_bus_skew_routed.rpt -pb device_bus_skew_routed.pb -rpx device_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 17:43:41 2023...
#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan  8 18:55:01 2023
# Process ID: 15448
# Current directory: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2
# Command line: vivado.exe -log device.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source device.tcl -notrace
# Log file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2/device.vdi
# Journal file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_fullcomb/Tarea_3_fullcomb.runs/impl_2\vivado.jou
# Running On: LAPTOP-VMLVOQLM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source device.tcl -notrace
Command: open_checkpoint device_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1282.484 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1282.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.113 ; gain = 85.020
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.113 ; gain = 85.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1942.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1942.113 ; gain = 670.039
Command: write_bitstream -force device.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./device.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2824.625 ; gain = 882.512
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 18:56:40 2023...
