<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `hal/src/sercom/spi/async_api/dma.rs`."><title>dma.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-916cea96.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="atsamd_hal" data-themes="" data-resource-suffix="" data-rustdoc-version="1.87.0 (17067e9ac 2025-05-09)" data-channel="1.87.0" data-search-js="search-e7298875.js" data-settings-js="settings-d72f25bb.js" ><script src="../../../../../static.files/storage-82c7156e.js"></script><script defer src="../../../../../static.files/src-script-63605ae7.js"></script><script defer src="../../../../../src-files.js"></script><script defer src="../../../../../static.files/main-fb8c74a8.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">atsamd_hal/sercom/spi/async_api/</div>dma.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>embedded_hal_async::spi::SpiBus;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>num_traits::{AsPrimitive, PrimInt};
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">use </span><span class="kw">super</span>::SpiFuture;
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use crate</span>::{
<a href=#6 id=6 data-nosnippet>6</a>    dmac::{
<a href=#7 id=7 data-nosnippet>7</a>        AnyChannel, Beat, Buffer, ReadyFuture,
<a href=#8 id=8 data-nosnippet>8</a>        channel::{<span class="self">self</span>, Channel},
<a href=#9 id=9 data-nosnippet>9</a>        sram::DmacDescriptor,
<a href=#10 id=10 data-nosnippet>10</a>    },
<a href=#11 id=11 data-nosnippet>11</a>    sercom::{
<a href=#12 id=12 data-nosnippet>12</a>        Sercom,
<a href=#13 id=13 data-nosnippet>13</a>        dma::{
<a href=#14 id=14 data-nosnippet>14</a>            SharedSliceBuffer, SinkSourceBuffer,
<a href=#15 id=15 data-nosnippet>15</a>            async_dma::{<span class="self">self</span>, read_dma, read_dma_linked, write_dma, write_dma_linked},
<a href=#16 id=16 data-nosnippet>16</a>        },
<a href=#17 id=17 data-nosnippet>17</a>        spi::{
<a href=#18 id=18 data-nosnippet>18</a>            Capability, Config, DataWidth, Duplex, Error, MasterMode, OpMode, Receive, Rx, Size,
<a href=#19 id=19 data-nosnippet>19</a>            Slave, Spi, Transmit, Tx, ValidConfig, ValidPads, Word,
<a href=#20 id=20 data-nosnippet>20</a>        },
<a href=#21 id=21 data-nosnippet>21</a>    },
<a href=#22 id=22 data-nosnippet>22</a>    typelevel::NoneT,
<a href=#23 id=23 data-nosnippet>23</a>};
<a href=#24 id=24 data-nosnippet>24</a>
<a href=#25 id=25 data-nosnippet>25</a><span class="doccomment">/// Convenience type for a [`SpiFuture`] with RX and TX capabilities in DMA
<a href=#26 id=26 data-nosnippet>26</a>/// mode.
<a href=#27 id=27 data-nosnippet>27</a>///
<a href=#28 id=28 data-nosnippet>28</a>/// The type parameter `R` represents the RX DMA channel ID (`ChX`), and
<a href=#29 id=29 data-nosnippet>29</a>/// `T` represents the TX DMA channel ID.
<a href=#30 id=30 data-nosnippet>30</a></span><span class="kw">pub type </span>SpiFutureDuplexDma&lt;C, R, T&gt; =
<a href=#31 id=31 data-nosnippet>31</a>    SpiFuture&lt;C, Duplex, Channel&lt;R, ReadyFuture&gt;, Channel&lt;T, ReadyFuture&gt;&gt;;
<a href=#32 id=32 data-nosnippet>32</a>
<a href=#33 id=33 data-nosnippet>33</a><span class="doccomment">/// Convenience type for a [`SpiFuture`] with RX capabilities in DMA mode.
<a href=#34 id=34 data-nosnippet>34</a>///
<a href=#35 id=35 data-nosnippet>35</a>/// The type parameter `R` represents the RX DMA channel ID (`ChX`).
<a href=#36 id=36 data-nosnippet>36</a></span><span class="kw">pub type </span>SpiFutureRxDma&lt;C, R&gt; = SpiFuture&lt;C, Rx, Channel&lt;R, ReadyFuture&gt;, NoneT&gt;;
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a><span class="doccomment">/// Convenience type for a [`SpiFuture`] with TX capabilities in DMA mode.
<a href=#39 id=39 data-nosnippet>39</a>///
<a href=#40 id=40 data-nosnippet>40</a>/// The type parameter `T` represents the TX DMA channel ID (`ChX`).
<a href=#41 id=41 data-nosnippet>41</a></span><span class="kw">pub type </span>SpiFutureTxDma&lt;C, T&gt; = SpiFuture&lt;C, Tx, NoneT, Channel&lt;T, ReadyFuture&gt;&gt;;
<a href=#42 id=42 data-nosnippet>42</a>
<a href=#43 id=43 data-nosnippet>43</a><span class="kw">impl</span>&lt;C, D, T&gt; SpiFuture&lt;C, D, NoneT, T&gt;
<a href=#44 id=44 data-nosnippet>44</a><span class="kw">where
<a href=#45 id=45 data-nosnippet>45</a>    </span>C: ValidConfig&lt;Sercom: Sercom, OpMode = Slave, Word: PrimInt + AsPrimitive&lt;DataWidth&gt;&gt;,
<a href=#46 id=46 data-nosnippet>46</a>    D: Receive,
<a href=#47 id=47 data-nosnippet>47</a>    DataWidth: AsPrimitive&lt;C::Word&gt;,
<a href=#48 id=48 data-nosnippet>48</a>{
<a href=#49 id=49 data-nosnippet>49</a>    <span class="doccomment">/// Attach a DMA channel to this [`SpiFuture`]. Its
<a href=#50 id=50 data-nosnippet>50</a>    /// [`SpiBus`](crate::ehal::spi::SpiBus) implementation will use DMA to
<a href=#51 id=51 data-nosnippet>51</a>    /// carry out its transactions. In Slave mode, a [`Rx`] [`SpiFuture`] only
<a href=#52 id=52 data-nosnippet>52</a>    /// needs a single DMA channel.
<a href=#53 id=53 data-nosnippet>53</a>    </span><span class="attr">#[inline]
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="kw">pub fn </span>with_rx_dma_channel&lt;Chan: AnyChannel&lt;Status = ReadyFuture&gt;&gt;(
<a href=#55 id=55 data-nosnippet>55</a>        <span class="self">self</span>,
<a href=#56 id=56 data-nosnippet>56</a>        rx_channel: Chan,
<a href=#57 id=57 data-nosnippet>57</a>    ) -&gt; SpiFuture&lt;C, D, Chan, T&gt; {
<a href=#58 id=58 data-nosnippet>58</a>        SpiFuture {
<a href=#59 id=59 data-nosnippet>59</a>            spi: Spi {
<a href=#60 id=60 data-nosnippet>60</a>                config: <span class="self">self</span>.spi.config,
<a href=#61 id=61 data-nosnippet>61</a>                capability: <span class="self">self</span>.spi.capability,
<a href=#62 id=62 data-nosnippet>62</a>                _rx_channel: rx_channel,
<a href=#63 id=63 data-nosnippet>63</a>                _tx_channel: <span class="self">self</span>.spi._tx_channel,
<a href=#64 id=64 data-nosnippet>64</a>            },
<a href=#65 id=65 data-nosnippet>65</a>        }
<a href=#66 id=66 data-nosnippet>66</a>    }
<a href=#67 id=67 data-nosnippet>67</a>}
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a><span class="kw">impl</span>&lt;C, D, R&gt; SpiFuture&lt;C, D, R, NoneT&gt;
<a href=#70 id=70 data-nosnippet>70</a><span class="kw">where
<a href=#71 id=71 data-nosnippet>71</a>    </span>C: ValidConfig&lt;Sercom: Sercom, Word: PrimInt + AsPrimitive&lt;DataWidth&gt;&gt;,
<a href=#72 id=72 data-nosnippet>72</a>    D: Transmit,
<a href=#73 id=73 data-nosnippet>73</a>    DataWidth: AsPrimitive&lt;C::Word&gt;,
<a href=#74 id=74 data-nosnippet>74</a>{
<a href=#75 id=75 data-nosnippet>75</a>    <span class="doccomment">/// Attach a DMA channel to this [`SpiFuture`]. Its
<a href=#76 id=76 data-nosnippet>76</a>    /// [`SpiBus`](crate::ehal::spi::SpiBus) implementation will use DMA to
<a href=#77 id=77 data-nosnippet>77</a>    /// carry out its transactions. For [`Tx`] [`SpiFuture`]s, only a single DMA
<a href=#78 id=78 data-nosnippet>78</a>    /// channel is necessary.
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="attr">#[inline]
<a href=#80 id=80 data-nosnippet>80</a>    </span><span class="kw">pub fn </span>with_tx_dma_channel&lt;Chan: AnyChannel&lt;Status = ReadyFuture&gt;&gt;(
<a href=#81 id=81 data-nosnippet>81</a>        <span class="self">self</span>,
<a href=#82 id=82 data-nosnippet>82</a>        tx_channel: Chan,
<a href=#83 id=83 data-nosnippet>83</a>    ) -&gt; SpiFuture&lt;C, D, R, Chan&gt; {
<a href=#84 id=84 data-nosnippet>84</a>        SpiFuture {
<a href=#85 id=85 data-nosnippet>85</a>            spi: Spi {
<a href=#86 id=86 data-nosnippet>86</a>                config: <span class="self">self</span>.spi.config,
<a href=#87 id=87 data-nosnippet>87</a>                capability: <span class="self">self</span>.spi.capability,
<a href=#88 id=88 data-nosnippet>88</a>                _rx_channel: <span class="self">self</span>.spi._rx_channel,
<a href=#89 id=89 data-nosnippet>89</a>                _tx_channel: tx_channel,
<a href=#90 id=90 data-nosnippet>90</a>            },
<a href=#91 id=91 data-nosnippet>91</a>        }
<a href=#92 id=92 data-nosnippet>92</a>    }
<a href=#93 id=93 data-nosnippet>93</a>}
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a><span class="kw">impl</span>&lt;C, D&gt; SpiFuture&lt;C, D, NoneT, NoneT&gt;
<a href=#96 id=96 data-nosnippet>96</a><span class="kw">where
<a href=#97 id=97 data-nosnippet>97</a>    </span>C: ValidConfig&lt;Sercom: Sercom, OpMode: MasterMode, Word: PrimInt + AsPrimitive&lt;DataWidth&gt;&gt;,
<a href=#98 id=98 data-nosnippet>98</a>    D: Receive,
<a href=#99 id=99 data-nosnippet>99</a>    DataWidth: AsPrimitive&lt;C::Word&gt;,
<a href=#100 id=100 data-nosnippet>100</a>{
<a href=#101 id=101 data-nosnippet>101</a>    <span class="doccomment">/// Attach RX and TX DMA channels to this [`SpiFuture`]. Its
<a href=#102 id=102 data-nosnippet>102</a>    /// [`SpiBus`](crate::ehal::spi::SpiBus) implementation will use DMA to
<a href=#103 id=103 data-nosnippet>103</a>    /// carry out its transactions. In Master mode, since even read SPI
<a href=#104 id=104 data-nosnippet>104</a>    /// transaction necessarily involve a write to shift data in, [`Rx`]-only
<a href=#105 id=105 data-nosnippet>105</a>    /// must take two DMA channels, just the same as if it were [`Duplex`].
<a href=#106 id=106 data-nosnippet>106</a>    </span><span class="attr">#[inline]
<a href=#107 id=107 data-nosnippet>107</a>    </span><span class="kw">pub fn </span>with_dma_channels&lt;R, T&gt;(<span class="self">self</span>, rx_channel: R, tx_channel: T) -&gt; SpiFuture&lt;C, D, R, T&gt;
<a href=#108 id=108 data-nosnippet>108</a>    <span class="kw">where
<a href=#109 id=109 data-nosnippet>109</a>        </span>R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#110 id=110 data-nosnippet>110</a>        T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#111 id=111 data-nosnippet>111</a>    {
<a href=#112 id=112 data-nosnippet>112</a>        SpiFuture {
<a href=#113 id=113 data-nosnippet>113</a>            spi: Spi {
<a href=#114 id=114 data-nosnippet>114</a>                config: <span class="self">self</span>.spi.config,
<a href=#115 id=115 data-nosnippet>115</a>                capability: <span class="self">self</span>.spi.capability,
<a href=#116 id=116 data-nosnippet>116</a>                _rx_channel: rx_channel,
<a href=#117 id=117 data-nosnippet>117</a>                _tx_channel: tx_channel,
<a href=#118 id=118 data-nosnippet>118</a>            },
<a href=#119 id=119 data-nosnippet>119</a>        }
<a href=#120 id=120 data-nosnippet>120</a>    }
<a href=#121 id=121 data-nosnippet>121</a>}
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a><span class="kw">impl</span>&lt;C&gt; SpiFuture&lt;C, Duplex&gt;
<a href=#124 id=124 data-nosnippet>124</a><span class="kw">where
<a href=#125 id=125 data-nosnippet>125</a>    </span>C: ValidConfig&lt;OpMode = Slave&gt;,
<a href=#126 id=126 data-nosnippet>126</a>{
<a href=#127 id=127 data-nosnippet>127</a>    <span class="doccomment">/// Attach a DMA channel to this [`SpiFuture`]. Its
<a href=#128 id=128 data-nosnippet>128</a>    /// [`SpiBus`](crate::ehal::spi::SpiBus) implementation will use DMA to
<a href=#129 id=129 data-nosnippet>129</a>    /// carry out its transactions. In Slave mode, a [`Duplex`] [`SpiFuture`]
<a href=#130 id=130 data-nosnippet>130</a>    /// needs two DMA channels.
<a href=#131 id=131 data-nosnippet>131</a>    </span><span class="kw">pub fn </span>with_dma_channels_slave&lt;R, T&gt;(<span class="self">self</span>, rx: R, tx: T) -&gt; SpiFuture&lt;C, Duplex, R, T&gt;
<a href=#132 id=132 data-nosnippet>132</a>    <span class="kw">where
<a href=#133 id=133 data-nosnippet>133</a>        </span>R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#134 id=134 data-nosnippet>134</a>        T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#135 id=135 data-nosnippet>135</a>    {
<a href=#136 id=136 data-nosnippet>136</a>        SpiFuture {
<a href=#137 id=137 data-nosnippet>137</a>            spi: Spi {
<a href=#138 id=138 data-nosnippet>138</a>                capability: <span class="self">self</span>.spi.capability,
<a href=#139 id=139 data-nosnippet>139</a>                config: <span class="self">self</span>.spi.config,
<a href=#140 id=140 data-nosnippet>140</a>                _rx_channel: rx,
<a href=#141 id=141 data-nosnippet>141</a>                _tx_channel: tx,
<a href=#142 id=142 data-nosnippet>142</a>            },
<a href=#143 id=143 data-nosnippet>143</a>        }
<a href=#144 id=144 data-nosnippet>144</a>    }
<a href=#145 id=145 data-nosnippet>145</a>}
<a href=#146 id=146 data-nosnippet>146</a>
<a href=#147 id=147 data-nosnippet>147</a><span class="kw">impl</span>&lt;C, D, R, T&gt; SpiFuture&lt;C, D, R, T&gt;
<a href=#148 id=148 data-nosnippet>148</a><span class="kw">where
<a href=#149 id=149 data-nosnippet>149</a>    </span>C: ValidConfig,
<a href=#150 id=150 data-nosnippet>150</a>    D: Capability,
<a href=#151 id=151 data-nosnippet>151</a>{
<a href=#152 id=152 data-nosnippet>152</a>    <span class="doccomment">/// Reclaim both RX and TX DMA channels. Any subsequent SPI transaction will
<a href=#153 id=153 data-nosnippet>153</a>    /// not use DMA.
<a href=#154 id=154 data-nosnippet>154</a>    </span><span class="kw">pub fn </span>take_dma_channels(<span class="self">self</span>) -&gt; (SpiFuture&lt;C, D, NoneT, NoneT&gt;, R, T)
<a href=#155 id=155 data-nosnippet>155</a>    <span class="kw">where
<a href=#156 id=156 data-nosnippet>156</a>        </span>R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#157 id=157 data-nosnippet>157</a>        T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#158 id=158 data-nosnippet>158</a>    {
<a href=#159 id=159 data-nosnippet>159</a>        <span class="kw">let </span>(spi, rx, tx) = <span class="self">self</span>.spi.take_dma_channels();
<a href=#160 id=160 data-nosnippet>160</a>        (SpiFuture { spi }, rx, tx)
<a href=#161 id=161 data-nosnippet>161</a>    }
<a href=#162 id=162 data-nosnippet>162</a>
<a href=#163 id=163 data-nosnippet>163</a>    <span class="doccomment">/// Reclaim the RX DMA channel. Any subsequent SPI RX transaction will not
<a href=#164 id=164 data-nosnippet>164</a>    /// use DMA.
<a href=#165 id=165 data-nosnippet>165</a>    </span><span class="kw">pub fn </span>take_rx_channel(<span class="self">self</span>) -&gt; (SpiFuture&lt;C, D, NoneT, T&gt;, R)
<a href=#166 id=166 data-nosnippet>166</a>    <span class="kw">where
<a href=#167 id=167 data-nosnippet>167</a>        </span>R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#168 id=168 data-nosnippet>168</a>    {
<a href=#169 id=169 data-nosnippet>169</a>        <span class="kw">let </span>(spi, channel) = <span class="self">self</span>.spi.take_rx_channel();
<a href=#170 id=170 data-nosnippet>170</a>        (SpiFuture { spi }, channel)
<a href=#171 id=171 data-nosnippet>171</a>    }
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a>    <span class="doccomment">/// Reclaim the TX DMA channel. Any subsequent SPI TX transaction will not
<a href=#174 id=174 data-nosnippet>174</a>    /// use DMA.
<a href=#175 id=175 data-nosnippet>175</a>    </span><span class="kw">pub fn </span>take_tx_channel(<span class="self">self</span>) -&gt; (SpiFuture&lt;C, D, R, NoneT&gt;, T)
<a href=#176 id=176 data-nosnippet>176</a>    <span class="kw">where
<a href=#177 id=177 data-nosnippet>177</a>        </span>T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#178 id=178 data-nosnippet>178</a>    {
<a href=#179 id=179 data-nosnippet>179</a>        <span class="kw">let </span>(spi, channel) = <span class="self">self</span>.spi.take_tx_channel();
<a href=#180 id=180 data-nosnippet>180</a>        (SpiFuture { spi }, channel)
<a href=#181 id=181 data-nosnippet>181</a>    }
<a href=#182 id=182 data-nosnippet>182</a>}
<a href=#183 id=183 data-nosnippet>183</a>
<a href=#184 id=184 data-nosnippet>184</a><span class="comment">// Write implementation is the same for Master and Slave SPIs.
<a href=#185 id=185 data-nosnippet>185</a></span><span class="kw">impl</span>&lt;P, M, Z, D, R, T, S&gt; SpiFuture&lt;Config&lt;P, M, Z&gt;, D, R, T&gt;
<a href=#186 id=186 data-nosnippet>186</a><span class="kw">where
<a href=#187 id=187 data-nosnippet>187</a>    </span>P: ValidPads,
<a href=#188 id=188 data-nosnippet>188</a>    M: OpMode,
<a href=#189 id=189 data-nosnippet>189</a>    Z: Size + <span class="lifetime">'static</span>,
<a href=#190 id=190 data-nosnippet>190</a>    Config&lt;P, M, Z&gt;: ValidConfig&lt;Sercom = S&gt;,
<a href=#191 id=191 data-nosnippet>191</a>    D: Transmit,
<a href=#192 id=192 data-nosnippet>192</a>    S: Sercom,
<a href=#193 id=193 data-nosnippet>193</a>    Z::Word: PrimInt + AsPrimitive&lt;DataWidth&gt; + Beat,
<a href=#194 id=194 data-nosnippet>194</a>    DataWidth: AsPrimitive&lt;Z::Word&gt;,
<a href=#195 id=195 data-nosnippet>195</a>    T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#196 id=196 data-nosnippet>196</a>{
<a href=#197 id=197 data-nosnippet>197</a>    <span class="doccomment">/// Write words from a buffer asynchronously, using DMA.
<a href=#198 id=198 data-nosnippet>198</a>    </span><span class="attr">#[inline]
<a href=#199 id=199 data-nosnippet>199</a>    </span><span class="kw">pub async fn </span>write_dma(<span class="kw-2">&amp;mut </span><span class="self">self</span>, words: <span class="kw-2">&amp;</span>[Z::Word]) -&gt; <span class="prelude-ty">Result</span>&lt;usize, Error&gt; {
<a href=#200 id=200 data-nosnippet>200</a>        <span class="kw">if </span>words.is_empty() {
<a href=#201 id=201 data-nosnippet>201</a>            <span class="kw">return </span><span class="prelude-val">Ok</span>(<span class="number">0</span>);
<a href=#202 id=202 data-nosnippet>202</a>        }
<a href=#203 id=203 data-nosnippet>203</a>
<a href=#204 id=204 data-nosnippet>204</a>        <span class="comment">// Ignore RX buffer overflows by disabling the receiver
<a href=#205 id=205 data-nosnippet>205</a>        </span><span class="self">self</span>.spi.config.as_mut().regs.rx_disable();
<a href=#206 id=206 data-nosnippet>206</a>
<a href=#207 id=207 data-nosnippet>207</a>        <span class="kw">let </span>sercom_ptr = <span class="self">self</span>.spi.sercom_ptr();
<a href=#208 id=208 data-nosnippet>208</a>        <span class="kw">let </span>tx = <span class="self">self</span>.spi._tx_channel.as_mut();
<a href=#209 id=209 data-nosnippet>209</a>        <span class="kw">let </span><span class="kw-2">mut </span>buf = SharedSliceBuffer::from_slice(words);
<a href=#210 id=210 data-nosnippet>210</a>
<a href=#211 id=211 data-nosnippet>211</a>        <span class="kw">let </span>tx_result = async_dma::write_dma::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(tx, sercom_ptr, <span class="kw-2">&amp;mut </span>buf).<span class="kw">await</span>;
<a href=#212 id=212 data-nosnippet>212</a>
<a href=#213 id=213 data-nosnippet>213</a>        <span class="comment">// Reenable receiver only if necessary
<a href=#214 id=214 data-nosnippet>214</a>        </span><span class="kw">if </span>D::RX_ENABLE {
<a href=#215 id=215 data-nosnippet>215</a>            <span class="self">self</span>.spi.config.as_mut().regs.rx_enable();
<a href=#216 id=216 data-nosnippet>216</a>        }
<a href=#217 id=217 data-nosnippet>217</a>
<a href=#218 id=218 data-nosnippet>218</a>        tx_result<span class="question-mark">?</span>;
<a href=#219 id=219 data-nosnippet>219</a>        <span class="prelude-val">Ok</span>(words.len())
<a href=#220 id=220 data-nosnippet>220</a>    }
<a href=#221 id=221 data-nosnippet>221</a>}
<a href=#222 id=222 data-nosnippet>222</a>
<a href=#223 id=223 data-nosnippet>223</a><span class="kw">impl</span>&lt;P, M, S, C, D, R, T&gt; SpiFuture&lt;Config&lt;P, M, C&gt;, D, R, T&gt;
<a href=#224 id=224 data-nosnippet>224</a><span class="kw">where
<a href=#225 id=225 data-nosnippet>225</a>    </span>Config&lt;P, M, C&gt;: ValidConfig&lt;Sercom = S&gt;,
<a href=#226 id=226 data-nosnippet>226</a>    S: Sercom,
<a href=#227 id=227 data-nosnippet>227</a>    P: ValidPads,
<a href=#228 id=228 data-nosnippet>228</a>    M: MasterMode,
<a href=#229 id=229 data-nosnippet>229</a>    C: Size + <span class="lifetime">'static</span>,
<a href=#230 id=230 data-nosnippet>230</a>    C::Word: PrimInt + AsPrimitive&lt;DataWidth&gt; + Beat,
<a href=#231 id=231 data-nosnippet>231</a>    D: Capability,
<a href=#232 id=232 data-nosnippet>232</a>    DataWidth: AsPrimitive&lt;C::Word&gt;,
<a href=#233 id=233 data-nosnippet>233</a>    R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#234 id=234 data-nosnippet>234</a>    T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#235 id=235 data-nosnippet>235</a>{
<a href=#236 id=236 data-nosnippet>236</a>    <span class="attr">#[inline]
<a href=#237 id=237 data-nosnippet>237</a>    </span><span class="kw">async fn </span>transfer_blocking&lt;Source: Buffer&lt;Beat = C::Word&gt;, Dest: Buffer&lt;Beat = C::Word&gt;&gt;(
<a href=#238 id=238 data-nosnippet>238</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#239 id=239 data-nosnippet>239</a>        dest: <span class="kw-2">&amp;mut </span>Dest,
<a href=#240 id=240 data-nosnippet>240</a>        source: <span class="kw-2">&amp;mut </span>Source,
<a href=#241 id=241 data-nosnippet>241</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), Error&gt; {
<a href=#242 id=242 data-nosnippet>242</a>        <span class="kw">let </span>sercom_ptr = <span class="self">self</span>.spi.sercom_ptr();
<a href=#243 id=243 data-nosnippet>243</a>        <span class="kw">let </span>rx = <span class="self">self</span>.spi._rx_channel.as_mut();
<a href=#244 id=244 data-nosnippet>244</a>        <span class="kw">let </span>tx = <span class="self">self</span>.spi._tx_channel.as_mut();
<a href=#245 id=245 data-nosnippet>245</a>
<a href=#246 id=246 data-nosnippet>246</a>        <span class="kw">let </span>(rx_result, tx_result) = <span class="macro">futures::join!</span>(
<a href=#247 id=247 data-nosnippet>247</a>            read_dma::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(rx, sercom_ptr.clone(), dest),
<a href=#248 id=248 data-nosnippet>248</a>            write_dma::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(tx, sercom_ptr, source)
<a href=#249 id=249 data-nosnippet>249</a>        );
<a href=#250 id=250 data-nosnippet>250</a>
<a href=#251 id=251 data-nosnippet>251</a>        <span class="comment">// Check for overflows or DMA errors
<a href=#252 id=252 data-nosnippet>252</a>        </span><span class="self">self</span>.spi.read_status().check_bus_error()<span class="question-mark">?</span>;
<a href=#253 id=253 data-nosnippet>253</a>        rx_result.and(tx_result)<span class="question-mark">?</span>;
<a href=#254 id=254 data-nosnippet>254</a>        <span class="prelude-val">Ok</span>(())
<a href=#255 id=255 data-nosnippet>255</a>    }
<a href=#256 id=256 data-nosnippet>256</a>
<a href=#257 id=257 data-nosnippet>257</a>    <span class="doccomment">/// Read words into a buffer asynchronously, using DMA.
<a href=#258 id=258 data-nosnippet>258</a>    </span><span class="attr">#[inline]
<a href=#259 id=259 data-nosnippet>259</a>    </span><span class="kw">pub async fn </span>read_dma_master(<span class="kw-2">&amp;mut </span><span class="self">self</span>, <span class="kw-2">mut </span>words: <span class="kw-2">&amp;mut </span>[C::Word]) -&gt; <span class="prelude-ty">Result</span>&lt;(), Error&gt; {
<a href=#260 id=260 data-nosnippet>260</a>        <span class="kw">if </span>words.is_empty() {
<a href=#261 id=261 data-nosnippet>261</a>            <span class="kw">return </span><span class="prelude-val">Ok</span>(());
<a href=#262 id=262 data-nosnippet>262</a>        }
<a href=#263 id=263 data-nosnippet>263</a>
<a href=#264 id=264 data-nosnippet>264</a>        <span class="kw">let </span><span class="kw-2">mut </span>source_word = <span class="self">self</span>.spi.config.nop_word.as_();
<a href=#265 id=265 data-nosnippet>265</a>        <span class="kw">let </span><span class="kw-2">mut </span>source = SinkSourceBuffer::new(<span class="kw-2">&amp;mut </span>source_word, words.len());
<a href=#266 id=266 data-nosnippet>266</a>
<a href=#267 id=267 data-nosnippet>267</a>        <span class="self">self</span>.transfer_blocking(<span class="kw-2">&amp;mut </span>words, <span class="kw-2">&amp;mut </span>source).<span class="kw">await
<a href=#268 id=268 data-nosnippet>268</a>    </span>}
<a href=#269 id=269 data-nosnippet>269</a>}
<a href=#270 id=270 data-nosnippet>270</a>
<a href=#271 id=271 data-nosnippet>271</a><span class="doccomment">/// [`SpiBus`] implementation for [`Spi`], using DMA transfers.
<a href=#272 id=272 data-nosnippet>272</a></span><span class="kw">impl</span>&lt;P, M, C, S, R, T&gt; SpiBus&lt;Word&lt;C&gt;&gt; <span class="kw">for </span>SpiFuture&lt;Config&lt;P, M, C&gt;, Duplex, R, T&gt;
<a href=#273 id=273 data-nosnippet>273</a><span class="kw">where
<a href=#274 id=274 data-nosnippet>274</a>    </span>S: Sercom,
<a href=#275 id=275 data-nosnippet>275</a>    Config&lt;P, M, C&gt;: ValidConfig&lt;Sercom = S&gt;,
<a href=#276 id=276 data-nosnippet>276</a>    P: ValidPads,
<a href=#277 id=277 data-nosnippet>277</a>    M: MasterMode,
<a href=#278 id=278 data-nosnippet>278</a>    C: Size + <span class="lifetime">'static</span>,
<a href=#279 id=279 data-nosnippet>279</a>    C::Word: PrimInt + AsPrimitive&lt;DataWidth&gt; + Beat,
<a href=#280 id=280 data-nosnippet>280</a>    DataWidth: AsPrimitive&lt;C::Word&gt;,
<a href=#281 id=281 data-nosnippet>281</a>    R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#282 id=282 data-nosnippet>282</a>    T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#283 id=283 data-nosnippet>283</a>{
<a href=#284 id=284 data-nosnippet>284</a>    <span class="attr">#[inline]
<a href=#285 id=285 data-nosnippet>285</a>    </span><span class="kw">async fn </span>read(<span class="kw-2">&amp;mut </span><span class="self">self</span>, words: <span class="kw-2">&amp;mut </span>[C::Word]) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#286 id=286 data-nosnippet>286</a>        <span class="self">self</span>.read_dma_master(words).<span class="kw">await
<a href=#287 id=287 data-nosnippet>287</a>    </span>}
<a href=#288 id=288 data-nosnippet>288</a>
<a href=#289 id=289 data-nosnippet>289</a>    <span class="attr">#[inline]
<a href=#290 id=290 data-nosnippet>290</a>    </span><span class="kw">async fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, words: <span class="kw-2">&amp;</span>[C::Word]) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#291 id=291 data-nosnippet>291</a>        <span class="self">self</span>.write_dma(words).<span class="kw">await</span><span class="question-mark">?</span>;
<a href=#292 id=292 data-nosnippet>292</a>        <span class="prelude-val">Ok</span>(())
<a href=#293 id=293 data-nosnippet>293</a>    }
<a href=#294 id=294 data-nosnippet>294</a>
<a href=#295 id=295 data-nosnippet>295</a>    <span class="attr">#[inline]
<a href=#296 id=296 data-nosnippet>296</a>    </span><span class="kw">async fn </span>transfer(
<a href=#297 id=297 data-nosnippet>297</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#298 id=298 data-nosnippet>298</a>        <span class="kw-2">mut </span>read: <span class="kw-2">&amp;mut </span>[C::Word],
<a href=#299 id=299 data-nosnippet>299</a>        write: <span class="kw-2">&amp;</span>[C::Word],
<a href=#300 id=300 data-nosnippet>300</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#301 id=301 data-nosnippet>301</a>        <span class="kw">use </span>core::cmp::Ordering;
<a href=#302 id=302 data-nosnippet>302</a>
<a href=#303 id=303 data-nosnippet>303</a>        <span class="comment">// No work to do here
<a href=#304 id=304 data-nosnippet>304</a>        </span><span class="kw">if </span>write.is_empty() &amp;&amp; read.is_empty() {
<a href=#305 id=305 data-nosnippet>305</a>            <span class="kw">return </span><span class="prelude-val">Ok</span>(());
<a href=#306 id=306 data-nosnippet>306</a>        }
<a href=#307 id=307 data-nosnippet>307</a>
<a href=#308 id=308 data-nosnippet>308</a>        <span class="comment">// Handle 0-length special cases
<a href=#309 id=309 data-nosnippet>309</a>        </span><span class="kw">if </span>write.is_empty() {
<a href=#310 id=310 data-nosnippet>310</a>            <span class="kw">return </span><span class="self">self</span>.read_dma_master(read).<span class="kw">await</span>;
<a href=#311 id=311 data-nosnippet>311</a>        } <span class="kw">else if </span>read.is_empty() {
<a href=#312 id=312 data-nosnippet>312</a>            <span class="self">self</span>.write_dma(write).<span class="kw">await</span><span class="question-mark">?</span>;
<a href=#313 id=313 data-nosnippet>313</a>            <span class="kw">return </span><span class="prelude-val">Ok</span>(());
<a href=#314 id=314 data-nosnippet>314</a>        }
<a href=#315 id=315 data-nosnippet>315</a>
<a href=#316 id=316 data-nosnippet>316</a>        <span class="comment">// Reserve space for a DMAC SRAM descriptor if we need to make a linked
<a href=#317 id=317 data-nosnippet>317</a>        // transfer. Must not be dropped until all transfers have completed
<a href=#318 id=318 data-nosnippet>318</a>        // or have been stopped.
<a href=#319 id=319 data-nosnippet>319</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>linked_descriptor = DmacDescriptor::default();
<a href=#320 id=320 data-nosnippet>320</a>
<a href=#321 id=321 data-nosnippet>321</a>        <span class="comment">// If read &lt; write, the incoming words will be written to this memory location;
<a href=#322 id=322 data-nosnippet>322</a>        // it will be discarded after. If read &gt; write, all writes after the
<a href=#323 id=323 data-nosnippet>323</a>        // buffer has been exhausted will write the nop word to "stimulate" the slave
<a href=#324 id=324 data-nosnippet>324</a>        // into sending data. Must not be dropped until all transfers have
<a href=#325 id=325 data-nosnippet>325</a>        // completed or have been stopped.
<a href=#326 id=326 data-nosnippet>326</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>source_sink_word = <span class="self">self</span>.spi.config.as_mut().nop_word.as_();
<a href=#327 id=327 data-nosnippet>327</a>        <span class="kw">let </span><span class="kw-2">mut </span>sercom_ptr = <span class="self">self</span>.spi.sercom_ptr();
<a href=#328 id=328 data-nosnippet>328</a>
<a href=#329 id=329 data-nosnippet>329</a>        <span class="kw">let </span>(read_link, write_link) = <span class="kw">match </span>read.len().cmp(<span class="kw-2">&amp;</span>write.len()) {
<a href=#330 id=330 data-nosnippet>330</a>            Ordering::Equal =&gt; {
<a href=#331 id=331 data-nosnippet>331</a>                <span class="kw">let </span><span class="kw-2">mut </span>write = SharedSliceBuffer::from_slice(write);
<a href=#332 id=332 data-nosnippet>332</a>                <span class="kw">return </span><span class="self">self</span>.transfer_blocking(<span class="kw-2">&amp;mut </span>read, <span class="kw-2">&amp;mut </span>write).<span class="kw">await</span>;
<a href=#333 id=333 data-nosnippet>333</a>            }
<a href=#334 id=334 data-nosnippet>334</a>
<a href=#335 id=335 data-nosnippet>335</a>            <span class="comment">// `read` is shorter; link transfer to sink incoming words after the buffer has been
<a href=#336 id=336 data-nosnippet>336</a>            // filled.
<a href=#337 id=337 data-nosnippet>337</a>            </span>Ordering::Less =&gt; {
<a href=#338 id=338 data-nosnippet>338</a>                <span class="kw">let </span><span class="kw-2">mut </span>sink =
<a href=#339 id=339 data-nosnippet>339</a>                    SinkSourceBuffer::new(<span class="kw-2">&amp;mut </span>source_sink_word, write.len() - read.len());
<a href=#340 id=340 data-nosnippet>340</a>                <span class="kw">unsafe </span>{
<a href=#341 id=341 data-nosnippet>341</a>                    channel::write_descriptor(
<a href=#342 id=342 data-nosnippet>342</a>                        <span class="kw-2">&amp;mut </span>linked_descriptor,
<a href=#343 id=343 data-nosnippet>343</a>                        <span class="kw-2">&amp;mut </span>sercom_ptr,
<a href=#344 id=344 data-nosnippet>344</a>                        <span class="kw-2">&amp;mut </span>sink,
<a href=#345 id=345 data-nosnippet>345</a>                        <span class="comment">// Add a null descriptor pointer to end the transfer.
<a href=#346 id=346 data-nosnippet>346</a>                        </span>core::ptr::null_mut(),
<a href=#347 id=347 data-nosnippet>347</a>                    );
<a href=#348 id=348 data-nosnippet>348</a>                }
<a href=#349 id=349 data-nosnippet>349</a>
<a href=#350 id=350 data-nosnippet>350</a>                (<span class="prelude-val">Some</span>(<span class="kw-2">&amp;mut </span>linked_descriptor), <span class="prelude-val">None</span>)
<a href=#351 id=351 data-nosnippet>351</a>            }
<a href=#352 id=352 data-nosnippet>352</a>
<a href=#353 id=353 data-nosnippet>353</a>            <span class="comment">// `write` is shorter; link transfer to send NOP word after the buffer has been
<a href=#354 id=354 data-nosnippet>354</a>            // exhausted.
<a href=#355 id=355 data-nosnippet>355</a>            </span>Ordering::Greater =&gt; {
<a href=#356 id=356 data-nosnippet>356</a>                <span class="kw">let </span><span class="kw-2">mut </span>source =
<a href=#357 id=357 data-nosnippet>357</a>                    SinkSourceBuffer::new(<span class="kw-2">&amp;mut </span>source_sink_word, read.len() - write.len());
<a href=#358 id=358 data-nosnippet>358</a>                <span class="kw">unsafe </span>{
<a href=#359 id=359 data-nosnippet>359</a>                    channel::write_descriptor(
<a href=#360 id=360 data-nosnippet>360</a>                        <span class="kw-2">&amp;mut </span>linked_descriptor,
<a href=#361 id=361 data-nosnippet>361</a>                        <span class="kw-2">&amp;mut </span>source,
<a href=#362 id=362 data-nosnippet>362</a>                        <span class="kw-2">&amp;mut </span>sercom_ptr,
<a href=#363 id=363 data-nosnippet>363</a>                        <span class="comment">// Add a null descriptor pointer to end the transfer.
<a href=#364 id=364 data-nosnippet>364</a>                        </span>core::ptr::null_mut(),
<a href=#365 id=365 data-nosnippet>365</a>                    );
<a href=#366 id=366 data-nosnippet>366</a>                }
<a href=#367 id=367 data-nosnippet>367</a>
<a href=#368 id=368 data-nosnippet>368</a>                (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="kw-2">&amp;mut </span>linked_descriptor))
<a href=#369 id=369 data-nosnippet>369</a>            }
<a href=#370 id=370 data-nosnippet>370</a>        };
<a href=#371 id=371 data-nosnippet>371</a>
<a href=#372 id=372 data-nosnippet>372</a>        <span class="kw">let </span>rx = <span class="self">self</span>.spi._rx_channel.as_mut();
<a href=#373 id=373 data-nosnippet>373</a>        <span class="kw">let </span>tx = <span class="self">self</span>.spi._tx_channel.as_mut();
<a href=#374 id=374 data-nosnippet>374</a>
<a href=#375 id=375 data-nosnippet>375</a>        <span class="kw">let </span><span class="kw-2">mut </span>write = SharedSliceBuffer::from_slice(write);
<a href=#376 id=376 data-nosnippet>376</a>
<a href=#377 id=377 data-nosnippet>377</a>        <span class="comment">// SAFETY: We make sure that any DMA transfer is complete or stopped before
<a href=#378 id=378 data-nosnippet>378</a>        // returning. The order of operations is important; the RX transfer
<a href=#379 id=379 data-nosnippet>379</a>        // must be ready to receive before the TX transfer is initiated.
<a href=#380 id=380 data-nosnippet>380</a>        </span><span class="kw">let </span>(rx_result, tx_result) = <span class="kw">unsafe </span>{
<a href=#381 id=381 data-nosnippet>381</a>            <span class="macro">futures::join!</span>(
<a href=#382 id=382 data-nosnippet>382</a>                read_dma_linked::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(rx, sercom_ptr.clone(), <span class="kw-2">&amp;mut </span>read, read_link),
<a href=#383 id=383 data-nosnippet>383</a>                write_dma_linked::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(tx, sercom_ptr, <span class="kw-2">&amp;mut </span>write, write_link)
<a href=#384 id=384 data-nosnippet>384</a>            )
<a href=#385 id=385 data-nosnippet>385</a>        };
<a href=#386 id=386 data-nosnippet>386</a>
<a href=#387 id=387 data-nosnippet>387</a>        <span class="comment">// Check for overflows or DMA errors
<a href=#388 id=388 data-nosnippet>388</a>        </span><span class="self">self</span>.spi.read_status().check_bus_error()<span class="question-mark">?</span>;
<a href=#389 id=389 data-nosnippet>389</a>        rx_result.and(tx_result)<span class="question-mark">?</span>;
<a href=#390 id=390 data-nosnippet>390</a>        <span class="prelude-val">Ok</span>(())
<a href=#391 id=391 data-nosnippet>391</a>    }
<a href=#392 id=392 data-nosnippet>392</a>
<a href=#393 id=393 data-nosnippet>393</a>    <span class="attr">#[inline]
<a href=#394 id=394 data-nosnippet>394</a>    </span><span class="kw">async fn </span>transfer_in_place(<span class="kw-2">&amp;mut </span><span class="self">self</span>, words: <span class="kw-2">&amp;mut </span>[C::Word]) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#395 id=395 data-nosnippet>395</a>        <span class="comment">// Safefy: Aliasing the buffer is only safe because the DMA read will always be
<a href=#396 id=396 data-nosnippet>396</a>        // lagging one word behind the write, so they don't overlap on the same memory.
<a href=#397 id=397 data-nosnippet>397</a>        // It's preferable to use two `SharedSliceBuffer`s here; using the `words` slice
<a href=#398 id=398 data-nosnippet>398</a>        // directly as a buffer could potentially cause UB issues if not careful when
<a href=#399 id=399 data-nosnippet>399</a>        // aliasing, as it could be easy to create two `&amp;mut` references pointing to the
<a href=#400 id=400 data-nosnippet>400</a>        // same buffer. `read_buf` and `write_buf` may only be read/written to by the
<a href=#401 id=401 data-nosnippet>401</a>        // DMAC, otherwise an `UnsafeCell` would be necessary.
<a href=#402 id=402 data-nosnippet>402</a>        </span><span class="kw">unsafe </span>{
<a href=#403 id=403 data-nosnippet>403</a>            <span class="kw">let </span><span class="kw-2">mut </span>read_buf = SharedSliceBuffer::from_slice_unchecked(words);
<a href=#404 id=404 data-nosnippet>404</a>            <span class="kw">let </span><span class="kw-2">mut </span>write_buf = SharedSliceBuffer::from_slice(words);
<a href=#405 id=405 data-nosnippet>405</a>            <span class="self">self</span>.transfer_blocking(<span class="kw-2">&amp;mut </span>read_buf, <span class="kw-2">&amp;mut </span>write_buf).<span class="kw">await
<a href=#406 id=406 data-nosnippet>406</a>        </span>}
<a href=#407 id=407 data-nosnippet>407</a>    }
<a href=#408 id=408 data-nosnippet>408</a>
<a href=#409 id=409 data-nosnippet>409</a>    <span class="attr">#[inline]
<a href=#410 id=410 data-nosnippet>410</a>    </span><span class="kw">async fn </span>flush(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#411 id=411 data-nosnippet>411</a>        <span class="comment">// Wait for all transactions to complete, ignoring buffer overflow errors.
<a href=#412 id=412 data-nosnippet>412</a>        </span><span class="self">self</span>.flush_tx().<span class="kw">await</span>;
<a href=#413 id=413 data-nosnippet>413</a>        <span class="prelude-val">Ok</span>(())
<a href=#414 id=414 data-nosnippet>414</a>    }
<a href=#415 id=415 data-nosnippet>415</a>}
<a href=#416 id=416 data-nosnippet>416</a>
<a href=#417 id=417 data-nosnippet>417</a><span class="doccomment">/// [`embedded_io::Write`] implementation for [`Transmit`] [`SpiFuture`]s in
<a href=#418 id=418 data-nosnippet>418</a>/// either [`Slave`] or [`MasterMode`], using DMA transfers.
<a href=#419 id=419 data-nosnippet>419</a></span><span class="kw">impl</span>&lt;P, M, Z, D, R, T&gt; embedded_io_async::Write <span class="kw">for </span>SpiFuture&lt;Config&lt;P, M, Z&gt;, D, R, T&gt;
<a href=#420 id=420 data-nosnippet>420</a><span class="kw">where
<a href=#421 id=421 data-nosnippet>421</a>    </span>P: ValidPads,
<a href=#422 id=422 data-nosnippet>422</a>    M: OpMode,
<a href=#423 id=423 data-nosnippet>423</a>    Z: Size&lt;Word = u8&gt; + <span class="lifetime">'static</span>,
<a href=#424 id=424 data-nosnippet>424</a>    Config&lt;P, M, Z&gt;: ValidConfig&lt;Sercom: Sercom&gt;,
<a href=#425 id=425 data-nosnippet>425</a>    D: Transmit,
<a href=#426 id=426 data-nosnippet>426</a>    T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#427 id=427 data-nosnippet>427</a>{
<a href=#428 id=428 data-nosnippet>428</a>    <span class="kw">async fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, buf: <span class="kw-2">&amp;</span>[u8]) -&gt; <span class="prelude-ty">Result</span>&lt;usize, <span class="self">Self</span>::Error&gt; {
<a href=#429 id=429 data-nosnippet>429</a>        SpiFuture::write_dma(<span class="self">self</span>, buf).<span class="kw">await
<a href=#430 id=430 data-nosnippet>430</a>    </span>}
<a href=#431 id=431 data-nosnippet>431</a>
<a href=#432 id=432 data-nosnippet>432</a>    <span class="kw">async fn </span>flush(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt; {
<a href=#433 id=433 data-nosnippet>433</a>        <span class="self">self</span>.flush_tx().<span class="kw">await</span>;
<a href=#434 id=434 data-nosnippet>434</a>        <span class="prelude-val">Ok</span>(())
<a href=#435 id=435 data-nosnippet>435</a>    }
<a href=#436 id=436 data-nosnippet>436</a>}
<a href=#437 id=437 data-nosnippet>437</a>
<a href=#438 id=438 data-nosnippet>438</a><span class="doccomment">/// [`embedded_io::Read`] implementation for [`Receive`] [`SpiFuture`]s in
<a href=#439 id=439 data-nosnippet>439</a>/// [`MasterMode`], using DMA transfers.
<a href=#440 id=440 data-nosnippet>440</a></span><span class="kw">impl</span>&lt;P, M, Z, D, R, T&gt; embedded_io_async::Read <span class="kw">for </span>SpiFuture&lt;Config&lt;P, M, Z&gt;, D, R, T&gt;
<a href=#441 id=441 data-nosnippet>441</a><span class="kw">where
<a href=#442 id=442 data-nosnippet>442</a>    </span>P: ValidPads,
<a href=#443 id=443 data-nosnippet>443</a>    M: MasterMode,
<a href=#444 id=444 data-nosnippet>444</a>    Z: Size&lt;Word = u8&gt; + <span class="lifetime">'static</span>,
<a href=#445 id=445 data-nosnippet>445</a>    Config&lt;P, M, Z&gt;: ValidConfig&lt;Sercom: Sercom&gt;,
<a href=#446 id=446 data-nosnippet>446</a>    D: Receive,
<a href=#447 id=447 data-nosnippet>447</a>    R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#448 id=448 data-nosnippet>448</a>    T: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#449 id=449 data-nosnippet>449</a>{
<a href=#450 id=450 data-nosnippet>450</a>    <span class="kw">async fn </span>read(<span class="kw-2">&amp;mut </span><span class="self">self</span>, buf: <span class="kw-2">&amp;mut </span>[u8]) -&gt; <span class="prelude-ty">Result</span>&lt;usize, <span class="self">Self</span>::Error&gt; {
<a href=#451 id=451 data-nosnippet>451</a>        <span class="self">self</span>.read_dma_master(buf).<span class="kw">await</span><span class="question-mark">?</span>;
<a href=#452 id=452 data-nosnippet>452</a>        <span class="prelude-val">Ok</span>(buf.len())
<a href=#453 id=453 data-nosnippet>453</a>    }
<a href=#454 id=454 data-nosnippet>454</a>}
<a href=#455 id=455 data-nosnippet>455</a>
<a href=#456 id=456 data-nosnippet>456</a><span class="doccomment">/// [`embedded_io::Read`] implementation for [`Receive`] [`SpiFuture`]s in
<a href=#457 id=457 data-nosnippet>457</a>/// [`Slave`] mode, using DMA transfers.
<a href=#458 id=458 data-nosnippet>458</a></span><span class="kw">impl</span>&lt;P, Z, D, R, T, S&gt; embedded_io_async::Read <span class="kw">for </span>SpiFuture&lt;Config&lt;P, Slave, Z&gt;, D, R, T&gt;
<a href=#459 id=459 data-nosnippet>459</a><span class="kw">where
<a href=#460 id=460 data-nosnippet>460</a>    </span>P: ValidPads,
<a href=#461 id=461 data-nosnippet>461</a>    Z: Size&lt;Word = u8&gt; + <span class="lifetime">'static</span>,
<a href=#462 id=462 data-nosnippet>462</a>    Config&lt;P, Slave, Z&gt;: ValidConfig&lt;Sercom = S&gt;,
<a href=#463 id=463 data-nosnippet>463</a>    D: Receive,
<a href=#464 id=464 data-nosnippet>464</a>    S: Sercom,
<a href=#465 id=465 data-nosnippet>465</a>    R: AnyChannel&lt;Status = ReadyFuture&gt;,
<a href=#466 id=466 data-nosnippet>466</a>{
<a href=#467 id=467 data-nosnippet>467</a>    <span class="kw">async fn </span>read(<span class="kw-2">&amp;mut </span><span class="self">self</span>, <span class="kw-2">mut </span>buf: <span class="kw-2">&amp;mut </span>[u8]) -&gt; <span class="prelude-ty">Result</span>&lt;usize, <span class="self">Self</span>::Error&gt; {
<a href=#468 id=468 data-nosnippet>468</a>        <span class="kw">if </span>buf.is_empty() {
<a href=#469 id=469 data-nosnippet>469</a>            <span class="kw">return </span><span class="prelude-val">Ok</span>(<span class="number">0</span>);
<a href=#470 id=470 data-nosnippet>470</a>        }
<a href=#471 id=471 data-nosnippet>471</a>
<a href=#472 id=472 data-nosnippet>472</a>        <span class="comment">// In Slave mode, RX words can come in even if we haven't sent anything. This
<a href=#473 id=473 data-nosnippet>473</a>        // means some words can arrive asynchronously while we weren't looking (similar
<a href=#474 id=474 data-nosnippet>474</a>        // to UART RX). We need to check if we haven't missed any.
<a href=#475 id=475 data-nosnippet>475</a>        </span><span class="self">self</span>.flush_rx().<span class="kw">await</span><span class="question-mark">?</span>;
<a href=#476 id=476 data-nosnippet>476</a>        <span class="kw">let </span>sercom_ptr = <span class="self">self</span>.spi.sercom_ptr();
<a href=#477 id=477 data-nosnippet>477</a>        <span class="kw">let </span>rx = <span class="self">self</span>.spi._rx_channel.as_mut();
<a href=#478 id=478 data-nosnippet>478</a>
<a href=#479 id=479 data-nosnippet>479</a>        <span class="comment">// SAFETY: We make sure that any DMA transfer is complete or stopped before
<a href=#480 id=480 data-nosnippet>480</a>        // returning.
<a href=#481 id=481 data-nosnippet>481</a>        </span><span class="kw">let </span>result = read_dma::&lt;<span class="kw">_</span>, <span class="kw">_</span>, S&gt;(rx, sercom_ptr.clone(), <span class="kw-2">&amp;mut </span>buf).<span class="kw">await</span>;
<a href=#482 id=482 data-nosnippet>482</a>
<a href=#483 id=483 data-nosnippet>483</a>        <span class="comment">// Check for overflows or DMA errors
<a href=#484 id=484 data-nosnippet>484</a>        </span><span class="self">self</span>.flush_rx().<span class="kw">await</span><span class="question-mark">?</span>;
<a href=#485 id=485 data-nosnippet>485</a>        result<span class="question-mark">?</span>;
<a href=#486 id=486 data-nosnippet>486</a>        <span class="prelude-val">Ok</span>(buf.len())
<a href=#487 id=487 data-nosnippet>487</a>    }
<a href=#488 id=488 data-nosnippet>488</a>}</code></pre></div></section></main></body></html>