
B-G431B-ESC1-FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4bc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800e6a0  0800e6a0  0001e6a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800efa4  0800efa4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800efa4  0800efa4  0001efa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800efac  0800efac  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800efac  0800efac  0001efac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800efb0  0800efb0  0001efb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800efb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  200001dc  0800f190  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000714  0800f190  00020714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ba8  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037fe  00000000  00000000  00041db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  000455b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a48  00000000  00000000  00047168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000238c0  00000000  00000000  00048bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001faea  00000000  00000000  0006c470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e72cd  00000000  00000000  0008bf5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00173227  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d94  00000000  00000000  00173278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e684 	.word	0x0800e684

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800e684 	.word	0x0800e684

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <clampf>:
 */

#ifndef FEB_MATH_FEB_MATH_H_
#define FEB_MATH_FEB_MATH_H_

static inline float clampf(float value, float min, float max) {
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000fa6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000faa:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 8000fae:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbe:	dd01      	ble.n	8000fc4 <clampf+0x28>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	e00b      	b.n	8000fdc <clampf+0x40>
 8000fc4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000fc8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd4:	d501      	bpl.n	8000fda <clampf+0x3e>
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	e000      	b.n	8000fdc <clampf+0x40>
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	ee07 3a90 	vmov	s15, r3
}
 8000fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
	...

08000ff0 <wrapTo2Pi>:

static inline float wrapTo2Pi(float value) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
  value = fmodf(value, 2*M_PI);
 8000ffa:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001050 <wrapTo2Pi+0x60>
 8000ffe:	ed97 0a01 	vldr	s0, [r7, #4]
 8001002:	f00c fd65 	bl	800dad0 <fmodf>
 8001006:	ed87 0a01 	vstr	s0, [r7, #4]
  return value >= 0.0f ? value: (value + 2*M_PI);
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	db01      	blt.n	800101c <wrapTo2Pi+0x2c>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	e00e      	b.n	800103a <wrapTo2Pi+0x4a>
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff fabb 	bl	8000598 <__aeabi_f2d>
 8001022:	a309      	add	r3, pc, #36	; (adr r3, 8001048 <wrapTo2Pi+0x58>)
 8001024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001028:	f7ff f958 	bl	80002dc <__adddf3>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fde0 	bl	8000bf8 <__aeabi_d2f>
 8001038:	4603      	mov	r3, r0
 800103a:	ee07 3a90 	vmov	s15, r3
}
 800103e:	eeb0 0a67 	vmov.f32	s0, s15
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	54442d18 	.word	0x54442d18
 800104c:	401921fb 	.word	0x401921fb
 8001050:	40c90fdb 	.word	0x40c90fdb
 8001054:	00000000 	.word	0x00000000

08001058 <FOC_runCalibrationSequence>:
extern float i_q_filtered;
extern float i_d_filtered;
extern float v_q;
extern float v_d;

void FOC_runCalibrationSequence() {
 8001058:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800105c:	b0ac      	sub	sp, #176	; 0xb0
 800105e:	af04      	add	r7, sp, #16
  uint8_t prev_foc_mode = foc_mode;
 8001060:	4b57      	ldr	r3, [pc, #348]	; (80011c0 <FOC_runCalibrationSequence+0x168>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
  foc_mode = FOC_MODE_CALIBRATION;
 8001068:	4b55      	ldr	r3, [pc, #340]	; (80011c0 <FOC_runCalibrationSequence+0x168>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
  // calibration sequence
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2140      	movs	r1, #64	; 0x40
 8001072:	4854      	ldr	r0, [pc, #336]	; (80011c4 <FOC_runCalibrationSequence+0x16c>)
 8001074:	f005 fa4e 	bl	8006514 <HAL_GPIO_WritePin>

  // get current offset
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001078:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <FOC_runCalibrationSequence+0x170>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2200      	movs	r2, #0
 800107e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001080:	4b51      	ldr	r3, [pc, #324]	; (80011c8 <FOC_runCalibrationSequence+0x170>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2200      	movs	r2, #0
 8001086:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001088:	4b4f      	ldr	r3, [pc, #316]	; (80011c8 <FOC_runCalibrationSequence+0x170>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2200      	movs	r2, #0
 800108e:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_Delay(500);
 8001090:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001094:	f002 fb6e 	bl	8003774 <HAL_Delay>

  adc_opamp_current_offset[0] = adc1_dma_data[0];
 8001098:	4b4c      	ldr	r3, [pc, #304]	; (80011cc <FOC_runCalibrationSequence+0x174>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a4c      	ldr	r2, [pc, #304]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 800109e:	6013      	str	r3, [r2, #0]
  adc_opamp_current_offset[1] = adc2_dma_data[0];
 80010a0:	4b4c      	ldr	r3, [pc, #304]	; (80011d4 <FOC_runCalibrationSequence+0x17c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a4a      	ldr	r2, [pc, #296]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 80010a6:	6053      	str	r3, [r2, #4]
  adc_opamp_current_offset[2] = adc2_dma_data[1];
 80010a8:	4b4a      	ldr	r3, [pc, #296]	; (80011d4 <FOC_runCalibrationSequence+0x17c>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	4a48      	ldr	r2, [pc, #288]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 80010ae:	6093      	str	r3, [r2, #8]

  {
    char str[128];
    sprintf(str, "phase current offset: %d\t%d\t%d\r\n", adc_opamp_current_offset[0], adc_opamp_current_offset[1], adc_opamp_current_offset[2]);
 80010b0:	4b47      	ldr	r3, [pc, #284]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fa6f 	bl	8000598 <__aeabi_f2d>
 80010ba:	4680      	mov	r8, r0
 80010bc:	4689      	mov	r9, r1
 80010be:	4b44      	ldr	r3, [pc, #272]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa68 	bl	8000598 <__aeabi_f2d>
 80010c8:	4604      	mov	r4, r0
 80010ca:	460d      	mov	r5, r1
 80010cc:	4b40      	ldr	r3, [pc, #256]	; (80011d0 <FOC_runCalibrationSequence+0x178>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fa61 	bl	8000598 <__aeabi_f2d>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	1d38      	adds	r0, r7, #4
 80010dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80010e0:	e9cd 4500 	strd	r4, r5, [sp]
 80010e4:	4642      	mov	r2, r8
 80010e6:	464b      	mov	r3, r9
 80010e8:	493b      	ldr	r1, [pc, #236]	; (80011d8 <FOC_runCalibrationSequence+0x180>)
 80010ea:	f00a f99d 	bl	800b428 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f895 	bl	8000220 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	1d39      	adds	r1, r7, #4
 80010fc:	230a      	movs	r3, #10
 80010fe:	4837      	ldr	r0, [pc, #220]	; (80011dc <FOC_runCalibrationSequence+0x184>)
 8001100:	f008 fe2b 	bl	8009d5a <HAL_UART_Transmit>
  }

  // open loop calibration
  float flux_angle_setpoint = 0;
 8001104:	f04f 0300 	mov.w	r3, #0
 8001108:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  float voltage_setpoint = 1;
 800110c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001110:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  FOC_setFluxAngle(flux_angle_setpoint, voltage_setpoint);
 8001114:	edd7 0a24 	vldr	s1, [r7, #144]	; 0x90
 8001118:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 800111c:	f000 fbe8 	bl	80018f0 <FOC_setFluxAngle>
  HAL_Delay(500);
 8001120:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001124:	f002 fb26 	bl	8003774 <HAL_Delay>

  float start_position = AS5600_getPosition(&encoder);
 8001128:	482d      	ldr	r0, [pc, #180]	; (80011e0 <FOC_runCalibrationSequence+0x188>)
 800112a:	f009 fc4d 	bl	800a9c8 <AS5600_getPosition>
 800112e:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c

  // move one electrical revolution forward
  for (int16_t i=0; i<=500; i+=1) {
 8001132:	2300      	movs	r3, #0
 8001134:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001138:	e02a      	b.n	8001190 <FOC_runCalibrationSequence+0x138>
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 800113a:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 800113e:	ee07 3a90 	vmov	s15, r3
 8001142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001146:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80011e4 <FOC_runCalibrationSequence+0x18c>
 800114a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800114e:	ee16 0a90 	vmov	r0, s13
 8001152:	f7ff fa21 	bl	8000598 <__aeabi_f2d>
 8001156:	a318      	add	r3, pc, #96	; (adr r3, 80011b8 <FOC_runCalibrationSequence+0x160>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff fa74 	bl	8000648 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	f7ff fd46 	bl	8000bf8 <__aeabi_d2f>
 800116c:	4603      	mov	r3, r0
 800116e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    FOC_setFluxAngle(flux_angle_setpoint, voltage_setpoint);
 8001172:	edd7 0a24 	vldr	s1, [r7, #144]	; 0x90
 8001176:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 800117a:	f000 fbb9 	bl	80018f0 <FOC_setFluxAngle>
    HAL_Delay(2);
 800117e:	2002      	movs	r0, #2
 8001180:	f002 faf8 	bl	8003774 <HAL_Delay>
  for (int16_t i=0; i<=500; i+=1) {
 8001184:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001188:	3301      	adds	r3, #1
 800118a:	b29b      	uxth	r3, r3
 800118c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001190:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8001194:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001198:	ddcf      	ble.n	800113a <FOC_runCalibrationSequence+0xe2>
  }
  HAL_Delay(500);
 800119a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800119e:	f002 fae9 	bl	8003774 <HAL_Delay>

  float end_position = AS5600_getPosition(&encoder);
 80011a2:	480f      	ldr	r0, [pc, #60]	; (80011e0 <FOC_runCalibrationSequence+0x188>)
 80011a4:	f009 fc10 	bl	800a9c8 <AS5600_getPosition>
 80011a8:	ed87 0a22 	vstr	s0, [r7, #136]	; 0x88

  for (int16_t i=500; i>=0; i-=1) {
 80011ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011b0:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80011b4:	e043      	b.n	800123e <FOC_runCalibrationSequence+0x1e6>
 80011b6:	bf00      	nop
 80011b8:	54442d18 	.word	0x54442d18
 80011bc:	401921fb 	.word	0x401921fb
 80011c0:	2000068e 	.word	0x2000068e
 80011c4:	48000800 	.word	0x48000800
 80011c8:	200004f4 	.word	0x200004f4
 80011cc:	20000668 	.word	0x20000668
 80011d0:	20000674 	.word	0x20000674
 80011d4:	20000670 	.word	0x20000670
 80011d8:	0800e6a0 	.word	0x0800e6a0
 80011dc:	200005d8 	.word	0x200005d8
 80011e0:	2000067c 	.word	0x2000067c
 80011e4:	43fa0000 	.word	0x43fa0000
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 80011e8:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	; 0x9c
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011f4:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 80011e4 <FOC_runCalibrationSequence+0x18c>
 80011f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011fc:	ee16 0a90 	vmov	r0, s13
 8001200:	f7ff f9ca 	bl	8000598 <__aeabi_f2d>
 8001204:	a394      	add	r3, pc, #592	; (adr r3, 8001458 <FOC_runCalibrationSequence+0x400>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff fa1d 	bl	8000648 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fcef 	bl	8000bf8 <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    FOC_setFluxAngle(flux_angle_setpoint, voltage_setpoint);
 8001220:	edd7 0a24 	vldr	s1, [r7, #144]	; 0x90
 8001224:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 8001228:	f000 fb62 	bl	80018f0 <FOC_setFluxAngle>
    HAL_Delay(2);
 800122c:	2002      	movs	r0, #2
 800122e:	f002 faa1 	bl	8003774 <HAL_Delay>
  for (int16_t i=500; i>=0; i-=1) {
 8001232:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001236:	3b01      	subs	r3, #1
 8001238:	b29b      	uxth	r3, r3
 800123a:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 800123e:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	; 0x9c
 8001242:	2b00      	cmp	r3, #0
 8001244:	dad0      	bge.n	80011e8 <FOC_runCalibrationSequence+0x190>
  }

  flux_angle_setpoint = 0;
 8001246:	f04f 0300 	mov.w	r3, #0
 800124a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  FOC_setFluxAngle(flux_angle_setpoint, voltage_setpoint);
 800124e:	edd7 0a24 	vldr	s1, [r7, #144]	; 0x90
 8001252:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 8001256:	f000 fb4b 	bl	80018f0 <FOC_setFluxAngle>
  HAL_Delay(500);
 800125a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800125e:	f002 fa89 	bl	8003774 <HAL_Delay>

  start_position = 0.5 * AS5600_getPosition(&encoder) + 0.5 * start_position;
 8001262:	487f      	ldr	r0, [pc, #508]	; (8001460 <FOC_runCalibrationSequence+0x408>)
 8001264:	f009 fbb0 	bl	800a9c8 <AS5600_getPosition>
 8001268:	ee10 3a10 	vmov	r3, s0
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f993 	bl	8000598 <__aeabi_f2d>
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b7b      	ldr	r3, [pc, #492]	; (8001464 <FOC_runCalibrationSequence+0x40c>)
 8001278:	f7ff f9e6 	bl	8000648 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4614      	mov	r4, r2
 8001282:	461d      	mov	r5, r3
 8001284:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001288:	f7ff f986 	bl	8000598 <__aeabi_f2d>
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	4b74      	ldr	r3, [pc, #464]	; (8001464 <FOC_runCalibrationSequence+0x40c>)
 8001292:	f7ff f9d9 	bl	8000648 <__aeabi_dmul>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4620      	mov	r0, r4
 800129c:	4629      	mov	r1, r5
 800129e:	f7ff f81d 	bl	80002dc <__adddf3>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4610      	mov	r0, r2
 80012a8:	4619      	mov	r1, r3
 80012aa:	f7ff fca5 	bl	8000bf8 <__aeabi_d2f>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HAL_Delay(500);
 80012b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012b8:	f002 fa5c 	bl	8003774 <HAL_Delay>

  // release motor
  FOC_setFluxAngle(0, 0);
 80012bc:	eddf 0a6a 	vldr	s1, [pc, #424]	; 8001468 <FOC_runCalibrationSequence+0x410>
 80012c0:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8001468 <FOC_runCalibrationSequence+0x410>
 80012c4:	f000 fb14 	bl	80018f0 <FOC_setFluxAngle>


  float delta_position = end_position - start_position;
 80012c8:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80012cc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80012d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

  {
    char str[128];
    sprintf(str, "initial encoder angle: %f\r\n", start_position);
 80012d8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80012dc:	f7ff f95c 	bl	8000598 <__aeabi_f2d>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	1d38      	adds	r0, r7, #4
 80012e6:	4961      	ldr	r1, [pc, #388]	; (800146c <FOC_runCalibrationSequence+0x414>)
 80012e8:	f00a f89e 	bl	800b428 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7fe ff96 	bl	8000220 <strlen>
 80012f4:	4603      	mov	r3, r0
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	1d39      	adds	r1, r7, #4
 80012fa:	230a      	movs	r3, #10
 80012fc:	485c      	ldr	r0, [pc, #368]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 80012fe:	f008 fd2c 	bl	8009d5a <HAL_UART_Transmit>
    sprintf(str, "end encoder angle: %f\r\n", end_position);
 8001302:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001306:	f7ff f947 	bl	8000598 <__aeabi_f2d>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	1d38      	adds	r0, r7, #4
 8001310:	4958      	ldr	r1, [pc, #352]	; (8001474 <FOC_runCalibrationSequence+0x41c>)
 8001312:	f00a f889 	bl	800b428 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	4618      	mov	r0, r3
 800131a:	f7fe ff81 	bl	8000220 <strlen>
 800131e:	4603      	mov	r3, r0
 8001320:	b29a      	uxth	r2, r3
 8001322:	1d39      	adds	r1, r7, #4
 8001324:	230a      	movs	r3, #10
 8001326:	4852      	ldr	r0, [pc, #328]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 8001328:	f008 fd17 	bl	8009d5a <HAL_UART_Transmit>
    sprintf(str, "delta angle: %f\r\n", delta_position);
 800132c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001330:	f7ff f932 	bl	8000598 <__aeabi_f2d>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	1d38      	adds	r0, r7, #4
 800133a:	494f      	ldr	r1, [pc, #316]	; (8001478 <FOC_runCalibrationSequence+0x420>)
 800133c:	f00a f874 	bl	800b428 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff6c 	bl	8000220 <strlen>
 8001348:	4603      	mov	r3, r0
 800134a:	b29a      	uxth	r2, r3
 800134c:	1d39      	adds	r1, r7, #4
 800134e:	230a      	movs	r3, #10
 8001350:	4847      	ldr	r0, [pc, #284]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 8001352:	f008 fd02 	bl	8009d5a <HAL_UART_Transmit>
  }


  if (fabsf(delta_position) < 0.1) {
 8001356:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800135a:	eef0 7ae7 	vabs.f32	s15, s15
 800135e:	ee17 0a90 	vmov	r0, s15
 8001362:	f7ff f919 	bl	8000598 <__aeabi_f2d>
 8001366:	a33a      	add	r3, pc, #232	; (adr r3, 8001450 <FOC_runCalibrationSequence+0x3f8>)
 8001368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136c:	f7ff fbde 	bl	8000b2c <__aeabi_dcmplt>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d005      	beq.n	8001382 <FOC_runCalibrationSequence+0x32a>
    // motor did not rotate
    HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: motor not rotating\r\n", strlen("ERROR: motor not rotating\r\n"), 10);
 8001376:	230a      	movs	r3, #10
 8001378:	221b      	movs	r2, #27
 800137a:	4940      	ldr	r1, [pc, #256]	; (800147c <FOC_runCalibrationSequence+0x424>)
 800137c:	483c      	ldr	r0, [pc, #240]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 800137e:	f008 fcec 	bl	8009d5a <HAL_UART_Transmit>
  }

  if (fabsf(fabsf(delta_position)*n_pole_pairs-(2*M_PI)) > 0.5f) {
 8001382:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001386:	eeb0 7ae7 	vabs.f32	s14, s15
 800138a:	4b3d      	ldr	r3, [pc, #244]	; (8001480 <FOC_runCalibrationSequence+0x428>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	ee07 3a90 	vmov	s15, r3
 8001392:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139a:	ee17 0a90 	vmov	r0, s15
 800139e:	f7ff f8fb 	bl	8000598 <__aeabi_f2d>
 80013a2:	a32d      	add	r3, pc, #180	; (adr r3, 8001458 <FOC_runCalibrationSequence+0x400>)
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	f7fe ff96 	bl	80002d8 <__aeabi_dsub>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f7ff fc20 	bl	8000bf8 <__aeabi_d2f>
 80013b8:	ee07 0a90 	vmov	s15, r0
 80013bc:	eef0 7ae7 	vabs.f32	s15, s15
 80013c0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013cc:	dd05      	ble.n	80013da <FOC_runCalibrationSequence+0x382>
    HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: motor pole pair mismatch\r\n", strlen("ERROR: motor pole pair mismatch\r\n"), 10);
 80013ce:	230a      	movs	r3, #10
 80013d0:	2221      	movs	r2, #33	; 0x21
 80013d2:	492c      	ldr	r1, [pc, #176]	; (8001484 <FOC_runCalibrationSequence+0x42c>)
 80013d4:	4826      	ldr	r0, [pc, #152]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 80013d6:	f008 fcc0 	bl	8009d5a <HAL_UART_Transmit>
  }


  // set electrical angle
  encoder_flux_angle_offset = wrapTo2Pi(start_position * n_pole_pairs);
 80013da:	4b29      	ldr	r3, [pc, #164]	; (8001480 <FOC_runCalibrationSequence+0x428>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80013ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ee:	eeb0 0a67 	vmov.f32	s0, s15
 80013f2:	f7ff fdfd 	bl	8000ff0 <wrapTo2Pi>
 80013f6:	eef0 7a40 	vmov.f32	s15, s0
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <FOC_runCalibrationSequence+0x430>)
 80013fc:	edc3 7a00 	vstr	s15, [r3]

  {
    char str[128];
    sprintf(str, "offset angle: %f\r\n", encoder_flux_angle_offset);
 8001400:	4b21      	ldr	r3, [pc, #132]	; (8001488 <FOC_runCalibrationSequence+0x430>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff f8c7 	bl	8000598 <__aeabi_f2d>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	1d38      	adds	r0, r7, #4
 8001410:	491e      	ldr	r1, [pc, #120]	; (800148c <FOC_runCalibrationSequence+0x434>)
 8001412:	f00a f809 	bl	800b428 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4618      	mov	r0, r3
 800141a:	f7fe ff01 	bl	8000220 <strlen>
 800141e:	4603      	mov	r3, r0
 8001420:	b29a      	uxth	r2, r3
 8001422:	1d39      	adds	r1, r7, #4
 8001424:	230a      	movs	r3, #10
 8001426:	4812      	ldr	r0, [pc, #72]	; (8001470 <FOC_runCalibrationSequence+0x418>)
 8001428:	f008 fc97 	bl	8009d5a <HAL_UART_Transmit>
  }

  HAL_Delay(1000);
 800142c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001430:	f002 f9a0 	bl	8003774 <HAL_Delay>

  foc_mode = prev_foc_mode;
 8001434:	4a16      	ldr	r2, [pc, #88]	; (8001490 <FOC_runCalibrationSequence+0x438>)
 8001436:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 800143a:	7013      	strb	r3, [r2, #0]
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	2140      	movs	r1, #64	; 0x40
 8001440:	4814      	ldr	r0, [pc, #80]	; (8001494 <FOC_runCalibrationSequence+0x43c>)
 8001442:	f005 f867 	bl	8006514 <HAL_GPIO_WritePin>
}
 8001446:	bf00      	nop
 8001448:	37a0      	adds	r7, #160	; 0xa0
 800144a:	46bd      	mov	sp, r7
 800144c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001450:	9999999a 	.word	0x9999999a
 8001454:	3fb99999 	.word	0x3fb99999
 8001458:	54442d18 	.word	0x54442d18
 800145c:	401921fb 	.word	0x401921fb
 8001460:	2000067c 	.word	0x2000067c
 8001464:	3fe00000 	.word	0x3fe00000
 8001468:	00000000 	.word	0x00000000
 800146c:	0800e6c4 	.word	0x0800e6c4
 8001470:	200005d8 	.word	0x200005d8
 8001474:	0800e6e0 	.word	0x0800e6e0
 8001478:	0800e6f8 	.word	0x0800e6f8
 800147c:	0800e70c 	.word	0x0800e70c
 8001480:	2000068c 	.word	0x2000068c
 8001484:	0800e728 	.word	0x0800e728
 8001488:	200006c4 	.word	0x200006c4
 800148c:	0800e74c 	.word	0x0800e74c
 8001490:	2000068e 	.word	0x2000068e
 8001494:	48000800 	.word	0x48000800

08001498 <FOC_updatePositionPID>:



void FOC_updatePositionPID(float target_position) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	ed87 0a01 	vstr	s0, [r7, #4]
  const float alpha = 0.2;
 80014a2:	4b30      	ldr	r3, [pc, #192]	; (8001564 <FOC_updatePositionPID+0xcc>)
 80014a4:	617b      	str	r3, [r7, #20]
  position_setpoint = (alpha * target_position) + (1-alpha) * position_setpoint;
 80014a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80014aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80014b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80014ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <FOC_updatePositionPID+0xd0>)
 80014c0:	edd3 7a00 	vldr	s15, [r3]
 80014c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014cc:	4b26      	ldr	r3, [pc, #152]	; (8001568 <FOC_updatePositionPID+0xd0>)
 80014ce:	edc3 7a00 	vstr	s15, [r3]

  float position_error = position_setpoint - position_measured;
 80014d2:	4b25      	ldr	r3, [pc, #148]	; (8001568 <FOC_updatePositionPID+0xd0>)
 80014d4:	ed93 7a00 	vldr	s14, [r3]
 80014d8:	4b24      	ldr	r3, [pc, #144]	; (800156c <FOC_updatePositionPID+0xd4>)
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e2:	edc7 7a04 	vstr	s15, [r7, #16]

  float position_kp = 0.2; //30;
 80014e6:	4b1f      	ldr	r3, [pc, #124]	; (8001564 <FOC_updatePositionPID+0xcc>)
 80014e8:	60fb      	str	r3, [r7, #12]

  torque_setpoint = position_kp * position_error;
 80014ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80014ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80014f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f6:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <FOC_updatePositionPID+0xd8>)
 80014f8:	edc3 7a00 	vstr	s15, [r3]

  flux_setpoint = 0;
 80014fc:	4b1d      	ldr	r3, [pc, #116]	; (8001574 <FOC_updatePositionPID+0xdc>)
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	601a      	str	r2, [r3, #0]

  float maximum_current = 1;
 8001504:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001508:	60bb      	str	r3, [r7, #8]
  torque_setpoint = clampf(torque_setpoint, -maximum_current, maximum_current);
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <FOC_updatePositionPID+0xd8>)
 800150c:	ed93 7a00 	vldr	s14, [r3]
 8001510:	edd7 7a02 	vldr	s15, [r7, #8]
 8001514:	eef1 7a67 	vneg.f32	s15, s15
 8001518:	ed97 1a02 	vldr	s2, [r7, #8]
 800151c:	eef0 0a67 	vmov.f32	s1, s15
 8001520:	eeb0 0a47 	vmov.f32	s0, s14
 8001524:	f7ff fd3a 	bl	8000f9c <clampf>
 8001528:	eef0 7a40 	vmov.f32	s15, s0
 800152c:	4b10      	ldr	r3, [pc, #64]	; (8001570 <FOC_updatePositionPID+0xd8>)
 800152e:	edc3 7a00 	vstr	s15, [r3]
  flux_setpoint = clampf(flux_setpoint, -maximum_current, maximum_current);
 8001532:	4b10      	ldr	r3, [pc, #64]	; (8001574 <FOC_updatePositionPID+0xdc>)
 8001534:	ed93 7a00 	vldr	s14, [r3]
 8001538:	edd7 7a02 	vldr	s15, [r7, #8]
 800153c:	eef1 7a67 	vneg.f32	s15, s15
 8001540:	ed97 1a02 	vldr	s2, [r7, #8]
 8001544:	eef0 0a67 	vmov.f32	s1, s15
 8001548:	eeb0 0a47 	vmov.f32	s0, s14
 800154c:	f7ff fd26 	bl	8000f9c <clampf>
 8001550:	eef0 7a40 	vmov.f32	s15, s0
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <FOC_updatePositionPID+0xdc>)
 8001556:	edc3 7a00 	vstr	s15, [r3]
}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	3e4ccccd 	.word	0x3e4ccccd
 8001568:	200006bc 	.word	0x200006bc
 800156c:	200006c0 	.word	0x200006c0
 8001570:	200006c8 	.word	0x200006c8
 8001574:	200006cc 	.word	0x200006cc

08001578 <FOC_updateTorque>:


void FOC_updateTorque() {
 8001578:	b580      	push	{r7, lr}
 800157a:	ed2d 8b02 	vpush	{d8}
 800157e:	b094      	sub	sp, #80	; 0x50
 8001580:	af00      	add	r7, sp, #0
  if (foc_mode == FOC_MODE_IDLE || foc_mode == FOC_MODE_CALIBRATION) {
 8001582:	4bc9      	ldr	r3, [pc, #804]	; (80018a8 <FOC_updateTorque+0x330>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 817e 	beq.w	8001888 <FOC_updateTorque+0x310>
 800158c:	4bc6      	ldr	r3, [pc, #792]	; (80018a8 <FOC_updateTorque+0x330>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	f000 8179 	beq.w	8001888 <FOC_updateTorque+0x310>
    return;
  }
  position_measured = AS5600_getPosition(&encoder);
 8001596:	48c5      	ldr	r0, [pc, #788]	; (80018ac <FOC_updateTorque+0x334>)
 8001598:	f009 fa16 	bl	800a9c8 <AS5600_getPosition>
 800159c:	eef0 7a40 	vmov.f32	s15, s0
 80015a0:	4bc3      	ldr	r3, [pc, #780]	; (80018b0 <FOC_updateTorque+0x338>)
 80015a2:	edc3 7a00 	vstr	s15, [r3]

  float i_a = phase_current_measured[0];
 80015a6:	4bc3      	ldr	r3, [pc, #780]	; (80018b4 <FOC_updateTorque+0x33c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  float i_b = phase_current_measured[1];
 80015ac:	4bc1      	ldr	r3, [pc, #772]	; (80018b4 <FOC_updateTorque+0x33c>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	64bb      	str	r3, [r7, #72]	; 0x48
  float i_c = phase_current_measured[2];
 80015b2:	4bc0      	ldr	r3, [pc, #768]	; (80018b4 <FOC_updateTorque+0x33c>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	647b      	str	r3, [r7, #68]	; 0x44

  float i_alpha = i_a + (cosf((2./3.) * M_PI) * i_b) + (cosf((2./3.) * M_PI) * i_c);
 80015b8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015bc:	ed9f 7abe 	vldr	s14, [pc, #760]	; 80018b8 <FOC_updateTorque+0x340>
 80015c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015c4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80015c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015cc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80015d0:	eddf 6ab9 	vldr	s13, [pc, #740]	; 80018b8 <FOC_updateTorque+0x340>
 80015d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015dc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  float i_beta = sinf((2./3.) * M_PI) * i_b - sinf((2./3.) * M_PI) * i_c;
 80015e0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015e4:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80018bc <FOC_updateTorque+0x344>
 80015e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015ec:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80015f0:	eddf 6ab2 	vldr	s13, [pc, #712]	; 80018bc <FOC_updateTorque+0x344>
 80015f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015fc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

  i_alpha *= 2 / 3.;
 8001600:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001602:	f7fe ffc9 	bl	8000598 <__aeabi_f2d>
 8001606:	a3a4      	add	r3, pc, #656	; (adr r3, 8001898 <FOC_updateTorque+0x320>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	f7ff f81c 	bl	8000648 <__aeabi_dmul>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4610      	mov	r0, r2
 8001616:	4619      	mov	r1, r3
 8001618:	f7ff faee 	bl	8000bf8 <__aeabi_d2f>
 800161c:	4603      	mov	r3, r0
 800161e:	643b      	str	r3, [r7, #64]	; 0x40
  i_beta *= 2 / 3.;
 8001620:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001622:	f7fe ffb9 	bl	8000598 <__aeabi_f2d>
 8001626:	a39c      	add	r3, pc, #624	; (adr r3, 8001898 <FOC_updateTorque+0x320>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7ff f80c 	bl	8000648 <__aeabi_dmul>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	f7ff fade 	bl	8000bf8 <__aeabi_d2f>
 800163c:	4603      	mov	r3, r0
 800163e:	63fb      	str	r3, [r7, #60]	; 0x3c


  float theta = wrapTo2Pi((position_measured * (float)n_pole_pairs) - encoder_flux_angle_offset);
 8001640:	4b9f      	ldr	r3, [pc, #636]	; (80018c0 <FOC_updateTorque+0x348>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	ee07 3a90 	vmov	s15, r3
 8001648:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800164c:	4b98      	ldr	r3, [pc, #608]	; (80018b0 <FOC_updateTorque+0x338>)
 800164e:	edd3 7a00 	vldr	s15, [r3]
 8001652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001656:	4b9b      	ldr	r3, [pc, #620]	; (80018c4 <FOC_updateTorque+0x34c>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001660:	eeb0 0a67 	vmov.f32	s0, s15
 8001664:	f7ff fcc4 	bl	8000ff0 <wrapTo2Pi>
 8001668:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38

  float i_q = -i_alpha * sinf(theta) + i_beta * cosf(theta);
 800166c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001670:	eeb1 8a67 	vneg.f32	s16, s15
 8001674:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8001678:	f00c f9e4 	bl	800da44 <sinf>
 800167c:	eef0 7a40 	vmov.f32	s15, s0
 8001680:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001684:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8001688:	f00c f946 	bl	800d918 <cosf>
 800168c:	eeb0 7a40 	vmov.f32	s14, s0
 8001690:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001698:	ee78 7a27 	vadd.f32	s15, s16, s15
 800169c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  float i_d = i_alpha * cosf(theta) + i_beta * sinf(theta);
 80016a0:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 80016a4:	f00c f938 	bl	800d918 <cosf>
 80016a8:	eeb0 7a40 	vmov.f32	s14, s0
 80016ac:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80016b0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80016b4:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 80016b8:	f00c f9c4 	bl	800da44 <sinf>
 80016bc:	eeb0 7a40 	vmov.f32	s14, s0
 80016c0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80016c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016c8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80016cc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

  const float ALPHA = 0.1;
 80016d0:	4b7d      	ldr	r3, [pc, #500]	; (80018c8 <FOC_updateTorque+0x350>)
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  i_q_filtered = ALPHA * i_q + (1-ALPHA) * i_q_filtered;
 80016d4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80016d8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80016dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016e4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80016e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016ec:	4b77      	ldr	r3, [pc, #476]	; (80018cc <FOC_updateTorque+0x354>)
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fa:	4b74      	ldr	r3, [pc, #464]	; (80018cc <FOC_updateTorque+0x354>)
 80016fc:	edc3 7a00 	vstr	s15, [r3]
  i_d_filtered = ALPHA * i_d + (1-ALPHA) * i_d_filtered;
 8001700:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001704:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001708:	ee27 7a27 	vmul.f32	s14, s14, s15
 800170c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001710:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001714:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001718:	4b6d      	ldr	r3, [pc, #436]	; (80018d0 <FOC_updateTorque+0x358>)
 800171a:	edd3 7a00 	vldr	s15, [r3]
 800171e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001726:	4b6a      	ldr	r3, [pc, #424]	; (80018d0 <FOC_updateTorque+0x358>)
 8001728:	edc3 7a00 	vstr	s15, [r3]


  uint8_t closed_loop = 1;
 800172c:	2301      	movs	r3, #1
 800172e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

//    float i_q_setpoint = 0.4;
//    float i_d_setpoint = 0;
  float i_q_setpoint = torque_setpoint;
 8001732:	4b68      	ldr	r3, [pc, #416]	; (80018d4 <FOC_updateTorque+0x35c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	627b      	str	r3, [r7, #36]	; 0x24
  float i_d_setpoint = flux_setpoint;
 8001738:	4b67      	ldr	r3, [pc, #412]	; (80018d8 <FOC_updateTorque+0x360>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	623b      	str	r3, [r7, #32]

  float i_q_error = i_q_setpoint - (closed_loop ? i_q_filtered : 0);
 800173e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <FOC_updateTorque+0x1d6>
 8001746:	4b61      	ldr	r3, [pc, #388]	; (80018cc <FOC_updateTorque+0x354>)
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	e001      	b.n	8001752 <FOC_updateTorque+0x1da>
 800174e:	eddf 7a63 	vldr	s15, [pc, #396]	; 80018dc <FOC_updateTorque+0x364>
 8001752:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001756:	ee77 7a67 	vsub.f32	s15, s14, s15
 800175a:	edc7 7a07 	vstr	s15, [r7, #28]
  float i_d_error = i_d_setpoint - (closed_loop ? i_d_filtered : 0);
 800175e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <FOC_updateTorque+0x1f6>
 8001766:	4b5a      	ldr	r3, [pc, #360]	; (80018d0 <FOC_updateTorque+0x358>)
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	e001      	b.n	8001772 <FOC_updateTorque+0x1fa>
 800176e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80018dc <FOC_updateTorque+0x364>
 8001772:	ed97 7a08 	vldr	s14, [r7, #32]
 8001776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800177a:	edc7 7a06 	vstr	s15, [r7, #24]

  float v_q_kp = 5;
 800177e:	4b58      	ldr	r3, [pc, #352]	; (80018e0 <FOC_updateTorque+0x368>)
 8001780:	617b      	str	r3, [r7, #20]
  float v_d_kp = 5;
 8001782:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <FOC_updateTorque+0x368>)
 8001784:	613b      	str	r3, [r7, #16]

  v_q = i_q_error * v_q_kp;  // kp = 0.02
 8001786:	ed97 7a07 	vldr	s14, [r7, #28]
 800178a:	edd7 7a05 	vldr	s15, [r7, #20]
 800178e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001792:	4b54      	ldr	r3, [pc, #336]	; (80018e4 <FOC_updateTorque+0x36c>)
 8001794:	edc3 7a00 	vstr	s15, [r3]
  v_d = i_d_error * v_d_kp;
 8001798:	ed97 7a06 	vldr	s14, [r7, #24]
 800179c:	edd7 7a04 	vldr	s15, [r7, #16]
 80017a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a4:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <FOC_updateTorque+0x370>)
 80017a6:	edc3 7a00 	vstr	s15, [r3]

  // clamp voltage
  if (bus_voltage_measured > 0) {
 80017aa:	4b50      	ldr	r3, [pc, #320]	; (80018ec <FOC_updateTorque+0x374>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	dd57      	ble.n	800186a <FOC_updateTorque+0x2f2>
    float v_max_sq = bus_voltage_measured * bus_voltage_measured * 1.15; // CSVPWM over modulation
 80017ba:	4b4c      	ldr	r3, [pc, #304]	; (80018ec <FOC_updateTorque+0x374>)
 80017bc:	ed93 7a00 	vldr	s14, [r3]
 80017c0:	4b4a      	ldr	r3, [pc, #296]	; (80018ec <FOC_updateTorque+0x374>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ca:	ee17 0a90 	vmov	r0, s15
 80017ce:	f7fe fee3 	bl	8000598 <__aeabi_f2d>
 80017d2:	a333      	add	r3, pc, #204	; (adr r3, 80018a0 <FOC_updateTorque+0x328>)
 80017d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d8:	f7fe ff36 	bl	8000648 <__aeabi_dmul>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4610      	mov	r0, r2
 80017e2:	4619      	mov	r1, r3
 80017e4:	f7ff fa08 	bl	8000bf8 <__aeabi_d2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	60fb      	str	r3, [r7, #12]
    float v_norm = v_q * v_q + v_d * v_d;
 80017ec:	4b3d      	ldr	r3, [pc, #244]	; (80018e4 <FOC_updateTorque+0x36c>)
 80017ee:	ed93 7a00 	vldr	s14, [r3]
 80017f2:	4b3c      	ldr	r3, [pc, #240]	; (80018e4 <FOC_updateTorque+0x36c>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017fc:	4b3a      	ldr	r3, [pc, #232]	; (80018e8 <FOC_updateTorque+0x370>)
 80017fe:	edd3 6a00 	vldr	s13, [r3]
 8001802:	4b39      	ldr	r3, [pc, #228]	; (80018e8 <FOC_updateTorque+0x370>)
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	edc7 7a02 	vstr	s15, [r7, #8]
    if (v_norm > v_max_sq) {
 8001814:	ed97 7a02 	vldr	s14, [r7, #8]
 8001818:	edd7 7a03 	vldr	s15, [r7, #12]
 800181c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	dd21      	ble.n	800186a <FOC_updateTorque+0x2f2>
      float k = sqrtf(fabsf(v_norm / v_max_sq));
 8001826:	edd7 6a02 	vldr	s13, [r7, #8]
 800182a:	ed97 7a03 	vldr	s14, [r7, #12]
 800182e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001832:	eef0 7ae7 	vabs.f32	s15, s15
 8001836:	eeb0 0a67 	vmov.f32	s0, s15
 800183a:	f00c f969 	bl	800db10 <sqrtf>
 800183e:	ed87 0a01 	vstr	s0, [r7, #4]
      v_q *= k;
 8001842:	4b28      	ldr	r3, [pc, #160]	; (80018e4 <FOC_updateTorque+0x36c>)
 8001844:	ed93 7a00 	vldr	s14, [r3]
 8001848:	edd7 7a01 	vldr	s15, [r7, #4]
 800184c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001850:	4b24      	ldr	r3, [pc, #144]	; (80018e4 <FOC_updateTorque+0x36c>)
 8001852:	edc3 7a00 	vstr	s15, [r3]
      v_d *= k;
 8001856:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <FOC_updateTorque+0x370>)
 8001858:	ed93 7a00 	vldr	s14, [r3]
 800185c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001864:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <FOC_updateTorque+0x370>)
 8001866:	edc3 7a00 	vstr	s15, [r3]
  }

//    if (fabsf(v_q) < 0.1) v_q = 0;
//    if (fabsf(v_d) < 0.1) v_d = 0;

  FOC_generateInvClarkSVPWM(v_q, v_d, theta);
 800186a:	4b1e      	ldr	r3, [pc, #120]	; (80018e4 <FOC_updateTorque+0x36c>)
 800186c:	edd3 7a00 	vldr	s15, [r3]
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <FOC_updateTorque+0x370>)
 8001872:	ed93 7a00 	vldr	s14, [r3]
 8001876:	ed97 1a0e 	vldr	s2, [r7, #56]	; 0x38
 800187a:	eef0 0a47 	vmov.f32	s1, s14
 800187e:	eeb0 0a67 	vmov.f32	s0, s15
 8001882:	f000 f85d 	bl	8001940 <FOC_generateInvClarkSVPWM>
 8001886:	e000      	b.n	800188a <FOC_updateTorque+0x312>
    return;
 8001888:	bf00      	nop

}
 800188a:	3750      	adds	r7, #80	; 0x50
 800188c:	46bd      	mov	sp, r7
 800188e:	ecbd 8b02 	vpop	{d8}
 8001892:	bd80      	pop	{r7, pc}
 8001894:	f3af 8000 	nop.w
 8001898:	55555555 	.word	0x55555555
 800189c:	3fe55555 	.word	0x3fe55555
 80018a0:	66666666 	.word	0x66666666
 80018a4:	3ff26666 	.word	0x3ff26666
 80018a8:	2000068e 	.word	0x2000068e
 80018ac:	2000067c 	.word	0x2000067c
 80018b0:	200006c0 	.word	0x200006c0
 80018b4:	20000690 	.word	0x20000690
 80018b8:	bf000001 	.word	0xbf000001
 80018bc:	3f5db3d7 	.word	0x3f5db3d7
 80018c0:	2000068c 	.word	0x2000068c
 80018c4:	200006c4 	.word	0x200006c4
 80018c8:	3dcccccd 	.word	0x3dcccccd
 80018cc:	2000069c 	.word	0x2000069c
 80018d0:	200006a0 	.word	0x200006a0
 80018d4:	200006c8 	.word	0x200006c8
 80018d8:	200006cc 	.word	0x200006cc
 80018dc:	00000000 	.word	0x00000000
 80018e0:	40a00000 	.word	0x40a00000
 80018e4:	200006a4 	.word	0x200006a4
 80018e8:	200006a8 	.word	0x200006a8
 80018ec:	200006ac 	.word	0x200006ac

080018f0 <FOC_setFluxAngle>:
/**
 * set flux angle within one electrical revolution.
 *
 * @param angle_setpoint: the electrical revolution angle, in radian.
 */
void FOC_setFluxAngle(float angle_setpoint, float voltage_setpoint) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80018fa:	edc7 0a00 	vstr	s1, [r7]
  float theta = wrapTo2Pi(angle_setpoint);
 80018fe:	ed97 0a01 	vldr	s0, [r7, #4]
 8001902:	f7ff fb75 	bl	8000ff0 <wrapTo2Pi>
 8001906:	ed87 0a05 	vstr	s0, [r7, #20]
  float v_q = 0.0f;
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  float v_d = clampf(voltage_setpoint, -2, 14);
 8001910:	eeb2 1a0c 	vmov.f32	s2, #44	; 0x41600000  14.0
 8001914:	eef8 0a00 	vmov.f32	s1, #128	; 0xc0000000 -2.0
 8001918:	ed97 0a00 	vldr	s0, [r7]
 800191c:	f7ff fb3e 	bl	8000f9c <clampf>
 8001920:	ed87 0a03 	vstr	s0, [r7, #12]

  FOC_generateInvClarkSVPWM(v_q, v_d, theta);
 8001924:	ed97 1a05 	vldr	s2, [r7, #20]
 8001928:	edd7 0a03 	vldr	s1, [r7, #12]
 800192c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001930:	f000 f806 	bl	8001940 <FOC_generateInvClarkSVPWM>
}
 8001934:	bf00      	nop
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	0000      	movs	r0, r0
	...

08001940 <FOC_generateInvClarkSVPWM>:

void FOC_generateInvClarkSVPWM(float v_q, float v_d, float theta) {
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	ed2d 8b02 	vpush	{d8}
 8001946:	b08e      	sub	sp, #56	; 0x38
 8001948:	af00      	add	r7, sp, #0
 800194a:	ed87 0a03 	vstr	s0, [r7, #12]
 800194e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001952:	ed87 1a01 	vstr	s2, [r7, #4]
  float v_alpha = -v_q * sinf(theta) + v_d * cosf(theta);
 8001956:	edd7 7a03 	vldr	s15, [r7, #12]
 800195a:	eeb1 8a67 	vneg.f32	s16, s15
 800195e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001962:	f00c f86f 	bl	800da44 <sinf>
 8001966:	eef0 7a40 	vmov.f32	s15, s0
 800196a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800196e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001972:	f00b ffd1 	bl	800d918 <cosf>
 8001976:	eeb0 7a40 	vmov.f32	s14, s0
 800197a:	edd7 7a02 	vldr	s15, [r7, #8]
 800197e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001982:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001986:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  float v_beta = v_q * cosf(theta) + v_d * sinf(theta);
 800198a:	ed97 0a01 	vldr	s0, [r7, #4]
 800198e:	f00b ffc3 	bl	800d918 <cosf>
 8001992:	eeb0 7a40 	vmov.f32	s14, s0
 8001996:	edd7 7a03 	vldr	s15, [r7, #12]
 800199a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800199e:	ed97 0a01 	vldr	s0, [r7, #4]
 80019a2:	f00c f84f 	bl	800da44 <sinf>
 80019a6:	eeb0 7a40 	vmov.f32	s14, s0
 80019aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80019ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80019b6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  float v_a = v_alpha;
 80019ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  float v_b = (-0.5 * v_alpha) + ((sqrtf(3.0f)/2.) * v_beta);
 80019be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80019c0:	f7fe fdea 	bl	8000598 <__aeabi_f2d>
 80019c4:	f04f 0200 	mov.w	r2, #0
 80019c8:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <FOC_generateInvClarkSVPWM+0x220>)
 80019ca:	f7fe fe3d 	bl	8000648 <__aeabi_dmul>
 80019ce:	4602      	mov	r2, r0
 80019d0:	460b      	mov	r3, r1
 80019d2:	4614      	mov	r4, r2
 80019d4:	461d      	mov	r5, r3
 80019d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019d8:	f7fe fdde 	bl	8000598 <__aeabi_f2d>
 80019dc:	a35e      	add	r3, pc, #376	; (adr r3, 8001b58 <FOC_generateInvClarkSVPWM+0x218>)
 80019de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e2:	f7fe fe31 	bl	8000648 <__aeabi_dmul>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4620      	mov	r0, r4
 80019ec:	4629      	mov	r1, r5
 80019ee:	f7fe fc75 	bl	80002dc <__adddf3>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	f7ff f8fd 	bl	8000bf8 <__aeabi_d2f>
 80019fe:	4603      	mov	r3, r0
 8001a00:	62bb      	str	r3, [r7, #40]	; 0x28
  float v_c = (-0.5 * v_alpha) - ((sqrtf(3.0f)/2.) * v_beta);
 8001a02:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001a04:	f7fe fdc8 	bl	8000598 <__aeabi_f2d>
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b54      	ldr	r3, [pc, #336]	; (8001b60 <FOC_generateInvClarkSVPWM+0x220>)
 8001a0e:	f7fe fe1b 	bl	8000648 <__aeabi_dmul>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4614      	mov	r4, r2
 8001a18:	461d      	mov	r5, r3
 8001a1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a1c:	f7fe fdbc 	bl	8000598 <__aeabi_f2d>
 8001a20:	a34d      	add	r3, pc, #308	; (adr r3, 8001b58 <FOC_generateInvClarkSVPWM+0x218>)
 8001a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a26:	f7fe fe0f 	bl	8000648 <__aeabi_dmul>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4629      	mov	r1, r5
 8001a32:	f7fe fc51 	bl	80002d8 <__aeabi_dsub>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f7ff f8db 	bl	8000bf8 <__aeabi_d2f>
 8001a42:	4603      	mov	r3, r0
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24

  float v_neutral = .5f * (fmaxf(fmaxf(v_a, v_b), v_c) + fminf(fminf(v_a, v_b), v_c));
 8001a46:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8001a4a:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8001a4e:	f00b ffa7 	bl	800d9a0 <fmaxf>
 8001a52:	eef0 7a40 	vmov.f32	s15, s0
 8001a56:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8001a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a5e:	f00b ff9f 	bl	800d9a0 <fmaxf>
 8001a62:	eeb0 8a40 	vmov.f32	s16, s0
 8001a66:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8001a6a:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8001a6e:	f00b ffb2 	bl	800d9d6 <fminf>
 8001a72:	eef0 7a40 	vmov.f32	s15, s0
 8001a76:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8001a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a7e:	f00b ffaa 	bl	800d9d6 <fminf>
 8001a82:	eef0 7a40 	vmov.f32	s15, s0
 8001a86:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a8a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a92:	edc7 7a08 	vstr	s15, [r7, #32]

  phase_voltage_setpoint[0] = v_a - v_neutral;
 8001a96:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001a9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa2:	4b30      	ldr	r3, [pc, #192]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
  phase_voltage_setpoint[1] = v_b - v_neutral;
 8001aa8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001aac:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001ab6:	edc3 7a01 	vstr	s15, [r3, #4]
  phase_voltage_setpoint[2] = v_c - v_neutral;
 8001aba:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001abe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ac2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac6:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001ac8:	edc3 7a02 	vstr	s15, [r3, #8]

  float pwm_duty_cycle_a = .5f * ((phase_voltage_setpoint[0] / bus_voltage_measured) + 1.f);
 8001acc:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001ace:	edd3 6a00 	vldr	s13, [r3]
 8001ad2:	4b25      	ldr	r3, [pc, #148]	; (8001b68 <FOC_generateInvClarkSVPWM+0x228>)
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001adc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ae0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ae4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aec:	edc7 7a07 	vstr	s15, [r7, #28]
  float pwm_duty_cycle_b = .5f * ((phase_voltage_setpoint[1] / bus_voltage_measured) + 1.f);
 8001af0:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001af2:	edd3 6a01 	vldr	s13, [r3, #4]
 8001af6:	4b1c      	ldr	r3, [pc, #112]	; (8001b68 <FOC_generateInvClarkSVPWM+0x228>)
 8001af8:	ed93 7a00 	vldr	s14, [r3]
 8001afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b08:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b10:	edc7 7a06 	vstr	s15, [r7, #24]
  float pwm_duty_cycle_c = .5f * ((phase_voltage_setpoint[2] / bus_voltage_measured) + 1.f);
 8001b14:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <FOC_generateInvClarkSVPWM+0x224>)
 8001b16:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <FOC_generateInvClarkSVPWM+0x228>)
 8001b1c:	ed93 7a00 	vldr	s14, [r3]
 8001b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b34:	edc7 7a05 	vstr	s15, [r7, #20]

  FOC_setBridgeOutput(1, pwm_duty_cycle_a, pwm_duty_cycle_b, pwm_duty_cycle_c);
 8001b38:	ed97 1a05 	vldr	s2, [r7, #20]
 8001b3c:	edd7 0a06 	vldr	s1, [r7, #24]
 8001b40:	ed97 0a07 	vldr	s0, [r7, #28]
 8001b44:	2001      	movs	r0, #1
 8001b46:	f000 f811 	bl	8001b6c <FOC_setBridgeOutput>
}
 8001b4a:	bf00      	nop
 8001b4c:	3738      	adds	r7, #56	; 0x38
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	ecbd 8b02 	vpop	{d8}
 8001b54:	bdb0      	pop	{r4, r5, r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e0000000 	.word	0xe0000000
 8001b5c:	3febb67a 	.word	0x3febb67a
 8001b60:	bfe00000 	.word	0xbfe00000
 8001b64:	200006b0 	.word	0x200006b0
 8001b68:	200006ac 	.word	0x200006ac

08001b6c <FOC_setBridgeOutput>:

void FOC_setBridgeOutput(uint8_t enabled, float a, float b, float c) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b78:	edc7 0a01 	vstr	s1, [r7, #4]
 8001b7c:	ed87 1a00 	vstr	s2, [r7]
 8001b80:	73fb      	strb	r3, [r7, #15]
  if (!enabled) {
 8001b82:	7bfb      	ldrb	r3, [r7, #15]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10c      	bne.n	8001ba2 <FOC_setBridgeOutput+0x36>
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001b88:	4b36      	ldr	r3, [pc, #216]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001b90:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2200      	movs	r2, #0
 8001b96:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001b98:	4b32      	ldr	r3, [pc, #200]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	63da      	str	r2, [r3, #60]	; 0x3c
    return;
 8001ba0:	e05c      	b.n	8001c5c <FOC_setBridgeOutput+0xf0>
  }

  a = clampf(a, 0.0f, 0.98f);  // prevent hi-side switching bootstrap circuit loses voltage
 8001ba2:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8001c68 <FOC_setBridgeOutput+0xfc>
 8001ba6:	eddf 0a31 	vldr	s1, [pc, #196]	; 8001c6c <FOC_setBridgeOutput+0x100>
 8001baa:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bae:	f7ff f9f5 	bl	8000f9c <clampf>
 8001bb2:	ed87 0a02 	vstr	s0, [r7, #8]
  b = clampf(b, 0.0f, 0.98f);
 8001bb6:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 8001c68 <FOC_setBridgeOutput+0xfc>
 8001bba:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8001c6c <FOC_setBridgeOutput+0x100>
 8001bbe:	ed97 0a01 	vldr	s0, [r7, #4]
 8001bc2:	f7ff f9eb 	bl	8000f9c <clampf>
 8001bc6:	ed87 0a01 	vstr	s0, [r7, #4]
  c = clampf(c, 0.0f, 0.98f);
 8001bca:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8001c68 <FOC_setBridgeOutput+0xfc>
 8001bce:	eddf 0a27 	vldr	s1, [pc, #156]	; 8001c6c <FOC_setBridgeOutput+0x100>
 8001bd2:	ed97 0a00 	vldr	s0, [r7]
 8001bd6:	f7ff f9e1 	bl	8000f9c <clampf>
 8001bda:	ed87 0a00 	vstr	s0, [r7]

  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(&htim1)+1) * a);
 8001bde:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	3301      	adds	r3, #1
 8001be6:	ee07 3a90 	vmov	s15, r3
 8001bea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bee:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bfa:	ee17 3a90 	vmov	r3, s15
 8001bfe:	82fb      	strh	r3, [r7, #22]
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(&htim1)+1) * b);
 8001c00:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c06:	3301      	adds	r3, #1
 8001c08:	ee07 3a90 	vmov	s15, r3
 8001c0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c10:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1c:	ee17 3a90 	vmov	r3, s15
 8001c20:	82bb      	strh	r3, [r7, #20]
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(&htim1)+1) * c);
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c28:	3301      	adds	r3, #1
 8001c2a:	ee07 3a90 	vmov	s15, r3
 8001c2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c32:	edd7 7a00 	vldr	s15, [r7]
 8001c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c3e:	ee17 3a90 	vmov	r3, s15
 8001c42:	827b      	strh	r3, [r7, #18]

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr_a);
 8001c44:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	8afa      	ldrh	r2, [r7, #22]
 8001c4a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr_b);
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	8aba      	ldrh	r2, [r7, #20]
 8001c52:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, ccr_c);
 8001c54:	4b03      	ldr	r3, [pc, #12]	; (8001c64 <FOC_setBridgeOutput+0xf8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	8a7a      	ldrh	r2, [r7, #18]
 8001c5a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200004f4 	.word	0x200004f4
 8001c68:	3f7ae148 	.word	0x3f7ae148
 8001c6c:	00000000 	.word	0x00000000

08001c70 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if (hadc == &hadc1) {
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a49      	ldr	r2, [pc, #292]	; (8001da0 <HAL_ADC_ConvCpltCallback+0x130>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d14f      	bne.n	8001d20 <HAL_ADC_ConvCpltCallback+0xb0>
    // phase current: positive for going into phase, negative for going out of phase
    // shunt: when current flows inward phase, shunt voltage is negative; when current flows outward phase, shunt voltage is positive
    // thus we put negative sign at phase current conversion.
    if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 8001c80:	4b48      	ldr	r3, [pc, #288]	; (8001da4 <HAL_ADC_ConvCpltCallback+0x134>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b10      	cmp	r3, #16
 8001c8c:	d148      	bne.n	8001d20 <HAL_ADC_ConvCpltCallback+0xb0>
      phase_current_measured[0] = -(float)(adc1_dma_data[0] - adc_opamp_current_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8001c8e:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <HAL_ADC_ConvCpltCallback+0x138>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	4b45      	ldr	r3, [pc, #276]	; (8001dac <HAL_ADC_ConvCpltCallback+0x13c>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca2:	eef1 7a67 	vneg.f32	s15, s15
 8001ca6:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001db0 <HAL_ADC_ConvCpltCallback+0x140>
 8001caa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cae:	4b41      	ldr	r3, [pc, #260]	; (8001db4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001cb0:	edc3 7a00 	vstr	s15, [r3]
      bus_voltage_measured = adc1_dma_data[1] / (float)ADC_RESOLUTION * 3.3 * 10.39;
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <HAL_ADC_ConvCpltCallback+0x138>)
 8001cb6:	885b      	ldrh	r3, [r3, #2]
 8001cb8:	ee07 3a90 	vmov	s15, r3
 8001cbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc0:	eddf 7a3d 	vldr	s15, [pc, #244]	; 8001db8 <HAL_ADC_ConvCpltCallback+0x148>
 8001cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cc8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001ccc:	ee16 0a90 	vmov	r0, s13
 8001cd0:	f7fe fc62 	bl	8000598 <__aeabi_f2d>
 8001cd4:	a32e      	add	r3, pc, #184	; (adr r3, 8001d90 <HAL_ADC_ConvCpltCallback+0x120>)
 8001cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cda:	f7fe fcb5 	bl	8000648 <__aeabi_dmul>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	a32c      	add	r3, pc, #176	; (adr r3, 8001d98 <HAL_ADC_ConvCpltCallback+0x128>)
 8001ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cec:	f7fe fcac 	bl	8000648 <__aeabi_dmul>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f7fe ff7e 	bl	8000bf8 <__aeabi_d2f>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4a2f      	ldr	r2, [pc, #188]	; (8001dbc <HAL_ADC_ConvCpltCallback+0x14c>)
 8001d00:	6013      	str	r3, [r2, #0]
      input_pot = adc1_dma_data[2] / (float)ADC_RESOLUTION;
 8001d02:	4b29      	ldr	r3, [pc, #164]	; (8001da8 <HAL_ADC_ConvCpltCallback+0x138>)
 8001d04:	889b      	ldrh	r3, [r3, #4]
 8001d06:	ee07 3a90 	vmov	s15, r3
 8001d0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d0e:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8001db8 <HAL_ADC_ConvCpltCallback+0x148>
 8001d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d1a:	4b29      	ldr	r3, [pc, #164]	; (8001dc0 <HAL_ADC_ConvCpltCallback+0x150>)
 8001d1c:	edc3 7a00 	vstr	s15, [r3]
    }
  }
  if (hadc == &hadc2) {
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a28      	ldr	r2, [pc, #160]	; (8001dc4 <HAL_ADC_ConvCpltCallback+0x154>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d12c      	bne.n	8001d82 <HAL_ADC_ConvCpltCallback+0x112>
    if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 8001d28:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <HAL_ADC_ConvCpltCallback+0x134>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d125      	bne.n	8001d82 <HAL_ADC_ConvCpltCallback+0x112>
      phase_current_measured[1] = -(float)(adc2_dma_data[0] - adc_opamp_current_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8001d36:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <HAL_ADC_ConvCpltCallback+0x158>)
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <HAL_ADC_ConvCpltCallback+0x13c>)
 8001d3e:	885b      	ldrh	r3, [r3, #2]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	ee07 3a90 	vmov	s15, r3
 8001d46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d4a:	eef1 7a67 	vneg.f32	s15, s15
 8001d4e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001db0 <HAL_ADC_ConvCpltCallback+0x140>
 8001d52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d56:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001d58:	edc3 7a01 	vstr	s15, [r3, #4]
      phase_current_measured[2] = -(float)(adc2_dma_data[1] - adc_opamp_current_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <HAL_ADC_ConvCpltCallback+0x158>)
 8001d5e:	885b      	ldrh	r3, [r3, #2]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_ADC_ConvCpltCallback+0x13c>)
 8001d64:	889b      	ldrh	r3, [r3, #4]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	ee07 3a90 	vmov	s15, r3
 8001d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d70:	eef1 7a67 	vneg.f32	s15, s15
 8001d74:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001db0 <HAL_ADC_ConvCpltCallback+0x140>
 8001d78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	; (8001db4 <HAL_ADC_ConvCpltCallback+0x144>)
 8001d7e:	edc3 7a02 	vstr	s15, [r3, #8]
    }
  }
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	f3af 8000 	nop.w
 8001d90:	66666666 	.word	0x66666666
 8001d94:	400a6666 	.word	0x400a6666
 8001d98:	147ae148 	.word	0x147ae148
 8001d9c:	4024c7ae 	.word	0x4024c7ae
 8001da0:	200001f8 	.word	0x200001f8
 8001da4:	200004f4 	.word	0x200004f4
 8001da8:	20000668 	.word	0x20000668
 8001dac:	20000674 	.word	0x20000674
 8001db0:	3b83126f 	.word	0x3b83126f
 8001db4:	20000690 	.word	0x20000690
 8001db8:	00001000 	.word	0x00001000
 8001dbc:	200006ac 	.word	0x200006ac
 8001dc0:	200006d0 	.word	0x200006d0
 8001dc4:	20000264 	.word	0x20000264
 8001dc8:	20000670 	.word	0x20000670

08001dcc <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
//  if (htim == &htim4) {
//    logStat();
//    FOC_updateTorque();
//  }
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if (htim == &htim4) {
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a1b      	ldr	r2, [pc, #108]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d102      	bne.n	8001df6 <HAL_TIM_PeriodElapsedCallback+0x16>
    FOC_updateTorque();
 8001df0:	f7ff fbc2 	bl	8001578 <FOC_updateTorque>
  }
  else if (htim == &htim6) {
    float target_position = input_pot * 2 * M_PI * 15;
    FOC_updatePositionPID(target_position);
  }
}
 8001df4:	e026      	b.n	8001e44 <HAL_TIM_PeriodElapsedCallback+0x64>
  else if (htim == &htim6) {
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a18      	ldr	r2, [pc, #96]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d122      	bne.n	8001e44 <HAL_TIM_PeriodElapsedCallback+0x64>
    float target_position = input_pot * 2 * M_PI * 15;
 8001dfe:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001e00:	edd3 7a00 	vldr	s15, [r3]
 8001e04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e08:	ee17 0a90 	vmov	r0, s15
 8001e0c:	f7fe fbc4 	bl	8000598 <__aeabi_f2d>
 8001e10:	a30f      	add	r3, pc, #60	; (adr r3, 8001e50 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fc17 	bl	8000648 <__aeabi_dmul>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e28:	f7fe fc0e 	bl	8000648 <__aeabi_dmul>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	f7fe fee0 	bl	8000bf8 <__aeabi_d2f>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	60fb      	str	r3, [r7, #12]
    FOC_updatePositionPID(target_position);
 8001e3c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e40:	f7ff fb2a 	bl	8001498 <FOC_updatePositionPID>
}
 8001e44:	bf00      	nop
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	f3af 8000 	nop.w
 8001e50:	54442d18 	.word	0x54442d18
 8001e54:	400921fb 	.word	0x400921fb
 8001e58:	20000540 	.word	0x20000540
 8001e5c:	2000058c 	.word	0x2000058c
 8001e60:	200006d0 	.word	0x200006d0
 8001e64:	402e0000 	.word	0x402e0000

08001e68 <getUserButton>:


uint8_t getUserButton() {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(GPIO_BUTTON_GPIO_Port, GPIO_BUTTON_Pin) ? 0 : 1;
 8001e6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <getUserButton+0x20>)
 8001e72:	f004 fb37 	bl	80064e4 <HAL_GPIO_ReadPin>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	bf0c      	ite	eq
 8001e7c:	2301      	moveq	r3, #1
 8001e7e:	2300      	movne	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	48000800 	.word	0x48000800

08001e8c <logStat>:

void logStat() {
 8001e8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e90:	f5ad 7d32 	sub.w	sp, sp, #712	; 0x2c8
 8001e94:	af1c      	add	r7, sp, #112	; 0x70
  char str[512];
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
      phase_current_measured[0],
 8001e96:	4b5a      	ldr	r3, [pc, #360]	; (8002000 <logStat+0x174>)
 8001e98:	681b      	ldr	r3, [r3, #0]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fb7c 	bl	8000598 <__aeabi_f2d>
 8001ea0:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
      phase_current_measured[1],
 8001ea4:	4b56      	ldr	r3, [pc, #344]	; (8002000 <logStat+0x174>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fb75 	bl	8000598 <__aeabi_f2d>
 8001eae:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
      phase_current_measured[2],
 8001eb2:	4b53      	ldr	r3, [pc, #332]	; (8002000 <logStat+0x174>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fb6e 	bl	8000598 <__aeabi_f2d>
 8001ebc:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
 8001ec0:	4b50      	ldr	r3, [pc, #320]	; (8002004 <logStat+0x178>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7fe fb67 	bl	8000598 <__aeabi_f2d>
 8001eca:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8001ece:	4b4e      	ldr	r3, [pc, #312]	; (8002008 <logStat+0x17c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb60 	bl	8000598 <__aeabi_f2d>
 8001ed8:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
      position_measured,
      bus_voltage_measured,
      phase_voltage_setpoint[0],
 8001edc:	4b4b      	ldr	r3, [pc, #300]	; (800200c <logStat+0x180>)
 8001ede:	681b      	ldr	r3, [r3, #0]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe fb59 	bl	8000598 <__aeabi_f2d>
 8001ee6:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
      phase_voltage_setpoint[1],
 8001eea:	4b48      	ldr	r3, [pc, #288]	; (800200c <logStat+0x180>)
 8001eec:	685b      	ldr	r3, [r3, #4]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fb52 	bl	8000598 <__aeabi_f2d>
 8001ef4:	e9c7 0108 	strd	r0, r1, [r7, #32]
      phase_voltage_setpoint[2],
 8001ef8:	4b44      	ldr	r3, [pc, #272]	; (800200c <logStat+0x180>)
 8001efa:	689b      	ldr	r3, [r3, #8]
  sprintf(str, "%.3f\t%.3f\t%.3f\t%.3f\t%.1f\t%.5f\t%.5f\t%.5f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\t%.3f\r\n",
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7fe fb4b 	bl	8000598 <__aeabi_f2d>
 8001f02:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001f06:	4b42      	ldr	r3, [pc, #264]	; (8002010 <logStat+0x184>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fb44 	bl	8000598 <__aeabi_f2d>
 8001f10:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001f14:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <logStat+0x188>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7fe fb3d 	bl	8000598 <__aeabi_f2d>
 8001f1e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001f22:	4b3d      	ldr	r3, [pc, #244]	; (8002018 <logStat+0x18c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7fe fb36 	bl	8000598 <__aeabi_f2d>
 8001f2c:	e9c7 0100 	strd	r0, r1, [r7]
 8001f30:	4b3a      	ldr	r3, [pc, #232]	; (800201c <logStat+0x190>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fb2f 	bl	8000598 <__aeabi_f2d>
 8001f3a:	4682      	mov	sl, r0
 8001f3c:	468b      	mov	fp, r1
 8001f3e:	4b38      	ldr	r3, [pc, #224]	; (8002020 <logStat+0x194>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fb28 	bl	8000598 <__aeabi_f2d>
 8001f48:	4680      	mov	r8, r0
 8001f4a:	4689      	mov	r9, r1
 8001f4c:	4b35      	ldr	r3, [pc, #212]	; (8002024 <logStat+0x198>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fb21 	bl	8000598 <__aeabi_f2d>
 8001f56:	4604      	mov	r4, r0
 8001f58:	460d      	mov	r5, r1
 8001f5a:	4b33      	ldr	r3, [pc, #204]	; (8002028 <logStat+0x19c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fb1a 	bl	8000598 <__aeabi_f2d>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001f6c:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8001f70:	e9cd 4518 	strd	r4, r5, [sp, #96]	; 0x60
 8001f74:	e9cd 8916 	strd	r8, r9, [sp, #88]	; 0x58
 8001f78:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8001f7c:	ed97 7b00 	vldr	d7, [r7]
 8001f80:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8001f84:	ed97 7b02 	vldr	d7, [r7, #8]
 8001f88:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8001f8c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001f90:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8001f94:	ed97 7b06 	vldr	d7, [r7, #24]
 8001f98:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8001f9c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001fa0:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8001fa4:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8001fa8:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001fac:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8001fb0:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001fb4:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8001fb8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001fbc:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8001fc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001fc4:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8001fc8:	ed8d 7b00 	vstr	d7, [sp]
 8001fcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001fd0:	4916      	ldr	r1, [pc, #88]	; (800202c <logStat+0x1a0>)
 8001fd2:	f009 fa29 	bl	800b428 <siprintf>
      i_q_filtered, i_d_filtered,
      v_q, v_d,
      torque_setpoint, flux_setpoint,
      position_setpoint);
  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8001fd6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe f920 	bl	8000220 <strlen>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001fe8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fec:	4810      	ldr	r0, [pc, #64]	; (8002030 <logStat+0x1a4>)
 8001fee:	f007 feb4 	bl	8009d5a <HAL_UART_Transmit>
}
 8001ff2:	bf00      	nop
 8001ff4:	f507 7716 	add.w	r7, r7, #600	; 0x258
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ffe:	bf00      	nop
 8002000:	20000690 	.word	0x20000690
 8002004:	200006c0 	.word	0x200006c0
 8002008:	200006ac 	.word	0x200006ac
 800200c:	200006b0 	.word	0x200006b0
 8002010:	2000069c 	.word	0x2000069c
 8002014:	200006a0 	.word	0x200006a0
 8002018:	200006a4 	.word	0x200006a4
 800201c:	200006a8 	.word	0x200006a8
 8002020:	200006c8 	.word	0x200006c8
 8002024:	200006cc 	.word	0x200006cc
 8002028:	200006bc 	.word	0x200006bc
 800202c:	0800e760 	.word	0x0800e760
 8002030:	200005d8 	.word	0x200005d8

08002034 <CAN_init>:

void CAN_init(void) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af02      	add	r7, sp, #8
  FDCAN_FilterTypeDef sFilterConfig;

  /* Configure Rx filter */
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800203a:	2300      	movs	r3, #0
 800203c:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8002042:	2300      	movs	r3, #0
 8002044:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002046:	2301      	movs	r3, #1
 8002048:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x000;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x100;
 800204e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002052:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8002054:	463b      	mov	r3, r7
 8002056:	4619      	mov	r1, r3
 8002058:	4823      	ldr	r0, [pc, #140]	; (80020e8 <CAN_init+0xb4>)
 800205a:	f003 fd25 	bl	8005aa8 <HAL_FDCAN_ConfigFilter>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <CAN_init+0x34>
    Error_Handler();
 8002064:	f000 fdb8 	bl	8002bd8 <Error_Handler>
  }

  /* Configure global filter:
     Filter all remote frames with STD and EXT ID
     Reject non matching frames with STD ID and EXT ID */
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 8002068:	2300      	movs	r3, #0
 800206a:	9300      	str	r3, [sp, #0]
 800206c:	2300      	movs	r3, #0
 800206e:	2202      	movs	r2, #2
 8002070:	2102      	movs	r1, #2
 8002072:	481d      	ldr	r0, [pc, #116]	; (80020e8 <CAN_init+0xb4>)
 8002074:	f003 fd72 	bl	8005b5c <HAL_FDCAN_ConfigGlobalFilter>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <CAN_init+0x4e>
    Error_Handler();
 800207e:	f000 fdab 	bl	8002bd8 <Error_Handler>
  }


  /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8002082:	4819      	ldr	r0, [pc, #100]	; (80020e8 <CAN_init+0xb4>)
 8002084:	f003 fd9b 	bl	8005bbe <HAL_FDCAN_Start>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <CAN_init+0x5e>
    Error_Handler();
 800208e:	f000 fda3 	bl	8002bd8 <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8002092:	2200      	movs	r2, #0
 8002094:	2101      	movs	r1, #1
 8002096:	4814      	ldr	r0, [pc, #80]	; (80020e8 <CAN_init+0xb4>)
 8002098:	f003 fdb9 	bl	8005c0e <HAL_FDCAN_ActivateNotification>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <CAN_init+0x72>
    Error_Handler();
 80020a2:	f000 fd99 	bl	8002bd8 <Error_Handler>
  }

  /* Prepare Tx Header */
  TxHeader.Identifier = 0;
 80020a6:	4b11      	ldr	r3, [pc, #68]	; (80020ec <CAN_init+0xb8>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80020ac:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <CAN_init+0xb8>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <CAN_init+0xb8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80020b8:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <CAN_init+0xb8>)
 80020ba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80020be:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <CAN_init+0xb8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <CAN_init+0xb8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <CAN_init+0xb8>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <CAN_init+0xb8>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 80020d8:	4b04      	ldr	r3, [pc, #16]	; (80020ec <CAN_init+0xb8>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
}
 80020de:	bf00      	nop
 80020e0:	3718      	adds	r7, #24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000390 	.word	0x20000390
 80020ec:	200006d4 	.word	0x200006d4

080020f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f6:	f001 facc 	bl	8003692 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020fa:	f000 f8b3 	bl	8002264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fe:	f000 fd01 	bl	8002b04 <MX_GPIO_Init>
  MX_OPAMP1_Init();
 8002102:	f000 fa93 	bl	800262c <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8002106:	f000 fabf 	bl	8002688 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 800210a:	f000 faeb 	bl	80026e4 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 800210e:	f000 fb17 	bl	8002740 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002112:	f000 fc79 	bl	8002a08 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002116:	f000 fa49 	bl	80025ac <MX_I2C1_Init>
  MX_DMA_Init();
 800211a:	f000 fcc1 	bl	8002aa0 <MX_DMA_Init>
  MX_ADC2_Init();
 800211e:	f000 f987 	bl	8002430 <MX_ADC2_Init>
  MX_ADC1_Init();
 8002122:	f000 f8eb 	bl	80022fc <MX_ADC1_Init>
  MX_TIM6_Init();
 8002126:	f000 fc39 	bl	800299c <MX_TIM6_Init>
  MX_TIM4_Init();
 800212a:	f000 fbb5 	bl	8002898 <MX_TIM4_Init>
  MX_FDCAN1_Init();
 800212e:	f000 f9f7 	bl	8002520 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */


  AS5600_init(&encoder, &hi2c1);
 8002132:	4939      	ldr	r1, [pc, #228]	; (8002218 <main+0x128>)
 8002134:	4839      	ldr	r0, [pc, #228]	; (800221c <main+0x12c>)
 8002136:	f008 fc2b 	bl	800a990 <AS5600_init>

  foc_mode = FOC_MODE_IDLE;
 800213a:	4b39      	ldr	r3, [pc, #228]	; (8002220 <main+0x130>)
 800213c:	2200      	movs	r2, #0
 800213e:	701a      	strb	r2, [r3, #0]
//  HAL_I2C_Mem_Read(&hi2c1, 0b0110110<<1, 0x08, I2C_MEMADD_SIZE_8BIT, buffer, 1, 10);
//  buffer[0] &= ~(0b11 << 4);
//  buffer[0] |= (0b10 << 4);
//  HAL_I2C_Mem_Write(&hi2c1, 0b0110110<<1, 0x08, I2C_MEMADD_SIZE_8BIT, buffer, 1, 10);

  n_pole_pairs = 14;
 8002140:	4b38      	ldr	r3, [pc, #224]	; (8002224 <main+0x134>)
 8002142:	220e      	movs	r2, #14
 8002144:	701a      	strb	r2, [r3, #0]
  motor_direction = 1;
 8002146:	4b38      	ldr	r3, [pc, #224]	; (8002228 <main+0x138>)
 8002148:	2201      	movs	r2, #1
 800214a:	701a      	strb	r2, [r3, #0]

  encoder_flux_angle_offset = 1.657433;
 800214c:	4b37      	ldr	r3, [pc, #220]	; (800222c <main+0x13c>)
 800214e:	4a38      	ldr	r2, [pc, #224]	; (8002230 <main+0x140>)
 8002150:	601a      	str	r2, [r3, #0]

  adc_opamp_current_offset[0] = 2485;
 8002152:	4b38      	ldr	r3, [pc, #224]	; (8002234 <main+0x144>)
 8002154:	f640 12b5 	movw	r2, #2485	; 0x9b5
 8002158:	801a      	strh	r2, [r3, #0]
  adc_opamp_current_offset[1] = 2463;
 800215a:	4b36      	ldr	r3, [pc, #216]	; (8002234 <main+0x144>)
 800215c:	f640 129f 	movw	r2, #2463	; 0x99f
 8002160:	805a      	strh	r2, [r3, #2]
  adc_opamp_current_offset[2] = 2484;
 8002162:	4b34      	ldr	r3, [pc, #208]	; (8002234 <main+0x144>)
 8002164:	f640 12b4 	movw	r2, #2484	; 0x9b4
 8002168:	809a      	strh	r2, [r3, #4]

  // initialize
  CAN_init();
 800216a:	f7ff ff63 	bl	8002034 <CAN_init>

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800216e:	4b32      	ldr	r3, [pc, #200]	; (8002238 <main+0x148>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2200      	movs	r2, #0
 8002174:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002176:	4b30      	ldr	r3, [pc, #192]	; (8002238 <main+0x148>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2200      	movs	r2, #0
 800217c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800217e:	4b2e      	ldr	r3, [pc, #184]	; (8002238 <main+0x148>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2200      	movs	r2, #0
 8002184:	63da      	str	r2, [r3, #60]	; 0x3c

  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002186:	2100      	movs	r1, #0
 8002188:	482b      	ldr	r0, [pc, #172]	; (8002238 <main+0x148>)
 800218a:	f006 f863 	bl	8008254 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 800218e:	2100      	movs	r1, #0
 8002190:	4829      	ldr	r0, [pc, #164]	; (8002238 <main+0x148>)
 8002192:	f007 fb51 	bl	8009838 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8002196:	2104      	movs	r1, #4
 8002198:	4827      	ldr	r0, [pc, #156]	; (8002238 <main+0x148>)
 800219a:	f006 f85b 	bl	8008254 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 800219e:	2104      	movs	r1, #4
 80021a0:	4825      	ldr	r0, [pc, #148]	; (8002238 <main+0x148>)
 80021a2:	f007 fb49 	bl	8009838 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 80021a6:	2108      	movs	r1, #8
 80021a8:	4823      	ldr	r0, [pc, #140]	; (8002238 <main+0x148>)
 80021aa:	f006 f853 	bl	8008254 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 80021ae:	2108      	movs	r1, #8
 80021b0:	4821      	ldr	r0, [pc, #132]	; (8002238 <main+0x148>)
 80021b2:	f007 fb41 	bl	8009838 <HAL_TIMEx_PWMN_Start>

  // OPAMP and ADC init
  HAL_OPAMP_Start(&hopamp1);
 80021b6:	4821      	ldr	r0, [pc, #132]	; (800223c <main+0x14c>)
 80021b8:	f004 ff28 	bl	800700c <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp2);
 80021bc:	4820      	ldr	r0, [pc, #128]	; (8002240 <main+0x150>)
 80021be:	f004 ff25 	bl	800700c <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp3);
 80021c2:	4820      	ldr	r0, [pc, #128]	; (8002244 <main+0x154>)
 80021c4:	f004 ff22 	bl	800700c <HAL_OPAMP_Start>


  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_dma_data, 3);
 80021c8:	2203      	movs	r2, #3
 80021ca:	491f      	ldr	r1, [pc, #124]	; (8002248 <main+0x158>)
 80021cc:	481f      	ldr	r0, [pc, #124]	; (800224c <main+0x15c>)
 80021ce:	f001 fec1 	bl	8003f54 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc2_dma_data, 2);
 80021d2:	2202      	movs	r2, #2
 80021d4:	491e      	ldr	r1, [pc, #120]	; (8002250 <main+0x160>)
 80021d6:	481f      	ldr	r0, [pc, #124]	; (8002254 <main+0x164>)
 80021d8:	f001 febc 	bl	8003f54 <HAL_ADC_Start_DMA>

//  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
//  HAL_TIM_IC_Start(&htim4, TIM_CHANNEL_2);
  HAL_TIM_Base_Start_IT(&htim4);
 80021dc:	481e      	ldr	r0, [pc, #120]	; (8002258 <main+0x168>)
 80021de:	f005 ff77 	bl	80080d0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 80021e2:	481e      	ldr	r0, [pc, #120]	; (800225c <main+0x16c>)
 80021e4:	f005 ff74 	bl	80080d0 <HAL_TIM_Base_Start_IT>
//  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,CCRb); // switch b and c phases
//  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,CCRc); // switch b and c phases



  position_setpoint = 0;
 80021e8:	4b1d      	ldr	r3, [pc, #116]	; (8002260 <main+0x170>)
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
  uint32_t prev_t = HAL_GetTick();
 80021f0:	f001 fab4 	bl	800375c <HAL_GetTick>
 80021f4:	6078      	str	r0, [r7, #4]


  foc_mode = FOC_MODE_POSITION;
 80021f6:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <main+0x130>)
 80021f8:	2204      	movs	r2, #4
 80021fa:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    if (getUserButton()) {
 80021fc:	f7ff fe34 	bl	8001e68 <getUserButton>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <main+0x11a>
      FOC_runCalibrationSequence();
 8002206:	f7fe ff27 	bl	8001058 <FOC_runCalibrationSequence>
    }

    logStat();
 800220a:	f7ff fe3f 	bl	8001e8c <logStat>
    HAL_Delay(10);
 800220e:	200a      	movs	r0, #10
 8002210:	f001 fab0 	bl	8003774 <HAL_Delay>
    if (getUserButton()) {
 8002214:	e7f2      	b.n	80021fc <main+0x10c>
 8002216:	bf00      	nop
 8002218:	200003f4 	.word	0x200003f4
 800221c:	2000067c 	.word	0x2000067c
 8002220:	2000068e 	.word	0x2000068e
 8002224:	2000068c 	.word	0x2000068c
 8002228:	2000068d 	.word	0x2000068d
 800222c:	200006c4 	.word	0x200006c4
 8002230:	3fd426c4 	.word	0x3fd426c4
 8002234:	20000674 	.word	0x20000674
 8002238:	200004f4 	.word	0x200004f4
 800223c:	20000440 	.word	0x20000440
 8002240:	2000047c 	.word	0x2000047c
 8002244:	200004b8 	.word	0x200004b8
 8002248:	20000668 	.word	0x20000668
 800224c:	200001f8 	.word	0x200001f8
 8002250:	20000670 	.word	0x20000670
 8002254:	20000264 	.word	0x20000264
 8002258:	20000540 	.word	0x20000540
 800225c:	2000058c 	.word	0x2000058c
 8002260:	200006bc 	.word	0x200006bc

08002264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b094      	sub	sp, #80	; 0x50
 8002268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800226a:	f107 0318 	add.w	r3, r7, #24
 800226e:	2238      	movs	r2, #56	; 0x38
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f008 fc66 	bl	800ab44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
 8002284:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002286:	2000      	movs	r0, #0
 8002288:	f004 fef2 	bl	8007070 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800228c:	2302      	movs	r3, #2
 800228e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002290:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002296:	2340      	movs	r3, #64	; 0x40
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800229a:	2302      	movs	r3, #2
 800229c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800229e:	2302      	movs	r3, #2
 80022a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80022a2:	2301      	movs	r3, #1
 80022a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 80022a6:	2314      	movs	r3, #20
 80022a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022aa:	2302      	movs	r3, #2
 80022ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80022ae:	2302      	movs	r3, #2
 80022b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022b2:	2302      	movs	r3, #2
 80022b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022b6:	f107 0318 	add.w	r3, r7, #24
 80022ba:	4618      	mov	r0, r3
 80022bc:	f004 ff8c 	bl	80071d8 <HAL_RCC_OscConfig>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80022c6:	f000 fc87 	bl	8002bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ca:	230f      	movs	r3, #15
 80022cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ce:	2303      	movs	r3, #3
 80022d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	2104      	movs	r1, #4
 80022e2:	4618      	mov	r0, r3
 80022e4:	f005 fa90 	bl	8007808 <HAL_RCC_ClockConfig>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80022ee:	f000 fc73 	bl	8002bd8 <Error_Handler>
  }
}
 80022f2:	bf00      	nop
 80022f4:	3750      	adds	r7, #80	; 0x50
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	; 0x30
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800230e:	1d3b      	adds	r3, r7, #4
 8002310:	2220      	movs	r2, #32
 8002312:	2100      	movs	r1, #0
 8002314:	4618      	mov	r0, r3
 8002316:	f008 fc15 	bl	800ab44 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800231a:	4b41      	ldr	r3, [pc, #260]	; (8002420 <MX_ADC1_Init+0x124>)
 800231c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002320:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002322:	4b3f      	ldr	r3, [pc, #252]	; (8002420 <MX_ADC1_Init+0x124>)
 8002324:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002328:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800232a:	4b3d      	ldr	r3, [pc, #244]	; (8002420 <MX_ADC1_Init+0x124>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002330:	4b3b      	ldr	r3, [pc, #236]	; (8002420 <MX_ADC1_Init+0x124>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002336:	4b3a      	ldr	r3, [pc, #232]	; (8002420 <MX_ADC1_Init+0x124>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800233c:	4b38      	ldr	r3, [pc, #224]	; (8002420 <MX_ADC1_Init+0x124>)
 800233e:	2201      	movs	r2, #1
 8002340:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002342:	4b37      	ldr	r3, [pc, #220]	; (8002420 <MX_ADC1_Init+0x124>)
 8002344:	2208      	movs	r2, #8
 8002346:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002348:	4b35      	ldr	r3, [pc, #212]	; (8002420 <MX_ADC1_Init+0x124>)
 800234a:	2200      	movs	r2, #0
 800234c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800234e:	4b34      	ldr	r3, [pc, #208]	; (8002420 <MX_ADC1_Init+0x124>)
 8002350:	2200      	movs	r2, #0
 8002352:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8002354:	4b32      	ldr	r3, [pc, #200]	; (8002420 <MX_ADC1_Init+0x124>)
 8002356:	2203      	movs	r2, #3
 8002358:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800235a:	4b31      	ldr	r3, [pc, #196]	; (8002420 <MX_ADC1_Init+0x124>)
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8002362:	4b2f      	ldr	r3, [pc, #188]	; (8002420 <MX_ADC1_Init+0x124>)
 8002364:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8002368:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <MX_ADC1_Init+0x124>)
 800236c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002370:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002372:	4b2b      	ldr	r3, [pc, #172]	; (8002420 <MX_ADC1_Init+0x124>)
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800237a:	4b29      	ldr	r3, [pc, #164]	; (8002420 <MX_ADC1_Init+0x124>)
 800237c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002380:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002382:	4b27      	ldr	r3, [pc, #156]	; (8002420 <MX_ADC1_Init+0x124>)
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800238a:	4825      	ldr	r0, [pc, #148]	; (8002420 <MX_ADC1_Init+0x124>)
 800238c:	f001 fc58 	bl	8003c40 <HAL_ADC_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002396:	f000 fc1f 	bl	8002bd8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800239e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a2:	4619      	mov	r1, r3
 80023a4:	481e      	ldr	r0, [pc, #120]	; (8002420 <MX_ADC1_Init+0x124>)
 80023a6:	f002 fdff 	bl	8004fa8 <HAL_ADCEx_MultiModeConfigChannel>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80023b0:	f000 fc12 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 80023b4:	4b1b      	ldr	r3, [pc, #108]	; (8002424 <MX_ADC1_Init+0x128>)
 80023b6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023b8:	2306      	movs	r3, #6
 80023ba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80023c0:	237f      	movs	r3, #127	; 0x7f
 80023c2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80023c4:	2304      	movs	r3, #4
 80023c6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	4619      	mov	r1, r3
 80023d0:	4813      	ldr	r0, [pc, #76]	; (8002420 <MX_ADC1_Init+0x124>)
 80023d2:	f002 f8ab 	bl	800452c <HAL_ADC_ConfigChannel>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80023dc:	f000 fbfc 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <MX_ADC1_Init+0x12c>)
 80023e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80023e4:	230c      	movs	r3, #12
 80023e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	4619      	mov	r1, r3
 80023ec:	480c      	ldr	r0, [pc, #48]	; (8002420 <MX_ADC1_Init+0x124>)
 80023ee:	f002 f89d 	bl	800452c <HAL_ADC_ConfigChannel>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80023f8:	f000 fbee 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <MX_ADC1_Init+0x130>)
 80023fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002400:	2312      	movs	r3, #18
 8002402:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	4619      	mov	r1, r3
 8002408:	4805      	ldr	r0, [pc, #20]	; (8002420 <MX_ADC1_Init+0x124>)
 800240a:	f002 f88f 	bl	800452c <HAL_ADC_ConfigChannel>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002414:	f000 fbe0 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002418:	bf00      	nop
 800241a:	3730      	adds	r7, #48	; 0x30
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200001f8 	.word	0x200001f8
 8002424:	b6902000 	.word	0xb6902000
 8002428:	04300002 	.word	0x04300002
 800242c:	2e300800 	.word	0x2e300800

08002430 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002436:	463b      	mov	r3, r7
 8002438:	2220      	movs	r2, #32
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f008 fb81 	bl	800ab44 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002442:	4b33      	ldr	r3, [pc, #204]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002444:	4a33      	ldr	r2, [pc, #204]	; (8002514 <MX_ADC2_Init+0xe4>)
 8002446:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002448:	4b31      	ldr	r3, [pc, #196]	; (8002510 <MX_ADC2_Init+0xe0>)
 800244a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800244e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002450:	4b2f      	ldr	r3, [pc, #188]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002456:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002458:	2200      	movs	r2, #0
 800245a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800245c:	4b2c      	ldr	r3, [pc, #176]	; (8002510 <MX_ADC2_Init+0xe0>)
 800245e:	2200      	movs	r2, #0
 8002460:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002462:	4b2b      	ldr	r3, [pc, #172]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002464:	2201      	movs	r2, #1
 8002466:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002468:	4b29      	ldr	r3, [pc, #164]	; (8002510 <MX_ADC2_Init+0xe0>)
 800246a:	2208      	movs	r2, #8
 800246c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800246e:	4b28      	ldr	r3, [pc, #160]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002474:	4b26      	ldr	r3, [pc, #152]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002476:	2200      	movs	r2, #0
 8002478:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800247a:	4b25      	ldr	r3, [pc, #148]	; (8002510 <MX_ADC2_Init+0xe0>)
 800247c:	2202      	movs	r2, #2
 800247e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002480:	4b23      	ldr	r3, [pc, #140]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8002488:	4b21      	ldr	r3, [pc, #132]	; (8002510 <MX_ADC2_Init+0xe0>)
 800248a:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 800248e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002490:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <MX_ADC2_Init+0xe0>)
 8002492:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002496:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002498:	4b1d      	ldr	r3, [pc, #116]	; (8002510 <MX_ADC2_Init+0xe0>)
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <MX_ADC2_Init+0xe0>)
 80024a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80024a8:	4b19      	ldr	r3, [pc, #100]	; (8002510 <MX_ADC2_Init+0xe0>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024b0:	4817      	ldr	r0, [pc, #92]	; (8002510 <MX_ADC2_Init+0xe0>)
 80024b2:	f001 fbc5 	bl	8003c40 <HAL_ADC_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80024bc:	f000 fb8c 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 80024c0:	4b15      	ldr	r3, [pc, #84]	; (8002518 <MX_ADC2_Init+0xe8>)
 80024c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024c4:	2306      	movs	r3, #6
 80024c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80024cc:	237f      	movs	r3, #127	; 0x7f
 80024ce:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80024d0:	2304      	movs	r3, #4
 80024d2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024d8:	463b      	mov	r3, r7
 80024da:	4619      	mov	r1, r3
 80024dc:	480c      	ldr	r0, [pc, #48]	; (8002510 <MX_ADC2_Init+0xe0>)
 80024de:	f002 f825 	bl	800452c <HAL_ADC_ConfigChannel>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 80024e8:	f000 fb76 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <MX_ADC2_Init+0xec>)
 80024ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80024f0:	230c      	movs	r3, #12
 80024f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024f4:	463b      	mov	r3, r7
 80024f6:	4619      	mov	r1, r3
 80024f8:	4805      	ldr	r0, [pc, #20]	; (8002510 <MX_ADC2_Init+0xe0>)
 80024fa:	f002 f817 	bl	800452c <HAL_ADC_ConfigChannel>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_ADC2_Init+0xd8>
  {
    Error_Handler();
 8002504:	f000 fb68 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	3720      	adds	r7, #32
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000264 	.word	0x20000264
 8002514:	50000100 	.word	0x50000100
 8002518:	c3290000 	.word	0xc3290000
 800251c:	cb8c0000 	.word	0xcb8c0000

08002520 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002524:	4b1f      	ldr	r3, [pc, #124]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002526:	4a20      	ldr	r2, [pc, #128]	; (80025a8 <MX_FDCAN1_Init+0x88>)
 8002528:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800252a:	4b1e      	ldr	r3, [pc, #120]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800252c:	2200      	movs	r2, #0
 800252e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002530:	4b1c      	ldr	r3, [pc, #112]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002536:	4b1b      	ldr	r3, [pc, #108]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002538:	2200      	movs	r2, #0
 800253a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800253e:	2200      	movs	r2, #0
 8002540:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002544:	2200      	movs	r2, #0
 8002546:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002548:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800254a:	2200      	movs	r2, #0
 800254c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 800254e:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002550:	2201      	movs	r2, #1
 8002552:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 8002554:	4b13      	ldr	r3, [pc, #76]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002556:	2210      	movs	r2, #16
 8002558:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 63;
 800255a:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800255c:	223f      	movs	r2, #63	; 0x3f
 800255e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 8002560:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002562:	2210      	movs	r2, #16
 8002564:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002568:	2201      	movs	r2, #1
 800256a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 800256c:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800256e:	2204      	movs	r2, #4
 8002570:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8002572:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002574:	2205      	movs	r2, #5
 8002576:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8002578:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800257a:	2204      	movs	r2, #4
 800257c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002580:	2201      	movs	r2, #1
 8002582:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002584:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002586:	2200      	movs	r2, #0
 8002588:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 800258c:	2200      	movs	r2, #0
 800258e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002590:	4804      	ldr	r0, [pc, #16]	; (80025a4 <MX_FDCAN1_Init+0x84>)
 8002592:	f003 f92f 	bl	80057f4 <HAL_FDCAN_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800259c:	f000 fb1c 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000390 	.word	0x20000390
 80025a8:	40006400 	.word	0x40006400

080025ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025b0:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <MX_I2C1_Init+0x74>)
 80025b2:	4a1c      	ldr	r2, [pc, #112]	; (8002624 <MX_I2C1_Init+0x78>)
 80025b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 80025b6:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <MX_I2C1_Init+0x74>)
 80025b8:	4a1b      	ldr	r2, [pc, #108]	; (8002628 <MX_I2C1_Init+0x7c>)
 80025ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025bc:	4b18      	ldr	r3, [pc, #96]	; (8002620 <MX_I2C1_Init+0x74>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025c2:	4b17      	ldr	r3, [pc, #92]	; (8002620 <MX_I2C1_Init+0x74>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025c8:	4b15      	ldr	r3, [pc, #84]	; (8002620 <MX_I2C1_Init+0x74>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80025ce:	4b14      	ldr	r3, [pc, #80]	; (8002620 <MX_I2C1_Init+0x74>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80025d4:	4b12      	ldr	r3, [pc, #72]	; (8002620 <MX_I2C1_Init+0x74>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025da:	4b11      	ldr	r3, [pc, #68]	; (8002620 <MX_I2C1_Init+0x74>)
 80025dc:	2200      	movs	r2, #0
 80025de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <MX_I2C1_Init+0x74>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025e6:	480e      	ldr	r0, [pc, #56]	; (8002620 <MX_I2C1_Init+0x74>)
 80025e8:	f003 ffac 	bl	8006544 <HAL_I2C_Init>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80025f2:	f000 faf1 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025f6:	2100      	movs	r1, #0
 80025f8:	4809      	ldr	r0, [pc, #36]	; (8002620 <MX_I2C1_Init+0x74>)
 80025fa:	f004 fb9f 	bl	8006d3c <HAL_I2CEx_ConfigAnalogFilter>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002604:	f000 fae8 	bl	8002bd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002608:	2100      	movs	r1, #0
 800260a:	4805      	ldr	r0, [pc, #20]	; (8002620 <MX_I2C1_Init+0x74>)
 800260c:	f004 fbe1 	bl	8006dd2 <HAL_I2CEx_ConfigDigitalFilter>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002616:	f000 fadf 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	200003f4 	.word	0x200003f4
 8002624:	40005400 	.word	0x40005400
 8002628:	00f07bff 	.word	0x00f07bff

0800262c <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002630:	4b13      	ldr	r3, [pc, #76]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002632:	4a14      	ldr	r2, [pc, #80]	; (8002684 <MX_OPAMP1_Init+0x58>)
 8002634:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002636:	4b12      	ldr	r3, [pc, #72]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002638:	2200      	movs	r2, #0
 800263a:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 800263c:	4b10      	ldr	r3, [pc, #64]	; (8002680 <MX_OPAMP1_Init+0x54>)
 800263e:	2240      	movs	r2, #64	; 0x40
 8002640:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8002648:	4b0d      	ldr	r3, [pc, #52]	; (8002680 <MX_OPAMP1_Init+0x54>)
 800264a:	2201      	movs	r2, #1
 800264c:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002654:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002656:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800265a:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800265c:	4b08      	ldr	r3, [pc, #32]	; (8002680 <MX_OPAMP1_Init+0x54>)
 800265e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002662:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <MX_OPAMP1_Init+0x54>)
 8002666:	2200      	movs	r2, #0
 8002668:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800266a:	4805      	ldr	r0, [pc, #20]	; (8002680 <MX_OPAMP1_Init+0x54>)
 800266c:	f004 fbfe 	bl	8006e6c <HAL_OPAMP_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8002676:	f000 faaf 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000440 	.word	0x20000440
 8002684:	40010300 	.word	0x40010300

08002688 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 800268c:	4b13      	ldr	r3, [pc, #76]	; (80026dc <MX_OPAMP2_Init+0x54>)
 800268e:	4a14      	ldr	r2, [pc, #80]	; (80026e0 <MX_OPAMP2_Init+0x58>)
 8002690:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002692:	4b12      	ldr	r3, [pc, #72]	; (80026dc <MX_OPAMP2_Init+0x54>)
 8002694:	2200      	movs	r2, #0
 8002696:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8002698:	4b10      	ldr	r3, [pc, #64]	; (80026dc <MX_OPAMP2_Init+0x54>)
 800269a:	2240      	movs	r2, #64	; 0x40
 800269c:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800269e:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 80026a4:	4b0d      	ldr	r3, [pc, #52]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80026aa:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80026b0:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026b6:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80026b8:	4b08      	ldr	r3, [pc, #32]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026ba:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <MX_OPAMP2_Init+0x54>)
 80026c8:	f004 fbd0 	bl	8006e6c <HAL_OPAMP_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 80026d2:	f000 fa81 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	2000047c 	.word	0x2000047c
 80026e0:	40010304 	.word	0x40010304

080026e4 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 80026e8:	4b13      	ldr	r3, [pc, #76]	; (8002738 <MX_OPAMP3_Init+0x54>)
 80026ea:	4a14      	ldr	r2, [pc, #80]	; (800273c <MX_OPAMP3_Init+0x58>)
 80026ec:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80026ee:	4b12      	ldr	r3, [pc, #72]	; (8002738 <MX_OPAMP3_Init+0x54>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80026f4:	4b10      	ldr	r3, [pc, #64]	; (8002738 <MX_OPAMP3_Init+0x54>)
 80026f6:	2240      	movs	r2, #64	; 0x40
 80026f8:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80026fa:	4b0f      	ldr	r3, [pc, #60]	; (8002738 <MX_OPAMP3_Init+0x54>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8002700:	4b0d      	ldr	r3, [pc, #52]	; (8002738 <MX_OPAMP3_Init+0x54>)
 8002702:	2201      	movs	r2, #1
 8002704:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002706:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <MX_OPAMP3_Init+0x54>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800270c:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <MX_OPAMP3_Init+0x54>)
 800270e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002712:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <MX_OPAMP3_Init+0x54>)
 8002716:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800271c:	4b06      	ldr	r3, [pc, #24]	; (8002738 <MX_OPAMP3_Init+0x54>)
 800271e:	2200      	movs	r2, #0
 8002720:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8002722:	4805      	ldr	r0, [pc, #20]	; (8002738 <MX_OPAMP3_Init+0x54>)
 8002724:	f004 fba2 	bl	8006e6c <HAL_OPAMP_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 800272e:	f000 fa53 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	200004b8 	.word	0x200004b8
 800273c:	40010308 	.word	0x40010308

08002740 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b098      	sub	sp, #96	; 0x60
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002746:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002752:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
 800275c:	609a      	str	r2, [r3, #8]
 800275e:	60da      	str	r2, [r3, #12]
 8002760:	611a      	str	r2, [r3, #16]
 8002762:	615a      	str	r2, [r3, #20]
 8002764:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002766:	1d3b      	adds	r3, r7, #4
 8002768:	2234      	movs	r2, #52	; 0x34
 800276a:	2100      	movs	r1, #0
 800276c:	4618      	mov	r0, r3
 800276e:	f008 f9e9 	bl	800ab44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002772:	4b47      	ldr	r3, [pc, #284]	; (8002890 <MX_TIM1_Init+0x150>)
 8002774:	4a47      	ldr	r2, [pc, #284]	; (8002894 <MX_TIM1_Init+0x154>)
 8002776:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002778:	4b45      	ldr	r3, [pc, #276]	; (8002890 <MX_TIM1_Init+0x150>)
 800277a:	2200      	movs	r2, #0
 800277c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800277e:	4b44      	ldr	r3, [pc, #272]	; (8002890 <MX_TIM1_Init+0x150>)
 8002780:	2220      	movs	r2, #32
 8002782:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8002784:	4b42      	ldr	r3, [pc, #264]	; (8002890 <MX_TIM1_Init+0x150>)
 8002786:	f241 3287 	movw	r2, #4999	; 0x1387
 800278a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800278c:	4b40      	ldr	r3, [pc, #256]	; (8002890 <MX_TIM1_Init+0x150>)
 800278e:	2200      	movs	r2, #0
 8002790:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002792:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <MX_TIM1_Init+0x150>)
 8002794:	2200      	movs	r2, #0
 8002796:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002798:	4b3d      	ldr	r3, [pc, #244]	; (8002890 <MX_TIM1_Init+0x150>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800279e:	483c      	ldr	r0, [pc, #240]	; (8002890 <MX_TIM1_Init+0x150>)
 80027a0:	f005 fd00 	bl	80081a4 <HAL_TIM_PWM_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80027aa:	f000 fa15 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80027ae:	2320      	movs	r3, #32
 80027b0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80027be:	4619      	mov	r1, r3
 80027c0:	4833      	ldr	r0, [pc, #204]	; (8002890 <MX_TIM1_Init+0x150>)
 80027c2:	f007 f8ed 	bl	80099a0 <HAL_TIMEx_MasterConfigSynchronization>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80027cc:	f000 fa04 	bl	8002bd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027d0:	2360      	movs	r3, #96	; 0x60
 80027d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d8:	2300      	movs	r3, #0
 80027da:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027dc:	2300      	movs	r3, #0
 80027de:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027e4:	2300      	movs	r3, #0
 80027e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027e8:	2300      	movs	r3, #0
 80027ea:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80027f0:	2200      	movs	r2, #0
 80027f2:	4619      	mov	r1, r3
 80027f4:	4826      	ldr	r0, [pc, #152]	; (8002890 <MX_TIM1_Init+0x150>)
 80027f6:	f006 f89f 	bl	8008938 <HAL_TIM_PWM_ConfigChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002800:	f000 f9ea 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002804:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002808:	2204      	movs	r2, #4
 800280a:	4619      	mov	r1, r3
 800280c:	4820      	ldr	r0, [pc, #128]	; (8002890 <MX_TIM1_Init+0x150>)
 800280e:	f006 f893 	bl	8008938 <HAL_TIM_PWM_ConfigChannel>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8002818:	f000 f9de 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800281c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002820:	2208      	movs	r2, #8
 8002822:	4619      	mov	r1, r3
 8002824:	481a      	ldr	r0, [pc, #104]	; (8002890 <MX_TIM1_Init+0x150>)
 8002826:	f006 f887 	bl	8008938 <HAL_TIM_PWM_ConfigChannel>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002830:	f000 f9d2 	bl	8002bd8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002834:	2300      	movs	r3, #0
 8002836:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002838:	2300      	movs	r3, #0
 800283a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 128;
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800284c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800285a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800285e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002864:	2300      	movs	r3, #0
 8002866:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	4619      	mov	r1, r3
 8002870:	4807      	ldr	r0, [pc, #28]	; (8002890 <MX_TIM1_Init+0x150>)
 8002872:	f007 f917 	bl	8009aa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800287c:	f000 f9ac 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002880:	4803      	ldr	r0, [pc, #12]	; (8002890 <MX_TIM1_Init+0x150>)
 8002882:	f000 fccd 	bl	8003220 <HAL_TIM_MspPostInit>

}
 8002886:	bf00      	nop
 8002888:	3760      	adds	r7, #96	; 0x60
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200004f4 	.word	0x200004f4
 8002894:	40012c00 	.word	0x40012c00

08002898 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08c      	sub	sp, #48	; 0x30
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800289e:	f107 031c 	add.w	r3, r7, #28
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	609a      	str	r2, [r3, #8]
 80028aa:	60da      	str	r2, [r3, #12]
 80028ac:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]
 80028ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028bc:	463b      	mov	r3, r7
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
 80028c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028c6:	4b33      	ldr	r3, [pc, #204]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028c8:	4a33      	ldr	r2, [pc, #204]	; (8002998 <MX_TIM4_Init+0x100>)
 80028ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 159;
 80028cc:	4b31      	ldr	r3, [pc, #196]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028ce:	229f      	movs	r2, #159	; 0x9f
 80028d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d2:	4b30      	ldr	r3, [pc, #192]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80028d8:	4b2e      	ldr	r3, [pc, #184]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028e0:	4b2c      	ldr	r3, [pc, #176]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e6:	4b2b      	ldr	r3, [pc, #172]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80028ec:	4829      	ldr	r0, [pc, #164]	; (8002994 <MX_TIM4_Init+0xfc>)
 80028ee:	f005 fdb1 	bl	8008454 <HAL_TIM_IC_Init>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80028f8:	f000 f96e 	bl	8002bd8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80028fc:	2304      	movs	r3, #4
 80028fe:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002900:	2350      	movs	r3, #80	; 0x50
 8002902:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002908:	2300      	movs	r3, #0
 800290a:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	4619      	mov	r1, r3
 8002916:	481f      	ldr	r0, [pc, #124]	; (8002994 <MX_TIM4_Init+0xfc>)
 8002918:	f006 f922 	bl	8008b60 <HAL_TIM_SlaveConfigSynchro>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002922:	f000 f959 	bl	8002bd8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800292a:	2301      	movs	r3, #1
 800292c:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	2200      	movs	r2, #0
 800293c:	4619      	mov	r1, r3
 800293e:	4815      	ldr	r0, [pc, #84]	; (8002994 <MX_TIM4_Init+0xfc>)
 8002940:	f005 ff5e 	bl	8008800 <HAL_TIM_IC_ConfigChannel>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 800294a:	f000 f945 	bl	8002bd8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800294e:	2302      	movs	r3, #2
 8002950:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002952:	2302      	movs	r3, #2
 8002954:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002956:	f107 030c 	add.w	r3, r7, #12
 800295a:	2204      	movs	r2, #4
 800295c:	4619      	mov	r1, r3
 800295e:	480d      	ldr	r0, [pc, #52]	; (8002994 <MX_TIM4_Init+0xfc>)
 8002960:	f005 ff4e 	bl	8008800 <HAL_TIM_IC_ConfigChannel>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800296a:	f000 f935 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800296e:	2300      	movs	r3, #0
 8002970:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002976:	463b      	mov	r3, r7
 8002978:	4619      	mov	r1, r3
 800297a:	4806      	ldr	r0, [pc, #24]	; (8002994 <MX_TIM4_Init+0xfc>)
 800297c:	f007 f810 	bl	80099a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM4_Init+0xf2>
  {
    Error_Handler();
 8002986:	f000 f927 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800298a:	bf00      	nop
 800298c:	3730      	adds	r7, #48	; 0x30
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000540 	.word	0x20000540
 8002998:	40000800 	.word	0x40000800

0800299c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029ac:	4b14      	ldr	r3, [pc, #80]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ae:	4a15      	ldr	r2, [pc, #84]	; (8002a04 <MX_TIM6_Init+0x68>)
 80029b0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 159;
 80029b2:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029b4:	229f      	movs	r2, #159	; 0x9f
 80029b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b8:	4b11      	ldr	r3, [pc, #68]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80029be:	4b10      	ldr	r3, [pc, #64]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029cc:	480c      	ldr	r0, [pc, #48]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ce:	f005 fb27 	bl	8008020 <HAL_TIM_Base_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80029d8:	f000 f8fe 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029dc:	2300      	movs	r3, #0
 80029de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029e4:	1d3b      	adds	r3, r7, #4
 80029e6:	4619      	mov	r1, r3
 80029e8:	4805      	ldr	r0, [pc, #20]	; (8002a00 <MX_TIM6_Init+0x64>)
 80029ea:	f006 ffd9 	bl	80099a0 <HAL_TIMEx_MasterConfigSynchronization>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80029f4:	f000 f8f0 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029f8:	bf00      	nop
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	2000058c 	.word	0x2000058c
 8002a04:	40001000 	.word	0x40001000

08002a08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a0c:	4b22      	ldr	r3, [pc, #136]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a0e:	4a23      	ldr	r2, [pc, #140]	; (8002a9c <MX_USART2_UART_Init+0x94>)
 8002a10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a12:	4b21      	ldr	r3, [pc, #132]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a2e:	220c      	movs	r2, #12
 8002a30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a32:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a38:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a3e:	4b16      	ldr	r3, [pc, #88]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a4a:	4b13      	ldr	r3, [pc, #76]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a50:	4811      	ldr	r0, [pc, #68]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a52:	f007 f932 	bl	8009cba <HAL_UART_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002a5c:	f000 f8bc 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a60:	2100      	movs	r1, #0
 8002a62:	480d      	ldr	r0, [pc, #52]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a64:	f007 feca 	bl	800a7fc <HAL_UARTEx_SetTxFifoThreshold>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002a6e:	f000 f8b3 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a72:	2100      	movs	r1, #0
 8002a74:	4808      	ldr	r0, [pc, #32]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a76:	f007 feff 	bl	800a878 <HAL_UARTEx_SetRxFifoThreshold>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002a80:	f000 f8aa 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002a84:	4804      	ldr	r0, [pc, #16]	; (8002a98 <MX_USART2_UART_Init+0x90>)
 8002a86:	f007 fe80 	bl	800a78a <HAL_UARTEx_DisableFifoMode>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002a90:	f000 f8a2 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	200005d8 	.word	0x200005d8
 8002a9c:	40004400 	.word	0x40004400

08002aa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002aa6:	4b16      	ldr	r3, [pc, #88]	; (8002b00 <MX_DMA_Init+0x60>)
 8002aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aaa:	4a15      	ldr	r2, [pc, #84]	; (8002b00 <MX_DMA_Init+0x60>)
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	6493      	str	r3, [r2, #72]	; 0x48
 8002ab2:	4b13      	ldr	r3, [pc, #76]	; (8002b00 <MX_DMA_Init+0x60>)
 8002ab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	607b      	str	r3, [r7, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002abe:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <MX_DMA_Init+0x60>)
 8002ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ac2:	4a0f      	ldr	r2, [pc, #60]	; (8002b00 <MX_DMA_Init+0x60>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	6493      	str	r3, [r2, #72]	; 0x48
 8002aca:	4b0d      	ldr	r3, [pc, #52]	; (8002b00 <MX_DMA_Init+0x60>)
 8002acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2100      	movs	r1, #0
 8002ada:	200d      	movs	r0, #13
 8002adc:	f002 fbe3 	bl	80052a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002ae0:	200d      	movs	r0, #13
 8002ae2:	f002 fbfa 	bl	80052da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	200e      	movs	r0, #14
 8002aec:	f002 fbdb 	bl	80052a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002af0:	200e      	movs	r0, #14
 8002af2:	f002 fbf2 	bl	80052da <HAL_NVIC_EnableIRQ>

}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000

08002b04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08a      	sub	sp, #40	; 0x28
 8002b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0a:	f107 0314 	add.w	r3, r7, #20
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]
 8002b18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b1a:	4b2d      	ldr	r3, [pc, #180]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1e:	4a2c      	ldr	r2, [pc, #176]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b20:	f043 0304 	orr.w	r3, r3, #4
 8002b24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b26:	4b2a      	ldr	r3, [pc, #168]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b32:	4b27      	ldr	r3, [pc, #156]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b36:	4a26      	ldr	r2, [pc, #152]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b38:	f043 0320 	orr.w	r3, r3, #32
 8002b3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b3e:	4b24      	ldr	r3, [pc, #144]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b42:	f003 0320 	and.w	r3, r3, #32
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4a:	4b21      	ldr	r3, [pc, #132]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4e:	4a20      	ldr	r2, [pc, #128]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b56:	4b1e      	ldr	r3, [pc, #120]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b62:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b66:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b6e:	4b18      	ldr	r3, [pc, #96]	; (8002bd0 <MX_GPIO_Init+0xcc>)
 8002b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_RESET);
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2140      	movs	r1, #64	; 0x40
 8002b7e:	4815      	ldr	r0, [pc, #84]	; (8002bd4 <MX_GPIO_Init+0xd0>)
 8002b80:	f003 fcc8 	bl	8006514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_CAN_TERM_GPIO_Port, GPIO_CAN_TERM_Pin, GPIO_PIN_SET);
 8002b84:	2201      	movs	r2, #1
 8002b86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b8a:	4812      	ldr	r0, [pc, #72]	; (8002bd4 <MX_GPIO_Init+0xd0>)
 8002b8c:	f003 fcc2 	bl	8006514 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_LED_Pin GPIO_CAN_TERM_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin|GPIO_CAN_TERM_Pin;
 8002b90:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8002b94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b96:	2301      	movs	r3, #1
 8002b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	480a      	ldr	r0, [pc, #40]	; (8002bd4 <MX_GPIO_Init+0xd0>)
 8002baa:	f003 fb19 	bl	80061e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_BUTTON_Pin */
  GPIO_InitStruct.Pin = GPIO_BUTTON_Pin;
 8002bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002bbc:	f107 0314 	add.w	r3, r7, #20
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4804      	ldr	r0, [pc, #16]	; (8002bd4 <MX_GPIO_Init+0xd0>)
 8002bc4:	f003 fb0c 	bl	80061e0 <HAL_GPIO_Init>

}
 8002bc8:	bf00      	nop
 8002bca:	3728      	adds	r7, #40	; 0x28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	48000800 	.word	0x48000800

08002bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bdc:	b672      	cpsid	i
}
 8002bde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <Error_Handler+0x8>
	...

08002be4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bea:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <HAL_MspInit+0x44>)
 8002bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bee:	4a0e      	ldr	r2, [pc, #56]	; (8002c28 <HAL_MspInit+0x44>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6613      	str	r3, [r2, #96]	; 0x60
 8002bf6:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <HAL_MspInit+0x44>)
 8002bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	607b      	str	r3, [r7, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c02:	4b09      	ldr	r3, [pc, #36]	; (8002c28 <HAL_MspInit+0x44>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c06:	4a08      	ldr	r2, [pc, #32]	; (8002c28 <HAL_MspInit+0x44>)
 8002c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	6593      	str	r3, [r2, #88]	; 0x58
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <HAL_MspInit+0x44>)
 8002c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002c1a:	f004 facd 	bl	80071b8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000

08002c2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b09c      	sub	sp, #112	; 0x70
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c34:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c44:	f107 0318 	add.w	r3, r7, #24
 8002c48:	2244      	movs	r2, #68	; 0x44
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f007 ff79 	bl	800ab44 <memset>
  if(hadc->Instance==ADC1)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c5a:	f040 808b 	bne.w	8002d74 <HAL_ADC_MspInit+0x148>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002c5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c62:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002c64:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002c68:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c6a:	f107 0318 	add.w	r3, r7, #24
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f004 ffe6 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002c7a:	f7ff ffad 	bl	8002bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002c7e:	4b6e      	ldr	r3, [pc, #440]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	3301      	adds	r3, #1
 8002c84:	4a6c      	ldr	r2, [pc, #432]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002c86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002c88:	4b6b      	ldr	r3, [pc, #428]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d10b      	bne.n	8002ca8 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002c90:	4b6a      	ldr	r3, [pc, #424]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c94:	4a69      	ldr	r2, [pc, #420]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002c96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c9c:	4b67      	ldr	r3, [pc, #412]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca8:	4b64      	ldr	r3, [pc, #400]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cac:	4a63      	ldr	r2, [pc, #396]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cb4:	4b61      	ldr	r3, [pc, #388]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc0:	4b5e      	ldr	r3, [pc, #376]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc4:	4a5d      	ldr	r2, [pc, #372]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002cc6:	f043 0302 	orr.w	r3, r3, #2
 8002cca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ccc:	4b5b      	ldr	r3, [pc, #364]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = ADC1_VBUS_Pin;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ADC1_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002ce4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002ce8:	4619      	mov	r1, r3
 8002cea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cee:	f003 fa77 	bl	80061e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_POT_Pin;
 8002cf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ADC1_POT_GPIO_Port, &GPIO_InitStruct);
 8002d00:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002d04:	4619      	mov	r1, r3
 8002d06:	484e      	ldr	r0, [pc, #312]	; (8002e40 <HAL_ADC_MspInit+0x214>)
 8002d08:	f003 fa6a 	bl	80061e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002d0c:	4b4d      	ldr	r3, [pc, #308]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d0e:	4a4e      	ldr	r2, [pc, #312]	; (8002e48 <HAL_ADC_MspInit+0x21c>)
 8002d10:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002d12:	4b4c      	ldr	r3, [pc, #304]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d14:	2205      	movs	r2, #5
 8002d16:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d18:	4b4a      	ldr	r3, [pc, #296]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d1e:	4b49      	ldr	r3, [pc, #292]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d24:	4b47      	ldr	r3, [pc, #284]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d26:	2280      	movs	r2, #128	; 0x80
 8002d28:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d2a:	4b46      	ldr	r3, [pc, #280]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d30:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d32:	4b44      	ldr	r3, [pc, #272]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d38:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d3a:	4b42      	ldr	r3, [pc, #264]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d40:	4b40      	ldr	r3, [pc, #256]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d46:	483f      	ldr	r0, [pc, #252]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d48:	f002 fae2 	bl	8005310 <HAL_DMA_Init>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 8002d52:	f7ff ff41 	bl	8002bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a3a      	ldr	r2, [pc, #232]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d5a:	655a      	str	r2, [r3, #84]	; 0x54
 8002d5c:	4a39      	ldr	r2, [pc, #228]	; (8002e44 <HAL_ADC_MspInit+0x218>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d62:	2200      	movs	r2, #0
 8002d64:	2100      	movs	r1, #0
 8002d66:	2012      	movs	r0, #18
 8002d68:	f002 fa9d 	bl	80052a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002d6c:	2012      	movs	r0, #18
 8002d6e:	f002 fab4 	bl	80052da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002d72:	e05c      	b.n	8002e2e <HAL_ADC_MspInit+0x202>
  else if(hadc->Instance==ADC2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a34      	ldr	r2, [pc, #208]	; (8002e4c <HAL_ADC_MspInit+0x220>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d157      	bne.n	8002e2e <HAL_ADC_MspInit+0x202>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d82:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002d84:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002d88:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d8a:	f107 0318 	add.w	r3, r7, #24
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f004 ff56 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <HAL_ADC_MspInit+0x172>
      Error_Handler();
 8002d9a:	f7ff ff1d 	bl	8002bd8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002d9e:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	3301      	adds	r3, #1
 8002da4:	4a24      	ldr	r2, [pc, #144]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002da6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002da8:	4b23      	ldr	r3, [pc, #140]	; (8002e38 <HAL_ADC_MspInit+0x20c>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d10b      	bne.n	8002dc8 <HAL_ADC_MspInit+0x19c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002db0:	4b22      	ldr	r3, [pc, #136]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db4:	4a21      	ldr	r2, [pc, #132]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002db6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002dba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dbc:	4b1f      	ldr	r3, [pc, #124]	; (8002e3c <HAL_ADC_MspInit+0x210>)
 8002dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
    hdma_adc2.Instance = DMA1_Channel4;
 8002dc8:	4b21      	ldr	r3, [pc, #132]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002dca:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <HAL_ADC_MspInit+0x228>)
 8002dcc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8002dce:	4b20      	ldr	r3, [pc, #128]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002dd0:	2224      	movs	r2, #36	; 0x24
 8002dd2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dd4:	4b1e      	ldr	r3, [pc, #120]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dda:	4b1d      	ldr	r3, [pc, #116]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002de0:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002de2:	2280      	movs	r2, #128	; 0x80
 8002de4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002de6:	4b1a      	ldr	r3, [pc, #104]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002de8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dec:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002dee:	4b18      	ldr	r3, [pc, #96]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002df0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002df4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002df8:	2220      	movs	r2, #32
 8002dfa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002dfc:	4b14      	ldr	r3, [pc, #80]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002e02:	4813      	ldr	r0, [pc, #76]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002e04:	f002 fa84 	bl	8005310 <HAL_DMA_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_ADC_MspInit+0x1e6>
      Error_Handler();
 8002e0e:	f7ff fee3 	bl	8002bd8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a0e      	ldr	r2, [pc, #56]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
 8002e18:	4a0d      	ldr	r2, [pc, #52]	; (8002e50 <HAL_ADC_MspInit+0x224>)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2100      	movs	r1, #0
 8002e22:	2012      	movs	r0, #18
 8002e24:	f002 fa3f 	bl	80052a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002e28:	2012      	movs	r0, #18
 8002e2a:	f002 fa56 	bl	80052da <HAL_NVIC_EnableIRQ>
}
 8002e2e:	bf00      	nop
 8002e30:	3770      	adds	r7, #112	; 0x70
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200006f8 	.word	0x200006f8
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	48000400 	.word	0x48000400
 8002e44:	200002d0 	.word	0x200002d0
 8002e48:	40020030 	.word	0x40020030
 8002e4c:	50000100 	.word	0x50000100
 8002e50:	20000330 	.word	0x20000330
 8002e54:	40020044 	.word	0x40020044

08002e58 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b09c      	sub	sp, #112	; 0x70
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e70:	f107 0318 	add.w	r3, r7, #24
 8002e74:	2244      	movs	r2, #68	; 0x44
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f007 fe63 	bl	800ab44 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a33      	ldr	r2, [pc, #204]	; (8002f50 <HAL_FDCAN_MspInit+0xf8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d15e      	bne.n	8002f46 <HAL_FDCAN_MspInit+0xee>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e8c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002e8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e92:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e94:	f107 0318 	add.w	r3, r7, #24
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f004 fed1 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002ea4:	f7ff fe98 	bl	8002bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002ea8:	4b2a      	ldr	r3, [pc, #168]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eac:	4a29      	ldr	r2, [pc, #164]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002eae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002eb2:	6593      	str	r3, [r2, #88]	; 0x58
 8002eb4:	4b27      	ldr	r3, [pc, #156]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec0:	4b24      	ldr	r3, [pc, #144]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec4:	4a23      	ldr	r2, [pc, #140]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ecc:	4b21      	ldr	r3, [pc, #132]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed8:	4b1e      	ldr	r3, [pc, #120]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002eda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002edc:	4a1d      	ldr	r2, [pc, #116]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002ede:	f043 0302 	orr.w	r3, r3, #2
 8002ee2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee4:	4b1b      	ldr	r3, [pc, #108]	; (8002f54 <HAL_FDCAN_MspInit+0xfc>)
 8002ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ef0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ef4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	2300      	movs	r3, #0
 8002f00:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002f02:	2309      	movs	r3, #9
 8002f04:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f06:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f10:	f003 f966 	bl	80061e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f18:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f22:	2300      	movs	r3, #0
 8002f24:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002f26:	2309      	movs	r3, #9
 8002f28:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4809      	ldr	r0, [pc, #36]	; (8002f58 <HAL_FDCAN_MspInit+0x100>)
 8002f32:	f003 f955 	bl	80061e0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002f36:	2200      	movs	r2, #0
 8002f38:	2100      	movs	r1, #0
 8002f3a:	2015      	movs	r0, #21
 8002f3c:	f002 f9b3 	bl	80052a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002f40:	2015      	movs	r0, #21
 8002f42:	f002 f9ca 	bl	80052da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8002f46:	bf00      	nop
 8002f48:	3770      	adds	r7, #112	; 0x70
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40006400 	.word	0x40006400
 8002f54:	40021000 	.word	0x40021000
 8002f58:	48000400 	.word	0x48000400

08002f5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b09a      	sub	sp, #104	; 0x68
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f74:	f107 0310 	add.w	r3, r7, #16
 8002f78:	2244      	movs	r2, #68	; 0x44
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f007 fde1 	bl	800ab44 <memset>
  if(hi2c->Instance==I2C1)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a1f      	ldr	r2, [pc, #124]	; (8003004 <HAL_I2C_MspInit+0xa8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d136      	bne.n	8002ffa <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f8c:	2340      	movs	r3, #64	; 0x40
 8002f8e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002f90:	2300      	movs	r3, #0
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f94:	f107 0310 	add.w	r3, r7, #16
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f004 fe51 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002fa4:	f7ff fe18 	bl	8002bd8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa8:	4b17      	ldr	r3, [pc, #92]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fac:	4a16      	ldr	r2, [pc, #88]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002fae:	f043 0302 	orr.w	r3, r3, #2
 8002fb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fb4:	4b14      	ldr	r3, [pc, #80]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002fc0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002fc4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fc6:	2312      	movs	r3, #18
 8002fc8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fd2:	2304      	movs	r3, #4
 8002fd4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002fda:	4619      	mov	r1, r3
 8002fdc:	480b      	ldr	r0, [pc, #44]	; (800300c <HAL_I2C_MspInit+0xb0>)
 8002fde:	f003 f8ff 	bl	80061e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fe2:	4b09      	ldr	r3, [pc, #36]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	4a08      	ldr	r2, [pc, #32]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002fe8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002fec:	6593      	str	r3, [r2, #88]	; 0x58
 8002fee:	4b06      	ldr	r3, [pc, #24]	; (8003008 <HAL_I2C_MspInit+0xac>)
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ffa:	bf00      	nop
 8002ffc:	3768      	adds	r7, #104	; 0x68
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40005400 	.word	0x40005400
 8003008:	40021000 	.word	0x40021000
 800300c:	48000400 	.word	0x48000400

08003010 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	; 0x28
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003018:	f107 0314 	add.w	r3, r7, #20
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a2e      	ldr	r2, [pc, #184]	; (80030e8 <HAL_OPAMP_MspInit+0xd8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d119      	bne.n	8003066 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003032:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 8003034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003036:	4a2d      	ldr	r2, [pc, #180]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800303e:	4b2b      	ldr	r3, [pc, #172]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 8003040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800304a:	230a      	movs	r3, #10
 800304c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800304e:	2303      	movs	r3, #3
 8003050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003056:	f107 0314 	add.w	r3, r7, #20
 800305a:	4619      	mov	r1, r3
 800305c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003060:	f003 f8be 	bl	80061e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8003064:	e03b      	b.n	80030de <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a21      	ldr	r2, [pc, #132]	; (80030f0 <HAL_OPAMP_MspInit+0xe0>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d119      	bne.n	80030a4 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003070:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 8003072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003074:	4a1d      	ldr	r2, [pc, #116]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 8003076:	f043 0301 	orr.w	r3, r3, #1
 800307a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800307c:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 800307e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003088:	23a0      	movs	r3, #160	; 0xa0
 800308a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800308c:	2303      	movs	r3, #3
 800308e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	4619      	mov	r1, r3
 800309a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800309e:	f003 f89f 	bl	80061e0 <HAL_GPIO_Init>
}
 80030a2:	e01c      	b.n	80030de <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <HAL_OPAMP_MspInit+0xe4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d117      	bne.n	80030de <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ae:	4b0f      	ldr	r3, [pc, #60]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 80030b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b2:	4a0e      	ldr	r2, [pc, #56]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 80030b4:	f043 0302 	orr.w	r3, r3, #2
 80030b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030ba:	4b0c      	ldr	r3, [pc, #48]	; (80030ec <HAL_OPAMP_MspInit+0xdc>)
 80030bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80030c6:	2305      	movs	r3, #5
 80030c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030ca:	2303      	movs	r3, #3
 80030cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d2:	f107 0314 	add.w	r3, r7, #20
 80030d6:	4619      	mov	r1, r3
 80030d8:	4807      	ldr	r0, [pc, #28]	; (80030f8 <HAL_OPAMP_MspInit+0xe8>)
 80030da:	f003 f881 	bl	80061e0 <HAL_GPIO_Init>
}
 80030de:	bf00      	nop
 80030e0:	3728      	adds	r7, #40	; 0x28
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40010300 	.word	0x40010300
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40010304 	.word	0x40010304
 80030f4:	40010308 	.word	0x40010308
 80030f8:	48000400 	.word	0x48000400

080030fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0a      	ldr	r2, [pc, #40]	; (8003134 <HAL_TIM_PWM_MspInit+0x38>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d10b      	bne.n	8003126 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800310e:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <HAL_TIM_PWM_MspInit+0x3c>)
 8003110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003112:	4a09      	ldr	r2, [pc, #36]	; (8003138 <HAL_TIM_PWM_MspInit+0x3c>)
 8003114:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003118:	6613      	str	r3, [r2, #96]	; 0x60
 800311a:	4b07      	ldr	r3, [pc, #28]	; (8003138 <HAL_TIM_PWM_MspInit+0x3c>)
 800311c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800311e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40012c00 	.word	0x40012c00
 8003138:	40021000 	.word	0x40021000

0800313c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	; 0x28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a1b      	ldr	r2, [pc, #108]	; (80031c8 <HAL_TIM_IC_MspInit+0x8c>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d12f      	bne.n	80031be <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800315e:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 8003164:	f043 0304 	orr.w	r3, r3, #4
 8003168:	6593      	str	r3, [r2, #88]	; 0x58
 800316a:	4b18      	ldr	r3, [pc, #96]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	613b      	str	r3, [r7, #16]
 8003174:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003176:	4b15      	ldr	r3, [pc, #84]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 8003178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317a:	4a14      	ldr	r2, [pc, #80]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 800317c:	f043 0302 	orr.w	r3, r3, #2
 8003180:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003182:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_TIM_IC_MspInit+0x90>)
 8003184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800318e:	2340      	movs	r3, #64	; 0x40
 8003190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003196:	2302      	movs	r3, #2
 8003198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319a:	2300      	movs	r3, #0
 800319c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800319e:	2302      	movs	r3, #2
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	4809      	ldr	r0, [pc, #36]	; (80031d0 <HAL_TIM_IC_MspInit+0x94>)
 80031aa:	f003 f819 	bl	80061e0 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	201e      	movs	r0, #30
 80031b4:	f002 f877 	bl	80052a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80031b8:	201e      	movs	r0, #30
 80031ba:	f002 f88e 	bl	80052da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80031be:	bf00      	nop
 80031c0:	3728      	adds	r7, #40	; 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40000800 	.word	0x40000800
 80031cc:	40021000 	.word	0x40021000
 80031d0:	48000400 	.word	0x48000400

080031d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a0d      	ldr	r2, [pc, #52]	; (8003218 <HAL_TIM_Base_MspInit+0x44>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d113      	bne.n	800320e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <HAL_TIM_Base_MspInit+0x48>)
 80031e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ea:	4a0c      	ldr	r2, [pc, #48]	; (800321c <HAL_TIM_Base_MspInit+0x48>)
 80031ec:	f043 0310 	orr.w	r3, r3, #16
 80031f0:	6593      	str	r3, [r2, #88]	; 0x58
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_TIM_Base_MspInit+0x48>)
 80031f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80031fe:	2200      	movs	r2, #0
 8003200:	2100      	movs	r1, #0
 8003202:	2036      	movs	r0, #54	; 0x36
 8003204:	f002 f84f 	bl	80052a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003208:	2036      	movs	r0, #54	; 0x36
 800320a:	f002 f866 	bl	80052da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40001000 	.word	0x40001000
 800321c:	40021000 	.word	0x40021000

08003220 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	; 0x28
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003228:	f107 0314 	add.w	r3, r7, #20
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	609a      	str	r2, [r3, #8]
 8003234:	60da      	str	r2, [r3, #12]
 8003236:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a2f      	ldr	r2, [pc, #188]	; (80032fc <HAL_TIM_MspPostInit+0xdc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d157      	bne.n	80032f2 <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003242:	4b2f      	ldr	r3, [pc, #188]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003246:	4a2e      	ldr	r2, [pc, #184]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003248:	f043 0304 	orr.w	r3, r3, #4
 800324c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800324e:	4b2c      	ldr	r3, [pc, #176]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800325a:	4b29      	ldr	r3, [pc, #164]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 800325c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325e:	4a28      	ldr	r2, [pc, #160]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003260:	f043 0302 	orr.w	r3, r3, #2
 8003264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003266:	4b26      	ldr	r3, [pc, #152]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003272:	4b23      	ldr	r3, [pc, #140]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003276:	4a22      	ldr	r2, [pc, #136]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800327e:	4b20      	ldr	r3, [pc, #128]	; (8003300 <HAL_TIM_MspPostInit+0xe0>)
 8003280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800328a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800328e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003290:	2302      	movs	r3, #2
 8003292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003294:	2300      	movs	r3, #0
 8003296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003298:	2300      	movs	r3, #0
 800329a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800329c:	2304      	movs	r3, #4
 800329e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032a0:	f107 0314 	add.w	r3, r7, #20
 80032a4:	4619      	mov	r1, r3
 80032a6:	4817      	ldr	r0, [pc, #92]	; (8003304 <HAL_TIM_MspPostInit+0xe4>)
 80032a8:	f002 ff9a 	bl	80061e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80032ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b2:	2302      	movs	r3, #2
 80032b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ba:	2300      	movs	r3, #0
 80032bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80032be:	2304      	movs	r3, #4
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c2:	f107 0314 	add.w	r3, r7, #20
 80032c6:	4619      	mov	r1, r3
 80032c8:	480f      	ldr	r0, [pc, #60]	; (8003308 <HAL_TIM_MspPostInit+0xe8>)
 80032ca:	f002 ff89 	bl	80061e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80032ce:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 80032d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d4:	2302      	movs	r3, #2
 80032d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d8:	2300      	movs	r3, #0
 80032da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032dc:	2300      	movs	r3, #0
 80032de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80032e0:	2306      	movs	r3, #6
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e4:	f107 0314 	add.w	r3, r7, #20
 80032e8:	4619      	mov	r1, r3
 80032ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032ee:	f002 ff77 	bl	80061e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80032f2:	bf00      	nop
 80032f4:	3728      	adds	r7, #40	; 0x28
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40021000 	.word	0x40021000
 8003304:	48000800 	.word	0x48000800
 8003308:	48000400 	.word	0x48000400

0800330c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b09a      	sub	sp, #104	; 0x68
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003314:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003324:	f107 0310 	add.w	r3, r7, #16
 8003328:	2244      	movs	r2, #68	; 0x44
 800332a:	2100      	movs	r1, #0
 800332c:	4618      	mov	r0, r3
 800332e:	f007 fc09 	bl	800ab44 <memset>
  if(huart->Instance==USART2)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a1e      	ldr	r2, [pc, #120]	; (80033b0 <HAL_UART_MspInit+0xa4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d135      	bne.n	80033a8 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800333c:	2302      	movs	r3, #2
 800333e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003340:	2300      	movs	r3, #0
 8003342:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003344:	f107 0310 	add.w	r3, r7, #16
 8003348:	4618      	mov	r0, r3
 800334a:	f004 fc79 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003354:	f7ff fc40 	bl	8002bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 800335a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335c:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 800335e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003362:	6593      	str	r3, [r2, #88]	; 0x58
 8003364:	4b13      	ldr	r3, [pc, #76]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003370:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 8003372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003374:	4a0f      	ldr	r2, [pc, #60]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 8003376:	f043 0302 	orr.w	r3, r3, #2
 800337a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800337c:	4b0d      	ldr	r3, [pc, #52]	; (80033b4 <HAL_UART_MspInit+0xa8>)
 800337e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	60bb      	str	r3, [r7, #8]
 8003386:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003388:	2318      	movs	r3, #24
 800338a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338c:	2302      	movs	r3, #2
 800338e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003390:	2300      	movs	r3, #0
 8003392:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003394:	2300      	movs	r3, #0
 8003396:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003398:	2307      	movs	r3, #7
 800339a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800339c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80033a0:	4619      	mov	r1, r3
 80033a2:	4805      	ldr	r0, [pc, #20]	; (80033b8 <HAL_UART_MspInit+0xac>)
 80033a4:	f002 ff1c 	bl	80061e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033a8:	bf00      	nop
 80033aa:	3768      	adds	r7, #104	; 0x68
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40004400 	.word	0x40004400
 80033b4:	40021000 	.word	0x40021000
 80033b8:	48000400 	.word	0x48000400

080033bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033c0:	e7fe      	b.n	80033c0 <NMI_Handler+0x4>

080033c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033c2:	b480      	push	{r7}
 80033c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033c6:	e7fe      	b.n	80033c6 <HardFault_Handler+0x4>

080033c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033cc:	e7fe      	b.n	80033cc <MemManage_Handler+0x4>

080033ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033ce:	b480      	push	{r7}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033d2:	e7fe      	b.n	80033d2 <BusFault_Handler+0x4>

080033d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033d8:	e7fe      	b.n	80033d8 <UsageFault_Handler+0x4>

080033da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033da:	b480      	push	{r7}
 80033dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ec:	bf00      	nop
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033f6:	b480      	push	{r7}
 80033f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033fa:	bf00      	nop
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003408:	f000 f996 	bl	8003738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800340c:	bf00      	nop
 800340e:	bd80      	pop	{r7, pc}

08003410 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003414:	4802      	ldr	r0, [pc, #8]	; (8003420 <DMA1_Channel3_IRQHandler+0x10>)
 8003416:	f002 f89e 	bl	8005556 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	200002d0 	.word	0x200002d0

08003424 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <DMA1_Channel4_IRQHandler+0x10>)
 800342a:	f002 f894 	bl	8005556 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20000330 	.word	0x20000330

08003438 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800343c:	4803      	ldr	r0, [pc, #12]	; (800344c <ADC1_2_IRQHandler+0x14>)
 800343e:	f000 fe3d 	bl	80040bc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003442:	4803      	ldr	r0, [pc, #12]	; (8003450 <ADC1_2_IRQHandler+0x18>)
 8003444:	f000 fe3a 	bl	80040bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003448:	bf00      	nop
 800344a:	bd80      	pop	{r7, pc}
 800344c:	200001f8 	.word	0x200001f8
 8003450:	20000264 	.word	0x20000264

08003454 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8003458:	4802      	ldr	r0, [pc, #8]	; (8003464 <FDCAN1_IT0_IRQHandler+0x10>)
 800345a:	f002 fcbe 	bl	8005dda <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800345e:	bf00      	nop
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20000390 	.word	0x20000390

08003468 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800346c:	4802      	ldr	r0, [pc, #8]	; (8003478 <TIM4_IRQHandler+0x10>)
 800346e:	f005 f848 	bl	8008502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	20000540 	.word	0x20000540

0800347c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003480:	4802      	ldr	r0, [pc, #8]	; (800348c <TIM6_DAC_IRQHandler+0x10>)
 8003482:	f005 f83e 	bl	8008502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003486:	bf00      	nop
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	2000058c 	.word	0x2000058c

08003490 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
	return 1;
 8003494:	2301      	movs	r3, #1
}
 8003496:	4618      	mov	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <_kill>:

int _kill(int pid, int sig)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80034aa:	f007 fb21 	bl	800aaf0 <__errno>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2216      	movs	r2, #22
 80034b2:	601a      	str	r2, [r3, #0]
	return -1;
 80034b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <_exit>:

void _exit (int status)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80034c8:	f04f 31ff 	mov.w	r1, #4294967295
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ffe7 	bl	80034a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80034d2:	e7fe      	b.n	80034d2 <_exit+0x12>

080034d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	e00a      	b.n	80034fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80034e6:	f3af 8000 	nop.w
 80034ea:	4601      	mov	r1, r0
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	60ba      	str	r2, [r7, #8]
 80034f2:	b2ca      	uxtb	r2, r1
 80034f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	3301      	adds	r3, #1
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	429a      	cmp	r2, r3
 8003502:	dbf0      	blt.n	80034e6 <_read+0x12>
	}

return len;
 8003504:	687b      	ldr	r3, [r7, #4]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b086      	sub	sp, #24
 8003512:	af00      	add	r7, sp, #0
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
 800351e:	e009      	b.n	8003534 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	1c5a      	adds	r2, r3, #1
 8003524:	60ba      	str	r2, [r7, #8]
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	3301      	adds	r3, #1
 8003532:	617b      	str	r3, [r7, #20]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	429a      	cmp	r2, r3
 800353a:	dbf1      	blt.n	8003520 <_write+0x12>
	}
	return len;
 800353c:	687b      	ldr	r3, [r7, #4]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <_close>:

int _close(int file)
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
	return -1;
 800354e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
 8003566:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800356e:	605a      	str	r2, [r3, #4]
	return 0;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <_isatty>:

int _isatty(int file)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
	return 1;
 8003586:	2301      	movs	r3, #1
}
 8003588:	4618      	mov	r0, r3
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
	return 0;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
	...

080035b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035b8:	4a14      	ldr	r2, [pc, #80]	; (800360c <_sbrk+0x5c>)
 80035ba:	4b15      	ldr	r3, [pc, #84]	; (8003610 <_sbrk+0x60>)
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035c4:	4b13      	ldr	r3, [pc, #76]	; (8003614 <_sbrk+0x64>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d102      	bne.n	80035d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035cc:	4b11      	ldr	r3, [pc, #68]	; (8003614 <_sbrk+0x64>)
 80035ce:	4a12      	ldr	r2, [pc, #72]	; (8003618 <_sbrk+0x68>)
 80035d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <_sbrk+0x64>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d207      	bcs.n	80035f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035e0:	f007 fa86 	bl	800aaf0 <__errno>
 80035e4:	4603      	mov	r3, r0
 80035e6:	220c      	movs	r2, #12
 80035e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
 80035ee:	e009      	b.n	8003604 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035f0:	4b08      	ldr	r3, [pc, #32]	; (8003614 <_sbrk+0x64>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035f6:	4b07      	ldr	r3, [pc, #28]	; (8003614 <_sbrk+0x64>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4413      	add	r3, r2
 80035fe:	4a05      	ldr	r2, [pc, #20]	; (8003614 <_sbrk+0x64>)
 8003600:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003602:	68fb      	ldr	r3, [r7, #12]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20008000 	.word	0x20008000
 8003610:	00000400 	.word	0x00000400
 8003614:	200006fc 	.word	0x200006fc
 8003618:	20000718 	.word	0x20000718

0800361c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <SystemInit+0x20>)
 8003622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003626:	4a05      	ldr	r2, [pc, #20]	; (800363c <SystemInit+0x20>)
 8003628:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800362c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003630:	bf00      	nop
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	e000ed00 	.word	0xe000ed00

08003640 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003640:	480d      	ldr	r0, [pc, #52]	; (8003678 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003642:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003644:	480d      	ldr	r0, [pc, #52]	; (800367c <LoopForever+0x6>)
  ldr r1, =_edata
 8003646:	490e      	ldr	r1, [pc, #56]	; (8003680 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003648:	4a0e      	ldr	r2, [pc, #56]	; (8003684 <LoopForever+0xe>)
  movs r3, #0
 800364a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800364c:	e002      	b.n	8003654 <LoopCopyDataInit>

0800364e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800364e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003652:	3304      	adds	r3, #4

08003654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003658:	d3f9      	bcc.n	800364e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800365a:	4a0b      	ldr	r2, [pc, #44]	; (8003688 <LoopForever+0x12>)
  ldr r4, =_ebss
 800365c:	4c0b      	ldr	r4, [pc, #44]	; (800368c <LoopForever+0x16>)
  movs r3, #0
 800365e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003660:	e001      	b.n	8003666 <LoopFillZerobss>

08003662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003664:	3204      	adds	r2, #4

08003666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003668:	d3fb      	bcc.n	8003662 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800366a:	f7ff ffd7 	bl	800361c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800366e:	f007 fa45 	bl	800aafc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003672:	f7fe fd3d 	bl	80020f0 <main>

08003676 <LoopForever>:

LoopForever:
    b LoopForever
 8003676:	e7fe      	b.n	8003676 <LoopForever>
  ldr   r0, =_estack
 8003678:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800367c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003680:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003684:	0800efb4 	.word	0x0800efb4
  ldr r2, =_sbss
 8003688:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800368c:	20000714 	.word	0x20000714

08003690 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003690:	e7fe      	b.n	8003690 <COMP1_2_3_IRQHandler>

08003692 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003698:	2300      	movs	r3, #0
 800369a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800369c:	2003      	movs	r0, #3
 800369e:	f001 fdf7 	bl	8005290 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036a2:	200f      	movs	r0, #15
 80036a4:	f000 f80e 	bl	80036c4 <HAL_InitTick>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	71fb      	strb	r3, [r7, #7]
 80036b2:	e001      	b.n	80036b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036b4:	f7ff fa96 	bl	8002be4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036b8:	79fb      	ldrb	r3, [r7, #7]

}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80036cc:	2300      	movs	r3, #0
 80036ce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80036d0:	4b16      	ldr	r3, [pc, #88]	; (800372c <HAL_InitTick+0x68>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d022      	beq.n	800371e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80036d8:	4b15      	ldr	r3, [pc, #84]	; (8003730 <HAL_InitTick+0x6c>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_InitTick+0x68>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ec:	4618      	mov	r0, r3
 80036ee:	f001 fe02 	bl	80052f6 <HAL_SYSTICK_Config>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10f      	bne.n	8003718 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b0f      	cmp	r3, #15
 80036fc:	d809      	bhi.n	8003712 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036fe:	2200      	movs	r2, #0
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	f04f 30ff 	mov.w	r0, #4294967295
 8003706:	f001 fdce 	bl	80052a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800370a:	4a0a      	ldr	r2, [pc, #40]	; (8003734 <HAL_InitTick+0x70>)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6013      	str	r3, [r2, #0]
 8003710:	e007      	b.n	8003722 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	73fb      	strb	r3, [r7, #15]
 8003716:	e004      	b.n	8003722 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	73fb      	strb	r3, [r7, #15]
 800371c:	e001      	b.n	8003722 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003722:	7bfb      	ldrb	r3, [r7, #15]
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	20000008 	.word	0x20000008
 8003730:	20000000 	.word	0x20000000
 8003734:	20000004 	.word	0x20000004

08003738 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800373c:	4b05      	ldr	r3, [pc, #20]	; (8003754 <HAL_IncTick+0x1c>)
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <HAL_IncTick+0x20>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4413      	add	r3, r2
 8003746:	4a03      	ldr	r2, [pc, #12]	; (8003754 <HAL_IncTick+0x1c>)
 8003748:	6013      	str	r3, [r2, #0]
}
 800374a:	bf00      	nop
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	20000700 	.word	0x20000700
 8003758:	20000008 	.word	0x20000008

0800375c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return uwTick;
 8003760:	4b03      	ldr	r3, [pc, #12]	; (8003770 <HAL_GetTick+0x14>)
 8003762:	681b      	ldr	r3, [r3, #0]
}
 8003764:	4618      	mov	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000700 	.word	0x20000700

08003774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800377c:	f7ff ffee 	bl	800375c <HAL_GetTick>
 8003780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378c:	d004      	beq.n	8003798 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800378e:	4b09      	ldr	r3, [pc, #36]	; (80037b4 <HAL_Delay+0x40>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	4413      	add	r3, r2
 8003796:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003798:	bf00      	nop
 800379a:	f7ff ffdf 	bl	800375c <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d8f7      	bhi.n	800379a <HAL_Delay+0x26>
  {
  }
}
 80037aa:	bf00      	nop
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	20000008 	.word	0x20000008

080037b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	609a      	str	r2, [r3, #8]
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
 80037e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	609a      	str	r2, [r3, #8]
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003814:	4618      	mov	r0, r3
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003820:	b480      	push	{r7}
 8003822:	b087      	sub	sp, #28
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3360      	adds	r3, #96	; 0x60
 8003832:	461a      	mov	r2, r3
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <LL_ADC_SetOffset+0x44>)
 8003842:	4013      	ands	r3, r2
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	4313      	orrs	r3, r2
 8003850:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003858:	bf00      	nop
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	03fff000 	.word	0x03fff000

08003868 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3360      	adds	r3, #96	; 0x60
 8003876:	461a      	mov	r2, r3
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003888:	4618      	mov	r0, r3
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	3360      	adds	r3, #96	; 0x60
 80038a4:	461a      	mov	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4413      	add	r3, r2
 80038ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	431a      	orrs	r2, r3
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b087      	sub	sp, #28
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	3360      	adds	r3, #96	; 0x60
 80038da:	461a      	mov	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	431a      	orrs	r2, r3
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80038f4:	bf00      	nop
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	3360      	adds	r3, #96	; 0x60
 8003910:	461a      	mov	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	431a      	orrs	r2, r3
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800392a:	bf00      	nop
 800392c:	371c      	adds	r7, #28
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr

08003936 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
 800393e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	615a      	str	r2, [r3, #20]
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003982:	b480      	push	{r7}
 8003984:	b087      	sub	sp, #28
 8003986:	af00      	add	r7, sp, #0
 8003988:	60f8      	str	r0, [r7, #12]
 800398a:	60b9      	str	r1, [r7, #8]
 800398c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	3330      	adds	r3, #48	; 0x30
 8003992:	461a      	mov	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	0a1b      	lsrs	r3, r3, #8
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	4413      	add	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	f003 031f 	and.w	r3, r3, #31
 80039ac:	211f      	movs	r1, #31
 80039ae:	fa01 f303 	lsl.w	r3, r1, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	401a      	ands	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	0e9b      	lsrs	r3, r3, #26
 80039ba:	f003 011f 	and.w	r1, r3, #31
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	f003 031f 	and.w	r3, r3, #31
 80039c4:	fa01 f303 	lsl.w	r3, r1, r3
 80039c8:	431a      	orrs	r2, r3
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80039ce:	bf00      	nop
 80039d0:	371c      	adds	r7, #28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80039ee:	2301      	movs	r3, #1
 80039f0:	e000      	b.n	80039f4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	3314      	adds	r3, #20
 8003a10:	461a      	mov	r2, r3
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	0e5b      	lsrs	r3, r3, #25
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	4413      	add	r3, r2
 8003a1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	0d1b      	lsrs	r3, r3, #20
 8003a28:	f003 031f 	and.w	r3, r3, #31
 8003a2c:	2107      	movs	r1, #7
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	43db      	mvns	r3, r3
 8003a34:	401a      	ands	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	0d1b      	lsrs	r3, r3, #20
 8003a3a:	f003 031f 	and.w	r3, r3, #31
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	fa01 f303 	lsl.w	r3, r1, r3
 8003a44:	431a      	orrs	r2, r3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003a4a:	bf00      	nop
 8003a4c:	371c      	adds	r7, #28
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
	...

08003a58 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a0f      	ldr	r2, [pc, #60]	; (8003aa4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d10a      	bne.n	8003a82 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003a80:	e00a      	b.n	8003a98 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003a98:	bf00      	nop
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	407f0000 	.word	0x407f0000

08003aa8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003af0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6093      	str	r3, [r2, #8]
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b18:	d101      	bne.n	8003b1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003b3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b68:	d101      	bne.n	8003b6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b90:	f043 0201 	orr.w	r2, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <LL_ADC_IsEnabled+0x18>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e000      	b.n	8003bbe <LL_ADC_IsEnabled+0x1a>
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003bda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bde:	f043 0204 	orr.w	r2, r3, #4
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d101      	bne.n	8003c0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c06:	2301      	movs	r3, #1
 8003c08:	e000      	b.n	8003c0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d101      	bne.n	8003c30 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e000      	b.n	8003c32 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
	...

08003c40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c40:	b590      	push	{r4, r7, lr}
 8003c42:	b089      	sub	sp, #36	; 0x24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e177      	b.n	8003f4a <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d109      	bne.n	8003c7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7fe ffdf 	bl	8002c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff ff3f 	bl	8003b04 <LL_ADC_IsDeepPowerDownEnabled>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d004      	beq.n	8003c96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff25 	bl	8003ae0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff ff5a 	bl	8003b54 <LL_ADC_IsInternalRegulatorEnabled>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d115      	bne.n	8003cd2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff ff3e 	bl	8003b2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cb0:	4b9c      	ldr	r3, [pc, #624]	; (8003f24 <HAL_ADC_Init+0x2e4>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	099b      	lsrs	r3, r3, #6
 8003cb6:	4a9c      	ldr	r2, [pc, #624]	; (8003f28 <HAL_ADC_Init+0x2e8>)
 8003cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbc:	099b      	lsrs	r3, r3, #6
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003cc4:	e002      	b.n	8003ccc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f9      	bne.n	8003cc6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff ff3c 	bl	8003b54 <LL_ADC_IsInternalRegulatorEnabled>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10d      	bne.n	8003cfe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce6:	f043 0210 	orr.w	r2, r3, #16
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cf2:	f043 0201 	orr.w	r2, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff ff75 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 8003d08:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0e:	f003 0310 	and.w	r3, r3, #16
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f040 8110 	bne.w	8003f38 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f040 810c 	bne.w	8003f38 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d24:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003d28:	f043 0202 	orr.w	r2, r3, #2
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff ff35 	bl	8003ba4 <LL_ADC_IsEnabled>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d111      	bne.n	8003d64 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d40:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003d44:	f7ff ff2e 	bl	8003ba4 <LL_ADC_IsEnabled>
 8003d48:	4604      	mov	r4, r0
 8003d4a:	4878      	ldr	r0, [pc, #480]	; (8003f2c <HAL_ADC_Init+0x2ec>)
 8003d4c:	f7ff ff2a 	bl	8003ba4 <LL_ADC_IsEnabled>
 8003d50:	4603      	mov	r3, r0
 8003d52:	4323      	orrs	r3, r4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d105      	bne.n	8003d64 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4874      	ldr	r0, [pc, #464]	; (8003f30 <HAL_ADC_Init+0x2f0>)
 8003d60:	f7ff fd2a 	bl	80037b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	7f5b      	ldrb	r3, [r3, #29]
 8003d68:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003d6e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003d74:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003d7a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d82:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d106      	bne.n	8003da0 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d96:	3b01      	subs	r3, #1
 8003d98:	045b      	lsls	r3, r3, #17
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d009      	beq.n	8003dbc <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	4b5c      	ldr	r3, [pc, #368]	; (8003f34 <HAL_ADC_Init+0x2f4>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6812      	ldr	r2, [r2, #0]
 8003dca:	69b9      	ldr	r1, [r7, #24]
 8003dcc:	430b      	orrs	r3, r1
 8003dce:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff01 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 8003df0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff ff0e 	bl	8003c18 <LL_ADC_INJ_IsConversionOngoing>
 8003dfc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d16d      	bne.n	8003ee0 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d16a      	bne.n	8003ee0 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e0e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e16:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e26:	f023 0302 	bic.w	r3, r3, #2
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	6812      	ldr	r2, [r2, #0]
 8003e2e:	69b9      	ldr	r1, [r7, #24]
 8003e30:	430b      	orrs	r3, r1
 8003e32:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d017      	beq.n	8003e6c <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003e4a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6911      	ldr	r1, [r2, #16]
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6812      	ldr	r2, [r2, #0]
 8003e64:	430b      	orrs	r3, r1
 8003e66:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003e6a:	e013      	b.n	8003e94 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e7a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e90:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d118      	bne.n	8003ed0 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003ea8:	f023 0304 	bic.w	r3, r3, #4
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003eb4:	4311      	orrs	r1, r2
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003eba:	4311      	orrs	r1, r2
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f042 0201 	orr.w	r2, r2, #1
 8003ecc:	611a      	str	r2, [r3, #16]
 8003ece:	e007      	b.n	8003ee0 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691a      	ldr	r2, [r3, #16]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0201 	bic.w	r2, r2, #1
 8003ede:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d10c      	bne.n	8003f02 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eee:	f023 010f 	bic.w	r1, r3, #15
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	1e5a      	subs	r2, r3, #1
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
 8003f00:	e007      	b.n	8003f12 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 020f 	bic.w	r2, r2, #15
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f16:	f023 0303 	bic.w	r3, r3, #3
 8003f1a:	f043 0201 	orr.w	r2, r3, #1
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f22:	e011      	b.n	8003f48 <HAL_ADC_Init+0x308>
 8003f24:	20000000 	.word	0x20000000
 8003f28:	053e2d63 	.word	0x053e2d63
 8003f2c:	50000100 	.word	0x50000100
 8003f30:	50000300 	.word	0x50000300
 8003f34:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3c:	f043 0210 	orr.w	r2, r3, #16
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003f48:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3724      	adds	r7, #36	; 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd90      	pop	{r4, r7, pc}
 8003f52:	bf00      	nop

08003f54 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f60:	4851      	ldr	r0, [pc, #324]	; (80040a8 <HAL_ADC_Start_DMA+0x154>)
 8003f62:	f7ff fda1 	bl	8003aa8 <LL_ADC_GetMultimode>
 8003f66:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff fe40 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f040 808f 	bne.w	8004098 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d101      	bne.n	8003f88 <HAL_ADC_Start_DMA+0x34>
 8003f84:	2302      	movs	r3, #2
 8003f86:	e08a      	b.n	800409e <HAL_ADC_Start_DMA+0x14a>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	2b05      	cmp	r3, #5
 8003f9a:	d002      	beq.n	8003fa2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b09      	cmp	r3, #9
 8003fa0:	d173      	bne.n	800408a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 feb2 	bl	8004d0c <ADC_Enable>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003fac:	7dfb      	ldrb	r3, [r7, #23]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d166      	bne.n	8004080 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fba:	f023 0301 	bic.w	r3, r3, #1
 8003fbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a38      	ldr	r2, [pc, #224]	; (80040ac <HAL_ADC_Start_DMA+0x158>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d002      	beq.n	8003fd6 <HAL_ADC_Start_DMA+0x82>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	e001      	b.n	8003fda <HAL_ADC_Start_DMA+0x86>
 8003fd6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	6812      	ldr	r2, [r2, #0]
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d002      	beq.n	8003fe8 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d105      	bne.n	8003ff4 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d006      	beq.n	800400e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004004:	f023 0206 	bic.w	r2, r3, #6
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	661a      	str	r2, [r3, #96]	; 0x60
 800400c:	e002      	b.n	8004014 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	4a25      	ldr	r2, [pc, #148]	; (80040b0 <HAL_ADC_Start_DMA+0x15c>)
 800401a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	4a24      	ldr	r2, [pc, #144]	; (80040b4 <HAL_ADC_Start_DMA+0x160>)
 8004022:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004028:	4a23      	ldr	r2, [pc, #140]	; (80040b8 <HAL_ADC_Start_DMA+0x164>)
 800402a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	221c      	movs	r2, #28
 8004032:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0210 	orr.w	r2, r2, #16
 800404a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	3340      	adds	r3, #64	; 0x40
 8004066:	4619      	mov	r1, r3
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f001 f9f8 	bl	8005460 <HAL_DMA_Start_IT>
 8004070:	4603      	mov	r3, r0
 8004072:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff fda6 	bl	8003bca <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800407e:	e00d      	b.n	800409c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004088:	e008      	b.n	800409c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004096:	e001      	b.n	800409c <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004098:	2302      	movs	r3, #2
 800409a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800409c:	7dfb      	ldrb	r3, [r7, #23]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	50000300 	.word	0x50000300
 80040ac:	50000100 	.word	0x50000100
 80040b0:	08004dd1 	.word	0x08004dd1
 80040b4:	08004ea9 	.word	0x08004ea9
 80040b8:	08004ec5 	.word	0x08004ec5

080040bc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08a      	sub	sp, #40	; 0x28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80040c4:	2300      	movs	r3, #0
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80040d8:	4883      	ldr	r0, [pc, #524]	; (80042e8 <HAL_ADC_IRQHandler+0x22c>)
 80040da:	f7ff fce5 	bl	8003aa8 <LL_ADC_GetMultimode>
 80040de:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d017      	beq.n	800411a <HAL_ADC_IRQHandler+0x5e>
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d012      	beq.n	800411a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d105      	bne.n	800410c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004104:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 ff41 	bl	8004f94 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2202      	movs	r2, #2
 8004118:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	d004      	beq.n	800412e <HAL_ADC_IRQHandler+0x72>
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 8085 	beq.w	8004244 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b00      	cmp	r3, #0
 8004142:	d07f      	beq.n	8004244 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	d105      	bne.n	800415c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004154:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff fbfb 	bl	800395c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d064      	beq.n	8004236 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a5e      	ldr	r2, [pc, #376]	; (80042ec <HAL_ADC_IRQHandler+0x230>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d002      	beq.n	800417c <HAL_ADC_IRQHandler+0xc0>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	e001      	b.n	8004180 <HAL_ADC_IRQHandler+0xc4>
 800417c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6812      	ldr	r2, [r2, #0]
 8004184:	4293      	cmp	r3, r2
 8004186:	d008      	beq.n	800419a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2b05      	cmp	r3, #5
 8004192:	d002      	beq.n	800419a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2b09      	cmp	r3, #9
 8004198:	d104      	bne.n	80041a4 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	623b      	str	r3, [r7, #32]
 80041a2:	e00d      	b.n	80041c0 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a50      	ldr	r2, [pc, #320]	; (80042ec <HAL_ADC_IRQHandler+0x230>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d002      	beq.n	80041b4 <HAL_ADC_IRQHandler+0xf8>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	e001      	b.n	80041b8 <HAL_ADC_IRQHandler+0xfc>
 80041b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80041b8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d135      	bne.n	8004236 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d12e      	bne.n	8004236 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff fd08 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d11a      	bne.n	800421e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 020c 	bic.w	r2, r2, #12
 80041f6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d112      	bne.n	8004236 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004214:	f043 0201 	orr.w	r2, r3, #1
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	65da      	str	r2, [r3, #92]	; 0x5c
 800421c:	e00b      	b.n	8004236 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004222:	f043 0210 	orr.w	r2, r3, #16
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800422e:	f043 0201 	orr.w	r2, r3, #1
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fd fd1a 	bl	8001c70 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	220c      	movs	r2, #12
 8004242:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b00      	cmp	r3, #0
 800424c:	d004      	beq.n	8004258 <HAL_ADC_IRQHandler+0x19c>
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	f003 0320 	and.w	r3, r3, #32
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10b      	bne.n	8004270 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 809e 	beq.w	80043a0 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426a:	2b00      	cmp	r3, #0
 800426c:	f000 8098 	beq.w	80043a0 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	2b00      	cmp	r3, #0
 800427a:	d105      	bne.n	8004288 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004280:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4618      	mov	r0, r3
 800428e:	f7ff fba4 	bl	80039da <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004292:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fb5f 	bl	800395c <LL_ADC_REG_IsTriggerSourceSWStart>
 800429e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a11      	ldr	r2, [pc, #68]	; (80042ec <HAL_ADC_IRQHandler+0x230>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d002      	beq.n	80042b0 <HAL_ADC_IRQHandler+0x1f4>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	e001      	b.n	80042b4 <HAL_ADC_IRQHandler+0x1f8>
 80042b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6812      	ldr	r2, [r2, #0]
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d008      	beq.n	80042ce <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b06      	cmp	r3, #6
 80042c6:	d002      	beq.n	80042ce <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b07      	cmp	r3, #7
 80042cc:	d104      	bne.n	80042d8 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	623b      	str	r3, [r7, #32]
 80042d6:	e011      	b.n	80042fc <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a03      	ldr	r2, [pc, #12]	; (80042ec <HAL_ADC_IRQHandler+0x230>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d006      	beq.n	80042f0 <HAL_ADC_IRQHandler+0x234>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	e005      	b.n	80042f4 <HAL_ADC_IRQHandler+0x238>
 80042e8:	50000300 	.word	0x50000300
 80042ec:	50000100 	.word	0x50000100
 80042f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042f4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d047      	beq.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d007      	beq.n	800431c <HAL_ADC_IRQHandler+0x260>
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d03f      	beq.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004318:	2b00      	cmp	r3, #0
 800431a:	d13a      	bne.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004326:	2b40      	cmp	r3, #64	; 0x40
 8004328:	d133      	bne.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d12e      	bne.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff fc6d 	bl	8003c18 <LL_ADC_INJ_IsConversionOngoing>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d11a      	bne.n	800437a <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685a      	ldr	r2, [r3, #4]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004352:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004358:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004368:	2b00      	cmp	r3, #0
 800436a:	d112      	bne.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004370:	f043 0201 	orr.w	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	65da      	str	r2, [r3, #92]	; 0x5c
 8004378:	e00b      	b.n	8004392 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437e:	f043 0210 	orr.w	r2, r3, #16
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438a:	f043 0201 	orr.w	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fdd6 	bl	8004f44 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2260      	movs	r2, #96	; 0x60
 800439e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d011      	beq.n	80043ce <HAL_ADC_IRQHandler+0x312>
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00c      	beq.n	80043ce <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f89f 	bl	8004504 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2280      	movs	r2, #128	; 0x80
 80043cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d012      	beq.n	80043fe <HAL_ADC_IRQHandler+0x342>
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00d      	beq.n	80043fe <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 fdbc 	bl	8004f6c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004404:	2b00      	cmp	r3, #0
 8004406:	d012      	beq.n	800442e <HAL_ADC_IRQHandler+0x372>
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00d      	beq.n	800442e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004416:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fdae 	bl	8004f80 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f44f 7200 	mov.w	r2, #512	; 0x200
 800442c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b00      	cmp	r3, #0
 8004436:	d036      	beq.n	80044a6 <HAL_ADC_IRQHandler+0x3ea>
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	2b00      	cmp	r3, #0
 8004440:	d031      	beq.n	80044a6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004446:	2b00      	cmp	r3, #0
 8004448:	d102      	bne.n	8004450 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800444a:	2301      	movs	r3, #1
 800444c:	627b      	str	r3, [r7, #36]	; 0x24
 800444e:	e014      	b.n	800447a <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d008      	beq.n	8004468 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004456:	4825      	ldr	r0, [pc, #148]	; (80044ec <HAL_ADC_IRQHandler+0x430>)
 8004458:	f7ff fb34 	bl	8003ac4 <LL_ADC_GetMultiDMATransfer>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004462:	2301      	movs	r3, #1
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
 8004466:	e008      	b.n	800447a <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004476:	2301      	movs	r3, #1
 8004478:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	2b01      	cmp	r3, #1
 800447e:	d10e      	bne.n	800449e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004490:	f043 0202 	orr.w	r2, r3, #2
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f83d 	bl	8004518 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2210      	movs	r2, #16
 80044a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d018      	beq.n	80044e2 <HAL_ADC_IRQHandler+0x426>
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d013      	beq.n	80044e2 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044be:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ca:	f043 0208 	orr.w	r2, r3, #8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044da:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 fd3b 	bl	8004f58 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80044e2:	bf00      	nop
 80044e4:	3728      	adds	r7, #40	; 0x28
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	50000300 	.word	0x50000300

080044f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b0b6      	sub	sp, #216	; 0xd8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004536:	2300      	movs	r3, #0
 8004538:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004546:	2b01      	cmp	r3, #1
 8004548:	d101      	bne.n	800454e <HAL_ADC_ConfigChannel+0x22>
 800454a:	2302      	movs	r3, #2
 800454c:	e3c8      	b.n	8004ce0 <HAL_ADC_ConfigChannel+0x7b4>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f7ff fb49 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	f040 83ad 	bne.w	8004cc2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6818      	ldr	r0, [r3, #0]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	6859      	ldr	r1, [r3, #4]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	461a      	mov	r2, r3
 8004576:	f7ff fa04 	bl	8003982 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7ff fb37 	bl	8003bf2 <LL_ADC_REG_IsConversionOngoing>
 8004584:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f7ff fb43 	bl	8003c18 <LL_ADC_INJ_IsConversionOngoing>
 8004592:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004596:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800459a:	2b00      	cmp	r3, #0
 800459c:	f040 81d9 	bne.w	8004952 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80045a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f040 81d4 	bne.w	8004952 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045b2:	d10f      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6818      	ldr	r0, [r3, #0]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2200      	movs	r2, #0
 80045be:	4619      	mov	r1, r3
 80045c0:	f7ff fa1e 	bl	8003a00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff f9b2 	bl	8003936 <LL_ADC_SetSamplingTimeCommonConfig>
 80045d2:	e00e      	b.n	80045f2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6818      	ldr	r0, [r3, #0]
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	6819      	ldr	r1, [r3, #0]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	461a      	mov	r2, r3
 80045e2:	f7ff fa0d 	bl	8003a00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2100      	movs	r1, #0
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff f9a2 	bl	8003936 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695a      	ldr	r2, [r3, #20]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	08db      	lsrs	r3, r3, #3
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	2b04      	cmp	r3, #4
 8004612:	d022      	beq.n	800465a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6818      	ldr	r0, [r3, #0]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	6919      	ldr	r1, [r3, #16]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004624:	f7ff f8fc 	bl	8003820 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6818      	ldr	r0, [r3, #0]
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	6919      	ldr	r1, [r3, #16]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	461a      	mov	r2, r3
 8004636:	f7ff f948 	bl	80038ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	6919      	ldr	r1, [r3, #16]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	7f1b      	ldrb	r3, [r3, #28]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d102      	bne.n	8004650 <HAL_ADC_ConfigChannel+0x124>
 800464a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800464e:	e000      	b.n	8004652 <HAL_ADC_ConfigChannel+0x126>
 8004650:	2300      	movs	r3, #0
 8004652:	461a      	mov	r2, r3
 8004654:	f7ff f954 	bl	8003900 <LL_ADC_SetOffsetSaturation>
 8004658:	e17b      	b.n	8004952 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2100      	movs	r1, #0
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff f901 	bl	8003868 <LL_ADC_GetOffsetChannel>
 8004666:	4603      	mov	r3, r0
 8004668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <HAL_ADC_ConfigChannel+0x15a>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2100      	movs	r1, #0
 8004676:	4618      	mov	r0, r3
 8004678:	f7ff f8f6 	bl	8003868 <LL_ADC_GetOffsetChannel>
 800467c:	4603      	mov	r3, r0
 800467e:	0e9b      	lsrs	r3, r3, #26
 8004680:	f003 021f 	and.w	r2, r3, #31
 8004684:	e01e      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x198>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2100      	movs	r1, #0
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff f8eb 	bl	8003868 <LL_ADC_GetOffsetChannel>
 8004692:	4603      	mov	r3, r0
 8004694:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004698:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800469c:	fa93 f3a3 	rbit	r3, r3
 80046a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80046a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80046a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80046ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80046b4:	2320      	movs	r3, #32
 80046b6:	e004      	b.n	80046c2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80046b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046bc:	fab3 f383 	clz	r3, r3
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d105      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x1b0>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	0e9b      	lsrs	r3, r3, #26
 80046d6:	f003 031f 	and.w	r3, r3, #31
 80046da:	e018      	b.n	800470e <HAL_ADC_ConfigChannel+0x1e2>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80046e8:	fa93 f3a3 	rbit	r3, r3
 80046ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80046f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80046f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004700:	2320      	movs	r3, #32
 8004702:	e004      	b.n	800470e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004704:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800470e:	429a      	cmp	r2, r3
 8004710:	d106      	bne.n	8004720 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2200      	movs	r2, #0
 8004718:	2100      	movs	r1, #0
 800471a:	4618      	mov	r0, r3
 800471c:	f7ff f8ba 	bl	8003894 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2101      	movs	r1, #1
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff f89e 	bl	8003868 <LL_ADC_GetOffsetChannel>
 800472c:	4603      	mov	r3, r0
 800472e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10a      	bne.n	800474c <HAL_ADC_ConfigChannel+0x220>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2101      	movs	r1, #1
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff f893 	bl	8003868 <LL_ADC_GetOffsetChannel>
 8004742:	4603      	mov	r3, r0
 8004744:	0e9b      	lsrs	r3, r3, #26
 8004746:	f003 021f 	and.w	r2, r3, #31
 800474a:	e01e      	b.n	800478a <HAL_ADC_ConfigChannel+0x25e>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2101      	movs	r1, #1
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff f888 	bl	8003868 <LL_ADC_GetOffsetChannel>
 8004758:	4603      	mov	r3, r0
 800475a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004762:	fa93 f3a3 	rbit	r3, r3
 8004766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800476a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800476e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004772:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800477a:	2320      	movs	r3, #32
 800477c:	e004      	b.n	8004788 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800477e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004782:	fab3 f383 	clz	r3, r3
 8004786:	b2db      	uxtb	r3, r3
 8004788:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004792:	2b00      	cmp	r3, #0
 8004794:	d105      	bne.n	80047a2 <HAL_ADC_ConfigChannel+0x276>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	0e9b      	lsrs	r3, r3, #26
 800479c:	f003 031f 	and.w	r3, r3, #31
 80047a0:	e018      	b.n	80047d4 <HAL_ADC_ConfigChannel+0x2a8>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80047ae:	fa93 f3a3 	rbit	r3, r3
 80047b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80047b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80047ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80047be:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80047c6:	2320      	movs	r3, #32
 80047c8:	e004      	b.n	80047d4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80047ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047ce:	fab3 f383 	clz	r3, r3
 80047d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d106      	bne.n	80047e6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2200      	movs	r2, #0
 80047de:	2101      	movs	r1, #1
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff f857 	bl	8003894 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2102      	movs	r1, #2
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7ff f83b 	bl	8003868 <LL_ADC_GetOffsetChannel>
 80047f2:	4603      	mov	r3, r0
 80047f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10a      	bne.n	8004812 <HAL_ADC_ConfigChannel+0x2e6>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2102      	movs	r1, #2
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff f830 	bl	8003868 <LL_ADC_GetOffsetChannel>
 8004808:	4603      	mov	r3, r0
 800480a:	0e9b      	lsrs	r3, r3, #26
 800480c:	f003 021f 	and.w	r2, r3, #31
 8004810:	e01e      	b.n	8004850 <HAL_ADC_ConfigChannel+0x324>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2102      	movs	r1, #2
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff f825 	bl	8003868 <LL_ADC_GetOffsetChannel>
 800481e:	4603      	mov	r3, r0
 8004820:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004824:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004828:	fa93 f3a3 	rbit	r3, r3
 800482c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004830:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004834:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004838:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004840:	2320      	movs	r3, #32
 8004842:	e004      	b.n	800484e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004844:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004848:	fab3 f383 	clz	r3, r3
 800484c:	b2db      	uxtb	r3, r3
 800484e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004858:	2b00      	cmp	r3, #0
 800485a:	d105      	bne.n	8004868 <HAL_ADC_ConfigChannel+0x33c>
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	0e9b      	lsrs	r3, r3, #26
 8004862:	f003 031f 	and.w	r3, r3, #31
 8004866:	e016      	b.n	8004896 <HAL_ADC_ConfigChannel+0x36a>
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004870:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004874:	fa93 f3a3 	rbit	r3, r3
 8004878:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800487a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800487c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004880:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004888:	2320      	movs	r3, #32
 800488a:	e004      	b.n	8004896 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800488c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004890:	fab3 f383 	clz	r3, r3
 8004894:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004896:	429a      	cmp	r2, r3
 8004898:	d106      	bne.n	80048a8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2200      	movs	r2, #0
 80048a0:	2102      	movs	r1, #2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fe fff6 	bl	8003894 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2103      	movs	r1, #3
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fe ffda 	bl	8003868 <LL_ADC_GetOffsetChannel>
 80048b4:	4603      	mov	r3, r0
 80048b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10a      	bne.n	80048d4 <HAL_ADC_ConfigChannel+0x3a8>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2103      	movs	r1, #3
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fe ffcf 	bl	8003868 <LL_ADC_GetOffsetChannel>
 80048ca:	4603      	mov	r3, r0
 80048cc:	0e9b      	lsrs	r3, r3, #26
 80048ce:	f003 021f 	and.w	r2, r3, #31
 80048d2:	e017      	b.n	8004904 <HAL_ADC_ConfigChannel+0x3d8>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2103      	movs	r1, #3
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe ffc4 	bl	8003868 <LL_ADC_GetOffsetChannel>
 80048e0:	4603      	mov	r3, r0
 80048e2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048e6:	fa93 f3a3 	rbit	r3, r3
 80048ea:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80048ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048ee:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80048f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80048f6:	2320      	movs	r3, #32
 80048f8:	e003      	b.n	8004902 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80048fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048fc:	fab3 f383 	clz	r3, r3
 8004900:	b2db      	uxtb	r3, r3
 8004902:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800490c:	2b00      	cmp	r3, #0
 800490e:	d105      	bne.n	800491c <HAL_ADC_ConfigChannel+0x3f0>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	0e9b      	lsrs	r3, r3, #26
 8004916:	f003 031f 	and.w	r3, r3, #31
 800491a:	e011      	b.n	8004940 <HAL_ADC_ConfigChannel+0x414>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004922:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004924:	fa93 f3a3 	rbit	r3, r3
 8004928:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800492a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800492c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800492e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004934:	2320      	movs	r3, #32
 8004936:	e003      	b.n	8004940 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800493a:	fab3 f383 	clz	r3, r3
 800493e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004940:	429a      	cmp	r2, r3
 8004942:	d106      	bne.n	8004952 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2200      	movs	r2, #0
 800494a:	2103      	movs	r1, #3
 800494c:	4618      	mov	r0, r3
 800494e:	f7fe ffa1 	bl	8003894 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4618      	mov	r0, r3
 8004958:	f7ff f924 	bl	8003ba4 <LL_ADC_IsEnabled>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	f040 8140 	bne.w	8004be4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6819      	ldr	r1, [r3, #0]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	461a      	mov	r2, r3
 8004972:	f7ff f871 	bl	8003a58 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	4a8f      	ldr	r2, [pc, #572]	; (8004bb8 <HAL_ADC_ConfigChannel+0x68c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	f040 8131 	bne.w	8004be4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10b      	bne.n	80049aa <HAL_ADC_ConfigChannel+0x47e>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	0e9b      	lsrs	r3, r3, #26
 8004998:	3301      	adds	r3, #1
 800499a:	f003 031f 	and.w	r3, r3, #31
 800499e:	2b09      	cmp	r3, #9
 80049a0:	bf94      	ite	ls
 80049a2:	2301      	movls	r3, #1
 80049a4:	2300      	movhi	r3, #0
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	e019      	b.n	80049de <HAL_ADC_ConfigChannel+0x4b2>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b2:	fa93 f3a3 	rbit	r3, r3
 80049b6:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80049b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049ba:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80049bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80049c2:	2320      	movs	r3, #32
 80049c4:	e003      	b.n	80049ce <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80049c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049c8:	fab3 f383 	clz	r3, r3
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	3301      	adds	r3, #1
 80049d0:	f003 031f 	and.w	r3, r3, #31
 80049d4:	2b09      	cmp	r3, #9
 80049d6:	bf94      	ite	ls
 80049d8:	2301      	movls	r3, #1
 80049da:	2300      	movhi	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d079      	beq.n	8004ad6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d107      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x4d2>
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	0e9b      	lsrs	r3, r3, #26
 80049f4:	3301      	adds	r3, #1
 80049f6:	069b      	lsls	r3, r3, #26
 80049f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049fc:	e015      	b.n	8004a2a <HAL_ADC_ConfigChannel+0x4fe>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a06:	fa93 f3a3 	rbit	r3, r3
 8004a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a0e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004a10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004a16:	2320      	movs	r3, #32
 8004a18:	e003      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004a1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	3301      	adds	r3, #1
 8004a24:	069b      	lsls	r3, r3, #26
 8004a26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <HAL_ADC_ConfigChannel+0x51e>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	0e9b      	lsrs	r3, r3, #26
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f303 	lsl.w	r3, r1, r3
 8004a48:	e017      	b.n	8004a7a <HAL_ADC_ConfigChannel+0x54e>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a5a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8004a62:	2320      	movs	r3, #32
 8004a64:	e003      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8004a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	3301      	adds	r3, #1
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	2101      	movs	r1, #1
 8004a76:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7a:	ea42 0103 	orr.w	r1, r2, r3
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10a      	bne.n	8004aa0 <HAL_ADC_ConfigChannel+0x574>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	0e9b      	lsrs	r3, r3, #26
 8004a90:	3301      	adds	r3, #1
 8004a92:	f003 021f 	and.w	r2, r3, #31
 8004a96:	4613      	mov	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	4413      	add	r3, r2
 8004a9c:	051b      	lsls	r3, r3, #20
 8004a9e:	e018      	b.n	8004ad2 <HAL_ADC_ConfigChannel+0x5a6>
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	fa93 f3a3 	rbit	r3, r3
 8004aac:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d101      	bne.n	8004abc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004ab8:	2320      	movs	r3, #32
 8004aba:	e003      	b.n	8004ac4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004abe:	fab3 f383 	clz	r3, r3
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	f003 021f 	and.w	r2, r3, #31
 8004aca:	4613      	mov	r3, r2
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	4413      	add	r3, r2
 8004ad0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	e081      	b.n	8004bda <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d107      	bne.n	8004af2 <HAL_ADC_ConfigChannel+0x5c6>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	0e9b      	lsrs	r3, r3, #26
 8004ae8:	3301      	adds	r3, #1
 8004aea:	069b      	lsls	r3, r3, #26
 8004aec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004af0:	e015      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x5f2>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afa:	fa93 f3a3 	rbit	r3, r3
 8004afe:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b02:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004b0a:	2320      	movs	r3, #32
 8004b0c:	e003      	b.n	8004b16 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b10:	fab3 f383 	clz	r3, r3
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	3301      	adds	r3, #1
 8004b18:	069b      	lsls	r3, r3, #26
 8004b1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d109      	bne.n	8004b3e <HAL_ADC_ConfigChannel+0x612>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	0e9b      	lsrs	r3, r3, #26
 8004b30:	3301      	adds	r3, #1
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	2101      	movs	r1, #1
 8004b38:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3c:	e017      	b.n	8004b6e <HAL_ADC_ConfigChannel+0x642>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	fa93 f3a3 	rbit	r3, r3
 8004b4a:	61fb      	str	r3, [r7, #28]
  return result;
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8004b56:	2320      	movs	r3, #32
 8004b58:	e003      	b.n	8004b62 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5c:	fab3 f383 	clz	r3, r3
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	3301      	adds	r3, #1
 8004b64:	f003 031f 	and.w	r3, r3, #31
 8004b68:	2101      	movs	r1, #1
 8004b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b6e:	ea42 0103 	orr.w	r1, r2, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10d      	bne.n	8004b9a <HAL_ADC_ConfigChannel+0x66e>
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	0e9b      	lsrs	r3, r3, #26
 8004b84:	3301      	adds	r3, #1
 8004b86:	f003 021f 	and.w	r2, r3, #31
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	4413      	add	r3, r2
 8004b90:	3b1e      	subs	r3, #30
 8004b92:	051b      	lsls	r3, r3, #20
 8004b94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b98:	e01e      	b.n	8004bd8 <HAL_ADC_ConfigChannel+0x6ac>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	613b      	str	r3, [r7, #16]
  return result;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d104      	bne.n	8004bbc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004bb2:	2320      	movs	r3, #32
 8004bb4:	e006      	b.n	8004bc4 <HAL_ADC_ConfigChannel+0x698>
 8004bb6:	bf00      	nop
 8004bb8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	fab3 f383 	clz	r3, r3
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	f003 021f 	and.w	r2, r3, #31
 8004bca:	4613      	mov	r3, r2
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	4413      	add	r3, r2
 8004bd0:	3b1e      	subs	r3, #30
 8004bd2:	051b      	lsls	r3, r3, #20
 8004bd4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	6892      	ldr	r2, [r2, #8]
 8004bde:	4619      	mov	r1, r3
 8004be0:	f7fe ff0e 	bl	8003a00 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	4b3f      	ldr	r3, [pc, #252]	; (8004ce8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004bea:	4013      	ands	r3, r2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d071      	beq.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bf0:	483e      	ldr	r0, [pc, #248]	; (8004cec <HAL_ADC_ConfigChannel+0x7c0>)
 8004bf2:	f7fe fe07 	bl	8003804 <LL_ADC_GetCommonPathInternalCh>
 8004bf6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a3c      	ldr	r2, [pc, #240]	; (8004cf0 <HAL_ADC_ConfigChannel+0x7c4>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d004      	beq.n	8004c0e <HAL_ADC_ConfigChannel+0x6e2>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a3a      	ldr	r2, [pc, #232]	; (8004cf4 <HAL_ADC_ConfigChannel+0x7c8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d127      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d121      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c22:	d157      	bne.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	482f      	ldr	r0, [pc, #188]	; (8004cec <HAL_ADC_ConfigChannel+0x7c0>)
 8004c30:	f7fe fdd5 	bl	80037de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c34:	4b30      	ldr	r3, [pc, #192]	; (8004cf8 <HAL_ADC_ConfigChannel+0x7cc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	099b      	lsrs	r3, r3, #6
 8004c3a:	4a30      	ldr	r2, [pc, #192]	; (8004cfc <HAL_ADC_ConfigChannel+0x7d0>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	099b      	lsrs	r3, r3, #6
 8004c42:	1c5a      	adds	r2, r3, #1
 8004c44:	4613      	mov	r3, r2
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	4413      	add	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004c4e:	e002      	b.n	8004c56 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1f9      	bne.n	8004c50 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c5c:	e03a      	b.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a27      	ldr	r2, [pc, #156]	; (8004d00 <HAL_ADC_ConfigChannel+0x7d4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d113      	bne.n	8004c90 <HAL_ADC_ConfigChannel+0x764>
 8004c68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10d      	bne.n	8004c90 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a22      	ldr	r2, [pc, #136]	; (8004d04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d02a      	beq.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c86:	4619      	mov	r1, r3
 8004c88:	4818      	ldr	r0, [pc, #96]	; (8004cec <HAL_ADC_ConfigChannel+0x7c0>)
 8004c8a:	f7fe fda8 	bl	80037de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c8e:	e021      	b.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1c      	ldr	r2, [pc, #112]	; (8004d08 <HAL_ADC_ConfigChannel+0x7dc>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d11c      	bne.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004c9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d116      	bne.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a16      	ldr	r2, [pc, #88]	; (8004d04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d011      	beq.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004cb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004cb4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004cb8:	4619      	mov	r1, r3
 8004cba:	480c      	ldr	r0, [pc, #48]	; (8004cec <HAL_ADC_ConfigChannel+0x7c0>)
 8004cbc:	f7fe fd8f 	bl	80037de <LL_ADC_SetCommonPathInternalCh>
 8004cc0:	e008      	b.n	8004cd4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cc6:	f043 0220 	orr.w	r2, r3, #32
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004cdc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	37d8      	adds	r7, #216	; 0xd8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	80080000 	.word	0x80080000
 8004cec:	50000300 	.word	0x50000300
 8004cf0:	c3210000 	.word	0xc3210000
 8004cf4:	90c00010 	.word	0x90c00010
 8004cf8:	20000000 	.word	0x20000000
 8004cfc:	053e2d63 	.word	0x053e2d63
 8004d00:	c7520000 	.word	0xc7520000
 8004d04:	50000100 	.word	0x50000100
 8004d08:	cb840000 	.word	0xcb840000

08004d0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fe ff43 	bl	8003ba4 <LL_ADC_IsEnabled>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d14d      	bne.n	8004dc0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	4b28      	ldr	r3, [pc, #160]	; (8004dcc <ADC_Enable+0xc0>)
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00d      	beq.n	8004d4e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d36:	f043 0210 	orr.w	r2, r3, #16
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d42:	f043 0201 	orr.w	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e039      	b.n	8004dc2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe ff12 	bl	8003b7c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004d58:	f7fe fd00 	bl	800375c <HAL_GetTick>
 8004d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d5e:	e028      	b.n	8004db2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fe ff1d 	bl	8003ba4 <LL_ADC_IsEnabled>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d104      	bne.n	8004d7a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fe ff01 	bl	8003b7c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d7a:	f7fe fcef 	bl	800375c <HAL_GetTick>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	1ad3      	subs	r3, r2, r3
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d914      	bls.n	8004db2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d00d      	beq.n	8004db2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9a:	f043 0210 	orr.w	r2, r3, #16
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da6:	f043 0201 	orr.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e007      	b.n	8004dc2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d1cf      	bne.n	8004d60 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	8000003f 	.word	0x8000003f

08004dd0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ddc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d14b      	bne.n	8004e82 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d021      	beq.n	8004e48 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7fe fda7 	bl	800395c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d032      	beq.n	8004e7a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d12b      	bne.n	8004e7a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d11f      	bne.n	8004e7a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3e:	f043 0201 	orr.w	r2, r3, #1
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e46:	e018      	b.n	8004e7a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d111      	bne.n	8004e7a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d105      	bne.n	8004e7a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e72:	f043 0201 	orr.w	r2, r3, #1
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f7fc fef8 	bl	8001c70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004e80:	e00e      	b.n	8004ea0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e86:	f003 0310 	and.w	r3, r3, #16
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f7ff fb42 	bl	8004518 <HAL_ADC_ErrorCallback>
}
 8004e94:	e004      	b.n	8004ea0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	4798      	blx	r3
}
 8004ea0:	bf00      	nop
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f7ff fb1a 	bl	80044f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ebc:	bf00      	nop
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ee2:	f043 0204 	orr.w	r2, r3, #4
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f7ff fb14 	bl	8004518 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ef0:	bf00      	nop
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <LL_ADC_IsEnabled>:
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <LL_ADC_IsEnabled+0x18>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e000      	b.n	8004f12 <LL_ADC_IsEnabled+0x1a>
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <LL_ADC_REG_IsConversionOngoing>:
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d101      	bne.n	8004f36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b0a1      	sub	sp, #132	; 0x84
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d101      	bne.n	8004fc6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e08b      	b.n	80050de <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004fce:	2300      	movs	r3, #0
 8004fd0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004fde:	d102      	bne.n	8004fe6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004fe0:	4b41      	ldr	r3, [pc, #260]	; (80050e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004fe2:	60bb      	str	r3, [r7, #8]
 8004fe4:	e001      	b.n	8004fea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10b      	bne.n	8005008 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff4:	f043 0220 	orr.w	r2, r3, #32
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e06a      	b.n	80050de <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	4618      	mov	r0, r3
 800500c:	f7ff ff87 	bl	8004f1e <LL_ADC_REG_IsConversionOngoing>
 8005010:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff ff81 	bl	8004f1e <LL_ADC_REG_IsConversionOngoing>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d14c      	bne.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005022:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005024:	2b00      	cmp	r3, #0
 8005026:	d149      	bne.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005028:	4b30      	ldr	r3, [pc, #192]	; (80050ec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800502a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d028      	beq.n	8005086 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005034:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	6859      	ldr	r1, [r3, #4]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005046:	035b      	lsls	r3, r3, #13
 8005048:	430b      	orrs	r3, r1
 800504a:	431a      	orrs	r2, r3
 800504c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800504e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005050:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005054:	f7ff ff50 	bl	8004ef8 <LL_ADC_IsEnabled>
 8005058:	4604      	mov	r4, r0
 800505a:	4823      	ldr	r0, [pc, #140]	; (80050e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800505c:	f7ff ff4c 	bl	8004ef8 <LL_ADC_IsEnabled>
 8005060:	4603      	mov	r3, r0
 8005062:	4323      	orrs	r3, r4
 8005064:	2b00      	cmp	r3, #0
 8005066:	d133      	bne.n	80050d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005068:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005070:	f023 030f 	bic.w	r3, r3, #15
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	6811      	ldr	r1, [r2, #0]
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	6892      	ldr	r2, [r2, #8]
 800507c:	430a      	orrs	r2, r1
 800507e:	431a      	orrs	r2, r3
 8005080:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005082:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005084:	e024      	b.n	80050d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800508e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005090:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005092:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005096:	f7ff ff2f 	bl	8004ef8 <LL_ADC_IsEnabled>
 800509a:	4604      	mov	r4, r0
 800509c:	4812      	ldr	r0, [pc, #72]	; (80050e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800509e:	f7ff ff2b 	bl	8004ef8 <LL_ADC_IsEnabled>
 80050a2:	4603      	mov	r3, r0
 80050a4:	4323      	orrs	r3, r4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d112      	bne.n	80050d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80050aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80050b2:	f023 030f 	bic.w	r3, r3, #15
 80050b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80050b8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050ba:	e009      	b.n	80050d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c0:	f043 0220 	orr.w	r2, r3, #32
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80050ce:	e000      	b.n	80050d2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80050da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3784      	adds	r7, #132	; 0x84
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd90      	pop	{r4, r7, pc}
 80050e6:	bf00      	nop
 80050e8:	50000100 	.word	0x50000100
 80050ec:	50000300 	.word	0x50000300

080050f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b085      	sub	sp, #20
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005100:	4b0c      	ldr	r3, [pc, #48]	; (8005134 <__NVIC_SetPriorityGrouping+0x44>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800510c:	4013      	ands	r3, r2
 800510e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005118:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800511c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005122:	4a04      	ldr	r2, [pc, #16]	; (8005134 <__NVIC_SetPriorityGrouping+0x44>)
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	60d3      	str	r3, [r2, #12]
}
 8005128:	bf00      	nop
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	e000ed00 	.word	0xe000ed00

08005138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <__NVIC_GetPriorityGrouping+0x18>)
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	0a1b      	lsrs	r3, r3, #8
 8005142:	f003 0307 	and.w	r3, r3, #7
}
 8005146:	4618      	mov	r0, r3
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr
 8005150:	e000ed00 	.word	0xe000ed00

08005154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	4603      	mov	r3, r0
 800515c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800515e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005162:	2b00      	cmp	r3, #0
 8005164:	db0b      	blt.n	800517e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005166:	79fb      	ldrb	r3, [r7, #7]
 8005168:	f003 021f 	and.w	r2, r3, #31
 800516c:	4907      	ldr	r1, [pc, #28]	; (800518c <__NVIC_EnableIRQ+0x38>)
 800516e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005172:	095b      	lsrs	r3, r3, #5
 8005174:	2001      	movs	r0, #1
 8005176:	fa00 f202 	lsl.w	r2, r0, r2
 800517a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	e000e100 	.word	0xe000e100

08005190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	6039      	str	r1, [r7, #0]
 800519a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800519c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	db0a      	blt.n	80051ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	490c      	ldr	r1, [pc, #48]	; (80051dc <__NVIC_SetPriority+0x4c>)
 80051aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ae:	0112      	lsls	r2, r2, #4
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	440b      	add	r3, r1
 80051b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051b8:	e00a      	b.n	80051d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	4908      	ldr	r1, [pc, #32]	; (80051e0 <__NVIC_SetPriority+0x50>)
 80051c0:	79fb      	ldrb	r3, [r7, #7]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	3b04      	subs	r3, #4
 80051c8:	0112      	lsls	r2, r2, #4
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	440b      	add	r3, r1
 80051ce:	761a      	strb	r2, [r3, #24]
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	e000e100 	.word	0xe000e100
 80051e0:	e000ed00 	.word	0xe000ed00

080051e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b089      	sub	sp, #36	; 0x24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	f1c3 0307 	rsb	r3, r3, #7
 80051fe:	2b04      	cmp	r3, #4
 8005200:	bf28      	it	cs
 8005202:	2304      	movcs	r3, #4
 8005204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	3304      	adds	r3, #4
 800520a:	2b06      	cmp	r3, #6
 800520c:	d902      	bls.n	8005214 <NVIC_EncodePriority+0x30>
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	3b03      	subs	r3, #3
 8005212:	e000      	b.n	8005216 <NVIC_EncodePriority+0x32>
 8005214:	2300      	movs	r3, #0
 8005216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005218:	f04f 32ff 	mov.w	r2, #4294967295
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	fa02 f303 	lsl.w	r3, r2, r3
 8005222:	43da      	mvns	r2, r3
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	401a      	ands	r2, r3
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800522c:	f04f 31ff 	mov.w	r1, #4294967295
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	fa01 f303 	lsl.w	r3, r1, r3
 8005236:	43d9      	mvns	r1, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800523c:	4313      	orrs	r3, r2
         );
}
 800523e:	4618      	mov	r0, r3
 8005240:	3724      	adds	r7, #36	; 0x24
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
	...

0800524c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3b01      	subs	r3, #1
 8005258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800525c:	d301      	bcc.n	8005262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800525e:	2301      	movs	r3, #1
 8005260:	e00f      	b.n	8005282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005262:	4a0a      	ldr	r2, [pc, #40]	; (800528c <SysTick_Config+0x40>)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3b01      	subs	r3, #1
 8005268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800526a:	210f      	movs	r1, #15
 800526c:	f04f 30ff 	mov.w	r0, #4294967295
 8005270:	f7ff ff8e 	bl	8005190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005274:	4b05      	ldr	r3, [pc, #20]	; (800528c <SysTick_Config+0x40>)
 8005276:	2200      	movs	r2, #0
 8005278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800527a:	4b04      	ldr	r3, [pc, #16]	; (800528c <SysTick_Config+0x40>)
 800527c:	2207      	movs	r2, #7
 800527e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	e000e010 	.word	0xe000e010

08005290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff ff29 	bl	80050f0 <__NVIC_SetPriorityGrouping>
}
 800529e:	bf00      	nop
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b086      	sub	sp, #24
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	4603      	mov	r3, r0
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052b4:	f7ff ff40 	bl	8005138 <__NVIC_GetPriorityGrouping>
 80052b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	68b9      	ldr	r1, [r7, #8]
 80052be:	6978      	ldr	r0, [r7, #20]
 80052c0:	f7ff ff90 	bl	80051e4 <NVIC_EncodePriority>
 80052c4:	4602      	mov	r2, r0
 80052c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052ca:	4611      	mov	r1, r2
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff ff5f 	bl	8005190 <__NVIC_SetPriority>
}
 80052d2:	bf00      	nop
 80052d4:	3718      	adds	r7, #24
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b082      	sub	sp, #8
 80052de:	af00      	add	r7, sp, #0
 80052e0:	4603      	mov	r3, r0
 80052e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff ff33 	bl	8005154 <__NVIC_EnableIRQ>
}
 80052ee:	bf00      	nop
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b082      	sub	sp, #8
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7ff ffa4 	bl	800524c <SysTick_Config>
 8005304:	4603      	mov	r3, r0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e08d      	b.n	800543e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	4b47      	ldr	r3, [pc, #284]	; (8005448 <HAL_DMA_Init+0x138>)
 800532a:	429a      	cmp	r2, r3
 800532c:	d80f      	bhi.n	800534e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	4b45      	ldr	r3, [pc, #276]	; (800544c <HAL_DMA_Init+0x13c>)
 8005336:	4413      	add	r3, r2
 8005338:	4a45      	ldr	r2, [pc, #276]	; (8005450 <HAL_DMA_Init+0x140>)
 800533a:	fba2 2303 	umull	r2, r3, r2, r3
 800533e:	091b      	lsrs	r3, r3, #4
 8005340:	009a      	lsls	r2, r3, #2
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a42      	ldr	r2, [pc, #264]	; (8005454 <HAL_DMA_Init+0x144>)
 800534a:	641a      	str	r2, [r3, #64]	; 0x40
 800534c:	e00e      	b.n	800536c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	4b40      	ldr	r3, [pc, #256]	; (8005458 <HAL_DMA_Init+0x148>)
 8005356:	4413      	add	r3, r2
 8005358:	4a3d      	ldr	r2, [pc, #244]	; (8005450 <HAL_DMA_Init+0x140>)
 800535a:	fba2 2303 	umull	r2, r3, r2, r3
 800535e:	091b      	lsrs	r3, r3, #4
 8005360:	009a      	lsls	r2, r3, #2
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a3c      	ldr	r2, [pc, #240]	; (800545c <HAL_DMA_Init+0x14c>)
 800536a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005390:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800539c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f9b6 	bl	8005730 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053cc:	d102      	bne.n	80053d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80053e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d010      	beq.n	8005414 <HAL_DMA_Init+0x104>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	d80c      	bhi.n	8005414 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f9d6 	bl	80057ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005410:	605a      	str	r2, [r3, #4]
 8005412:	e008      	b.n	8005426 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40020407 	.word	0x40020407
 800544c:	bffdfff8 	.word	0xbffdfff8
 8005450:	cccccccd 	.word	0xcccccccd
 8005454:	40020000 	.word	0x40020000
 8005458:	bffdfbf8 	.word	0xbffdfbf8
 800545c:	40020400 	.word	0x40020400

08005460 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_DMA_Start_IT+0x20>
 800547c:	2302      	movs	r3, #2
 800547e:	e066      	b.n	800554e <HAL_DMA_Start_IT+0xee>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	d155      	bne.n	8005540 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f022 0201 	bic.w	r2, r2, #1
 80054b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f8fb 	bl	80056b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d008      	beq.n	80054d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 020e 	orr.w	r2, r2, #14
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	e00f      	b.n	80054f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0204 	bic.w	r2, r2, #4
 80054e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 020a 	orr.w	r2, r2, #10
 80054f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d007      	beq.n	8005516 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005510:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005514:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005528:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800552c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f042 0201 	orr.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	e005      	b.n	800554c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005548:	2302      	movs	r3, #2
 800554a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800554c:	7dfb      	ldrb	r3, [r7, #23]
}
 800554e:	4618      	mov	r0, r3
 8005550:	3718      	adds	r7, #24
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b084      	sub	sp, #16
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005572:	f003 031f 	and.w	r3, r3, #31
 8005576:	2204      	movs	r2, #4
 8005578:	409a      	lsls	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4013      	ands	r3, r2
 800557e:	2b00      	cmp	r3, #0
 8005580:	d026      	beq.n	80055d0 <HAL_DMA_IRQHandler+0x7a>
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f003 0304 	and.w	r3, r3, #4
 8005588:	2b00      	cmp	r3, #0
 800558a:	d021      	beq.n	80055d0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d107      	bne.n	80055aa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f022 0204 	bic.w	r2, r2, #4
 80055a8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	f003 021f 	and.w	r2, r3, #31
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	2104      	movs	r1, #4
 80055b8:	fa01 f202 	lsl.w	r2, r1, r2
 80055bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d071      	beq.n	80056aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80055ce:	e06c      	b.n	80056aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d4:	f003 031f 	and.w	r3, r3, #31
 80055d8:	2202      	movs	r2, #2
 80055da:	409a      	lsls	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4013      	ands	r3, r2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d02e      	beq.n	8005642 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d029      	beq.n	8005642 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10b      	bne.n	8005614 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 020a 	bic.w	r2, r2, #10
 800560a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005618:	f003 021f 	and.w	r2, r3, #31
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	2102      	movs	r1, #2
 8005622:	fa01 f202 	lsl.w	r2, r1, r2
 8005626:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005634:	2b00      	cmp	r3, #0
 8005636:	d038      	beq.n	80056aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005640:	e033      	b.n	80056aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	2208      	movs	r2, #8
 800564c:	409a      	lsls	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	4013      	ands	r3, r2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d02a      	beq.n	80056ac <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f003 0308 	and.w	r3, r3, #8
 800565c:	2b00      	cmp	r3, #0
 800565e:	d025      	beq.n	80056ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 020e 	bic.w	r2, r2, #14
 800566e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005674:	f003 021f 	and.w	r2, r3, #31
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	2101      	movs	r1, #1
 800567e:	fa01 f202 	lsl.w	r2, r1, r2
 8005682:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d004      	beq.n	80056ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80056aa:	bf00      	nop
 80056ac:	bf00      	nop
}
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80056ca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d004      	beq.n	80056de <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80056dc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e2:	f003 021f 	and.w	r2, r3, #31
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	2101      	movs	r1, #1
 80056ec:	fa01 f202 	lsl.w	r2, r1, r2
 80056f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b10      	cmp	r3, #16
 8005700:	d108      	bne.n	8005714 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005712:	e007      	b.n	8005724 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	60da      	str	r2, [r3, #12]
}
 8005724:	bf00      	nop
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005730:	b480      	push	{r7}
 8005732:	b087      	sub	sp, #28
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	461a      	mov	r2, r3
 800573e:	4b16      	ldr	r3, [pc, #88]	; (8005798 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005740:	429a      	cmp	r2, r3
 8005742:	d802      	bhi.n	800574a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005744:	4b15      	ldr	r3, [pc, #84]	; (800579c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005746:	617b      	str	r3, [r7, #20]
 8005748:	e001      	b.n	800574e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800574a:	4b15      	ldr	r3, [pc, #84]	; (80057a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800574c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	b2db      	uxtb	r3, r3
 8005758:	3b08      	subs	r3, #8
 800575a:	4a12      	ldr	r2, [pc, #72]	; (80057a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800575c:	fba2 2303 	umull	r2, r3, r2, r3
 8005760:	091b      	lsrs	r3, r3, #4
 8005762:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005768:	089b      	lsrs	r3, r3, #2
 800576a:	009a      	lsls	r2, r3, #2
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	4413      	add	r3, r2
 8005770:	461a      	mov	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a0b      	ldr	r2, [pc, #44]	; (80057a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800577a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	2201      	movs	r2, #1
 8005784:	409a      	lsls	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	651a      	str	r2, [r3, #80]	; 0x50
}
 800578a:	bf00      	nop
 800578c:	371c      	adds	r7, #28
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40020407 	.word	0x40020407
 800579c:	40020800 	.word	0x40020800
 80057a0:	40020820 	.word	0x40020820
 80057a4:	cccccccd 	.word	0xcccccccd
 80057a8:	40020880 	.word	0x40020880

080057ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b085      	sub	sp, #20
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	4b0b      	ldr	r3, [pc, #44]	; (80057ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	461a      	mov	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a08      	ldr	r2, [pc, #32]	; (80057f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80057ce:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	f003 031f 	and.w	r3, r3, #31
 80057d8:	2201      	movs	r2, #1
 80057da:	409a      	lsls	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80057e0:	bf00      	nop
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	1000823f 	.word	0x1000823f
 80057f0:	40020940 	.word	0x40020940

080057f4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d101      	bne.n	8005806 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e147      	b.n	8005a96 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b00      	cmp	r3, #0
 8005810:	d106      	bne.n	8005820 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7fd fb1c 	bl	8002e58 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699a      	ldr	r2, [r3, #24]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0210 	bic.w	r2, r2, #16
 800582e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005830:	f7fd ff94 	bl	800375c <HAL_GetTick>
 8005834:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005836:	e012      	b.n	800585e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005838:	f7fd ff90 	bl	800375c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b0a      	cmp	r3, #10
 8005844:	d90b      	bls.n	800585e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800584a:	f043 0201 	orr.w	r2, r3, #1
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2203      	movs	r2, #3
 8005856:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e11b      	b.n	8005a96 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	f003 0308 	and.w	r3, r3, #8
 8005868:	2b08      	cmp	r3, #8
 800586a:	d0e5      	beq.n	8005838 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	699a      	ldr	r2, [r3, #24]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0201 	orr.w	r2, r2, #1
 800587a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800587c:	f7fd ff6e 	bl	800375c <HAL_GetTick>
 8005880:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005882:	e012      	b.n	80058aa <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005884:	f7fd ff6a 	bl	800375c <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b0a      	cmp	r3, #10
 8005890:	d90b      	bls.n	80058aa <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005896:	f043 0201 	orr.w	r2, r3, #1
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2203      	movs	r2, #3
 80058a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e0f5      	b.n	8005a96 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d0e5      	beq.n	8005884 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699a      	ldr	r2, [r3, #24]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0202 	orr.w	r2, r2, #2
 80058c6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a74      	ldr	r2, [pc, #464]	; (8005aa0 <HAL_FDCAN_Init+0x2ac>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d103      	bne.n	80058da <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80058d2:	4a74      	ldr	r2, [pc, #464]	; (8005aa4 <HAL_FDCAN_Init+0x2b0>)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	7c1b      	ldrb	r3, [r3, #16]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d108      	bne.n	80058f4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699a      	ldr	r2, [r3, #24]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f0:	619a      	str	r2, [r3, #24]
 80058f2:	e007      	b.n	8005904 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699a      	ldr	r2, [r3, #24]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005902:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	7c5b      	ldrb	r3, [r3, #17]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d108      	bne.n	800591e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699a      	ldr	r2, [r3, #24]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800591a:	619a      	str	r2, [r3, #24]
 800591c:	e007      	b.n	800592e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	699a      	ldr	r2, [r3, #24]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800592c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	7c9b      	ldrb	r3, [r3, #18]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d108      	bne.n	8005948 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699a      	ldr	r2, [r3, #24]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005944:	619a      	str	r2, [r3, #24]
 8005946:	e007      	b.n	8005958 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005956:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	430a      	orrs	r2, r1
 800596c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	699a      	ldr	r2, [r3, #24]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800597c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0210 	bic.w	r2, r2, #16
 800598c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d108      	bne.n	80059a8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699a      	ldr	r2, [r3, #24]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0204 	orr.w	r2, r2, #4
 80059a4:	619a      	str	r2, [r3, #24]
 80059a6:	e02c      	b.n	8005a02 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d028      	beq.n	8005a02 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d01c      	beq.n	80059f2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80059c6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691a      	ldr	r2, [r3, #16]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0210 	orr.w	r2, r2, #16
 80059d6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d110      	bne.n	8005a02 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699a      	ldr	r2, [r3, #24]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0220 	orr.w	r2, r2, #32
 80059ee:	619a      	str	r2, [r3, #24]
 80059f0:	e007      	b.n	8005a02 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	699a      	ldr	r2, [r3, #24]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 0220 	orr.w	r2, r2, #32
 8005a00:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	3b01      	subs	r3, #1
 8005a08:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a12:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a1a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	3b01      	subs	r3, #1
 8005a24:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a2a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a2c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a36:	d115      	bne.n	8005a64 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a42:	3b01      	subs	r3, #1
 8005a44:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a46:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005a50:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005a60:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a62:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fb5a 	bl	8006134 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40006400 	.word	0x40006400
 8005aa4:	40006500 	.word	0x40006500

08005aa8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ab8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005aba:	7dfb      	ldrb	r3, [r7, #23]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d002      	beq.n	8005ac6 <HAL_FDCAN_ConfigFilter+0x1e>
 8005ac0:	7dfb      	ldrb	r3, [r7, #23]
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d13d      	bne.n	8005b42 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d119      	bne.n	8005b02 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005ada:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8005ae2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4413      	add	r3, r2
 8005af8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	601a      	str	r2, [r3, #0]
 8005b00:	e01d      	b.n	8005b3e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	075a      	lsls	r2, r3, #29
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	079a      	lsls	r2, r3, #30
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	4413      	add	r3, r2
 8005b2a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	3304      	adds	r3, #4
 8005b36:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e006      	b.n	8005b50 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b46:	f043 0202 	orr.w	r2, r3, #2
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
  }
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d116      	bne.n	8005ba4 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b7e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	011a      	lsls	r2, r3, #4
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	005b      	lsls	r3, r3, #1
 8005b90:	431a      	orrs	r2, r3
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	431a      	orrs	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	e006      	b.n	8005bb2 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba8:	f043 0204 	orr.w	r2, r3, #4
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
  }
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d110      	bne.n	8005bf4 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	699a      	ldr	r2, [r3, #24]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0201 	bic.w	r2, r2, #1
 8005be8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	e006      	b.n	8005c02 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bf8:	f043 0204 	orr.w	r2, r3, #4
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
  }
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b087      	sub	sp, #28
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c20:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005c22:	7dfb      	ldrb	r3, [r7, #23]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d003      	beq.n	8005c30 <HAL_FDCAN_ActivateNotification+0x22>
 8005c28:	7dfb      	ldrb	r3, [r7, #23]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	f040 80c8 	bne.w	8005dc0 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c36:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f003 0307 	and.w	r3, r3, #7
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d004      	beq.n	8005c4c <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f003 0301 	and.w	r3, r3, #1
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d03b      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d004      	beq.n	8005c60 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f003 0302 	and.w	r3, r3, #2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d031      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d004      	beq.n	8005c74 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f003 0304 	and.w	r3, r3, #4
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d027      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d004      	beq.n	8005c88 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f003 0308 	and.w	r3, r3, #8
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d01d      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d004      	beq.n	8005c9c <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f003 0310 	and.w	r3, r3, #16
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d013      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d004      	beq.n	8005cb0 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f003 0320 	and.w	r3, r3, #32
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d009      	beq.n	8005cc4 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00c      	beq.n	8005cd4 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d107      	bne.n	8005cd4 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0201 	orr.w	r2, r2, #1
 8005cd2:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d004      	beq.n	8005ce8 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d13b      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d004      	beq.n	8005cfc <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	f003 0302 	and.w	r3, r3, #2
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d131      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d004      	beq.n	8005d10 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d127      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d004      	beq.n	8005d24 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f003 0308 	and.w	r3, r3, #8
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d11d      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d004      	beq.n	8005d38 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f003 0310 	and.w	r3, r3, #16
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d113      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d004      	beq.n	8005d4c <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	f003 0320 	and.w	r3, r3, #32
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d109      	bne.n	8005d60 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00c      	beq.n	8005d70 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d007      	beq.n	8005d70 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0202 	orr.w	r2, r2, #2
 8005d6e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d009      	beq.n	8005d8e <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d009      	beq.n	8005dac <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	430a      	orrs	r2, r1
 8005dba:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	e006      	b.n	8005dce <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc4:	f043 0202 	orr.w	r2, r3, #2
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
  }
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	371c      	adds	r7, #28
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b08a      	sub	sp, #40	; 0x28
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005dec:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005df4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df6:	4013      	ands	r3, r2
 8005df8:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e00:	f003 0307 	and.w	r3, r3, #7
 8005e04:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e0c:	6a3a      	ldr	r2, [r7, #32]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e1c:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	4013      	ands	r3, r2
 8005e28:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e30:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8005e34:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e48:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005e4c:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	4013      	ands	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d00d      	beq.n	8005e84 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d006      	beq.n	8005e84 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2240      	movs	r2, #64	; 0x40
 8005e7c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f939 	bl	80060f6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d01b      	beq.n	8005eca <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d014      	beq.n	8005eca <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005ea8:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ec0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005ec2:	6939      	ldr	r1, [r7, #16]
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f8f7 	bl	80060b8 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d007      	beq.n	8005ee0 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005ed8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f8b6 	bl	800604c <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005ee0:	6a3b      	ldr	r3, [r7, #32]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d007      	beq.n	8005ef6 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6a3a      	ldr	r2, [r7, #32]
 8005eec:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005eee:	6a39      	ldr	r1, [r7, #32]
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 f8b6 	bl	8006062 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d007      	beq.n	8005f0c <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	69fa      	ldr	r2, [r7, #28]
 8005f02:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005f04:	69f9      	ldr	r1, [r7, #28]
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f8b6 	bl	8006078 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00e      	beq.n	8005f38 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d007      	beq.n	8005f38 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f30:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 f8ab 	bl	800608e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d01a      	beq.n	8005f7c <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d013      	beq.n	8005f7c <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005f5c:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2280      	movs	r2, #128	; 0x80
 8005f72:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005f74:	68f9      	ldr	r1, [r7, #12]
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f893 	bl	80060a2 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00e      	beq.n	8005fa8 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d007      	beq.n	8005fa8 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005fa0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f893 	bl	80060ce <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00e      	beq.n	8005fd4 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d007      	beq.n	8005fd4 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005fcc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f887 	bl	80060e2 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d011      	beq.n	8006006 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005ff8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ffe:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d007      	beq.n	800601c <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006014:	6979      	ldr	r1, [r7, #20]
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f881 	bl	800611e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d009      	beq.n	8006036 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	431a      	orrs	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800603a:	2b00      	cmp	r3, #0
 800603c:	d002      	beq.n	8006044 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f863 	bl	800610a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006044:	bf00      	nop
 8006046:	3728      	adds	r7, #40	; 0x28
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr

08006062 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8006062:	b480      	push	{r7}
 8006064:	b083      	sub	sp, #12
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006082:	bf00      	nop
 8006084:	370c      	adds	r7, #12
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr

080060a2 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80060a2:	b480      	push	{r7}
 80060a4:	b083      	sub	sp, #12
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
 80060aa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b083      	sub	sp, #12
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800613c:	4b27      	ldr	r3, [pc, #156]	; (80061dc <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800613e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800614e:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006156:	041a      	lsls	r2, r3, #16
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006174:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800617c:	061a      	lsls	r2, r3, #24
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	430a      	orrs	r2, r1
 8006184:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	e005      	b.n	80061c2 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	3304      	adds	r3, #4
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d3f3      	bcc.n	80061b6 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80061ce:	bf00      	nop
 80061d0:	bf00      	nop
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	4000a400 	.word	0x4000a400

080061e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80061ee:	e15a      	b.n	80064a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	2101      	movs	r1, #1
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	fa01 f303 	lsl.w	r3, r1, r3
 80061fc:	4013      	ands	r3, r2
 80061fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 814c 	beq.w	80064a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	2b01      	cmp	r3, #1
 8006212:	d005      	beq.n	8006220 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800621c:	2b02      	cmp	r3, #2
 800621e:	d130      	bne.n	8006282 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	2203      	movs	r2, #3
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	43db      	mvns	r3, r3
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	4013      	ands	r3, r2
 8006236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	68da      	ldr	r2, [r3, #12]
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	005b      	lsls	r3, r3, #1
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4313      	orrs	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006256:	2201      	movs	r2, #1
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	fa02 f303 	lsl.w	r3, r2, r3
 800625e:	43db      	mvns	r3, r3
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	4013      	ands	r3, r2
 8006264:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	091b      	lsrs	r3, r3, #4
 800626c:	f003 0201 	and.w	r2, r3, #1
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	fa02 f303 	lsl.w	r3, r2, r3
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f003 0303 	and.w	r3, r3, #3
 800628a:	2b03      	cmp	r3, #3
 800628c:	d017      	beq.n	80062be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	2203      	movs	r2, #3
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	43db      	mvns	r3, r3
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4013      	ands	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	693a      	ldr	r2, [r7, #16]
 80062bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f003 0303 	and.w	r3, r3, #3
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d123      	bne.n	8006312 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	08da      	lsrs	r2, r3, #3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	3208      	adds	r2, #8
 80062d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	220f      	movs	r2, #15
 80062e2:	fa02 f303 	lsl.w	r3, r2, r3
 80062e6:	43db      	mvns	r3, r3
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	4013      	ands	r3, r2
 80062ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	691a      	ldr	r2, [r3, #16]
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f003 0307 	and.w	r3, r3, #7
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	fa02 f303 	lsl.w	r3, r2, r3
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	08da      	lsrs	r2, r3, #3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	3208      	adds	r2, #8
 800630c:	6939      	ldr	r1, [r7, #16]
 800630e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	2203      	movs	r2, #3
 800631e:	fa02 f303 	lsl.w	r3, r2, r3
 8006322:	43db      	mvns	r3, r3
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	4013      	ands	r3, r2
 8006328:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f003 0203 	and.w	r2, r3, #3
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	fa02 f303 	lsl.w	r3, r2, r3
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	4313      	orrs	r3, r2
 800633e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 80a6 	beq.w	80064a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006354:	4b5b      	ldr	r3, [pc, #364]	; (80064c4 <HAL_GPIO_Init+0x2e4>)
 8006356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006358:	4a5a      	ldr	r2, [pc, #360]	; (80064c4 <HAL_GPIO_Init+0x2e4>)
 800635a:	f043 0301 	orr.w	r3, r3, #1
 800635e:	6613      	str	r3, [r2, #96]	; 0x60
 8006360:	4b58      	ldr	r3, [pc, #352]	; (80064c4 <HAL_GPIO_Init+0x2e4>)
 8006362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	60bb      	str	r3, [r7, #8]
 800636a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800636c:	4a56      	ldr	r2, [pc, #344]	; (80064c8 <HAL_GPIO_Init+0x2e8>)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	089b      	lsrs	r3, r3, #2
 8006372:	3302      	adds	r3, #2
 8006374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006378:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f003 0303 	and.w	r3, r3, #3
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	220f      	movs	r2, #15
 8006384:	fa02 f303 	lsl.w	r3, r2, r3
 8006388:	43db      	mvns	r3, r3
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	4013      	ands	r3, r2
 800638e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006396:	d01f      	beq.n	80063d8 <HAL_GPIO_Init+0x1f8>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a4c      	ldr	r2, [pc, #304]	; (80064cc <HAL_GPIO_Init+0x2ec>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d019      	beq.n	80063d4 <HAL_GPIO_Init+0x1f4>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a4b      	ldr	r2, [pc, #300]	; (80064d0 <HAL_GPIO_Init+0x2f0>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d013      	beq.n	80063d0 <HAL_GPIO_Init+0x1f0>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a4a      	ldr	r2, [pc, #296]	; (80064d4 <HAL_GPIO_Init+0x2f4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d00d      	beq.n	80063cc <HAL_GPIO_Init+0x1ec>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a49      	ldr	r2, [pc, #292]	; (80064d8 <HAL_GPIO_Init+0x2f8>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d007      	beq.n	80063c8 <HAL_GPIO_Init+0x1e8>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a48      	ldr	r2, [pc, #288]	; (80064dc <HAL_GPIO_Init+0x2fc>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d101      	bne.n	80063c4 <HAL_GPIO_Init+0x1e4>
 80063c0:	2305      	movs	r3, #5
 80063c2:	e00a      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063c4:	2306      	movs	r3, #6
 80063c6:	e008      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063c8:	2304      	movs	r3, #4
 80063ca:	e006      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063cc:	2303      	movs	r3, #3
 80063ce:	e004      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063d0:	2302      	movs	r3, #2
 80063d2:	e002      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063d4:	2301      	movs	r3, #1
 80063d6:	e000      	b.n	80063da <HAL_GPIO_Init+0x1fa>
 80063d8:	2300      	movs	r3, #0
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	f002 0203 	and.w	r2, r2, #3
 80063e0:	0092      	lsls	r2, r2, #2
 80063e2:	4093      	lsls	r3, r2
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063ea:	4937      	ldr	r1, [pc, #220]	; (80064c8 <HAL_GPIO_Init+0x2e8>)
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	089b      	lsrs	r3, r3, #2
 80063f0:	3302      	adds	r3, #2
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80063f8:	4b39      	ldr	r3, [pc, #228]	; (80064e0 <HAL_GPIO_Init+0x300>)
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	43db      	mvns	r3, r3
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	4013      	ands	r3, r2
 8006406:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800641c:	4a30      	ldr	r2, [pc, #192]	; (80064e0 <HAL_GPIO_Init+0x300>)
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006422:	4b2f      	ldr	r3, [pc, #188]	; (80064e0 <HAL_GPIO_Init+0x300>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	43db      	mvns	r3, r3
 800642c:	693a      	ldr	r2, [r7, #16]
 800642e:	4013      	ands	r3, r2
 8006430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800643e:	693a      	ldr	r2, [r7, #16]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4313      	orrs	r3, r2
 8006444:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006446:	4a26      	ldr	r2, [pc, #152]	; (80064e0 <HAL_GPIO_Init+0x300>)
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800644c:	4b24      	ldr	r3, [pc, #144]	; (80064e0 <HAL_GPIO_Init+0x300>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	43db      	mvns	r3, r3
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	4013      	ands	r3, r2
 800645a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006468:	693a      	ldr	r2, [r7, #16]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006470:	4a1b      	ldr	r2, [pc, #108]	; (80064e0 <HAL_GPIO_Init+0x300>)
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006476:	4b1a      	ldr	r3, [pc, #104]	; (80064e0 <HAL_GPIO_Init+0x300>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	43db      	mvns	r3, r3
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4013      	ands	r3, r2
 8006484:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	4313      	orrs	r3, r2
 8006498:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800649a:	4a11      	ldr	r2, [pc, #68]	; (80064e0 <HAL_GPIO_Init+0x300>)
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	3301      	adds	r3, #1
 80064a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	fa22 f303 	lsr.w	r3, r2, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f47f ae9d 	bne.w	80061f0 <HAL_GPIO_Init+0x10>
  }
}
 80064b6:	bf00      	nop
 80064b8:	bf00      	nop
 80064ba:	371c      	adds	r7, #28
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr
 80064c4:	40021000 	.word	0x40021000
 80064c8:	40010000 	.word	0x40010000
 80064cc:	48000400 	.word	0x48000400
 80064d0:	48000800 	.word	0x48000800
 80064d4:	48000c00 	.word	0x48000c00
 80064d8:	48001000 	.word	0x48001000
 80064dc:	48001400 	.word	0x48001400
 80064e0:	40010400 	.word	0x40010400

080064e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	460b      	mov	r3, r1
 80064ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691a      	ldr	r2, [r3, #16]
 80064f4:	887b      	ldrh	r3, [r7, #2]
 80064f6:	4013      	ands	r3, r2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d002      	beq.n	8006502 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
 8006500:	e001      	b.n	8006506 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006502:	2300      	movs	r3, #0
 8006504:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006506:	7bfb      	ldrb	r3, [r7, #15]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	460b      	mov	r3, r1
 800651e:	807b      	strh	r3, [r7, #2]
 8006520:	4613      	mov	r3, r2
 8006522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006524:	787b      	ldrb	r3, [r7, #1]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d003      	beq.n	8006532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800652a:	887a      	ldrh	r2, [r7, #2]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006530:	e002      	b.n	8006538 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006532:	887a      	ldrh	r2, [r7, #2]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e081      	b.n	800665a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d106      	bne.n	8006570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f7fc fcf6 	bl	8002f5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2224      	movs	r2, #36	; 0x24
 8006574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f022 0201 	bic.w	r2, r2, #1
 8006586:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006594:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d107      	bne.n	80065be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	689a      	ldr	r2, [r3, #8]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065ba:	609a      	str	r2, [r3, #8]
 80065bc:	e006      	b.n	80065cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	689a      	ldr	r2, [r3, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80065ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d104      	bne.n	80065de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6812      	ldr	r2, [r2, #0]
 80065e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80065ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006600:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	430a      	orrs	r2, r1
 800661a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	69d9      	ldr	r1, [r3, #28]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1a      	ldr	r2, [r3, #32]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f042 0201 	orr.w	r2, r2, #1
 800663a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3708      	adds	r7, #8
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
	...

08006664 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b088      	sub	sp, #32
 8006668:	af02      	add	r7, sp, #8
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	4608      	mov	r0, r1
 800666e:	4611      	mov	r1, r2
 8006670:	461a      	mov	r2, r3
 8006672:	4603      	mov	r3, r0
 8006674:	817b      	strh	r3, [r7, #10]
 8006676:	460b      	mov	r3, r1
 8006678:	813b      	strh	r3, [r7, #8]
 800667a:	4613      	mov	r3, r2
 800667c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b20      	cmp	r3, #32
 8006688:	f040 80fd 	bne.w	8006886 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <HAL_I2C_Mem_Read+0x34>
 8006692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006694:	2b00      	cmp	r3, #0
 8006696:	d105      	bne.n	80066a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800669e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e0f1      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d101      	bne.n	80066b2 <HAL_I2C_Mem_Read+0x4e>
 80066ae:	2302      	movs	r3, #2
 80066b0:	e0ea      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066ba:	f7fd f84f 	bl	800375c <HAL_GetTick>
 80066be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	2319      	movs	r3, #25
 80066c6:	2201      	movs	r2, #1
 80066c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f000 f95b 	bl	8006988 <I2C_WaitOnFlagUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e0d5      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2222      	movs	r2, #34	; 0x22
 80066e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2240      	movs	r2, #64	; 0x40
 80066e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a3a      	ldr	r2, [r7, #32]
 80066f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80066fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006704:	88f8      	ldrh	r0, [r7, #6]
 8006706:	893a      	ldrh	r2, [r7, #8]
 8006708:	8979      	ldrh	r1, [r7, #10]
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	9301      	str	r3, [sp, #4]
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	4603      	mov	r3, r0
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 f8bf 	bl	8006898 <I2C_RequestMemoryRead>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e0ad      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006730:	b29b      	uxth	r3, r3
 8006732:	2bff      	cmp	r3, #255	; 0xff
 8006734:	d90e      	bls.n	8006754 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	22ff      	movs	r2, #255	; 0xff
 800673a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006740:	b2da      	uxtb	r2, r3
 8006742:	8979      	ldrh	r1, [r7, #10]
 8006744:	4b52      	ldr	r3, [pc, #328]	; (8006890 <HAL_I2C_Mem_Read+0x22c>)
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f000 fac3 	bl	8006cd8 <I2C_TransferConfig>
 8006752:	e00f      	b.n	8006774 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006758:	b29a      	uxth	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006762:	b2da      	uxtb	r2, r3
 8006764:	8979      	ldrh	r1, [r7, #10]
 8006766:	4b4a      	ldr	r3, [pc, #296]	; (8006890 <HAL_I2C_Mem_Read+0x22c>)
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	f000 fab2 	bl	8006cd8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800677a:	2200      	movs	r2, #0
 800677c:	2104      	movs	r1, #4
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f000 f902 	bl	8006988 <I2C_WaitOnFlagUntilTimeout>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e07c      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	b2d2      	uxtb	r2, r2
 800679a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067aa:	3b01      	subs	r3, #1
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d034      	beq.n	8006834 <HAL_I2C_Mem_Read+0x1d0>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d130      	bne.n	8006834 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d8:	2200      	movs	r2, #0
 80067da:	2180      	movs	r1, #128	; 0x80
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f8d3 	bl	8006988 <I2C_WaitOnFlagUntilTimeout>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e04d      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	2bff      	cmp	r3, #255	; 0xff
 80067f4:	d90e      	bls.n	8006814 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	22ff      	movs	r2, #255	; 0xff
 80067fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006800:	b2da      	uxtb	r2, r3
 8006802:	8979      	ldrh	r1, [r7, #10]
 8006804:	2300      	movs	r3, #0
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 fa63 	bl	8006cd8 <I2C_TransferConfig>
 8006812:	e00f      	b.n	8006834 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006818:	b29a      	uxth	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006822:	b2da      	uxtb	r2, r3
 8006824:	8979      	ldrh	r1, [r7, #10]
 8006826:	2300      	movs	r3, #0
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 fa52 	bl	8006cd8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d19a      	bne.n	8006774 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f000 f920 	bl	8006a88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d001      	beq.n	8006852 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e01a      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2220      	movs	r2, #32
 8006858:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6859      	ldr	r1, [r3, #4]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	4b0b      	ldr	r3, [pc, #44]	; (8006894 <HAL_I2C_Mem_Read+0x230>)
 8006866:	400b      	ands	r3, r1
 8006868:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2220      	movs	r2, #32
 800686e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	e000      	b.n	8006888 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006886:	2302      	movs	r3, #2
  }
}
 8006888:	4618      	mov	r0, r3
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	80002400 	.word	0x80002400
 8006894:	fe00e800 	.word	0xfe00e800

08006898 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b086      	sub	sp, #24
 800689c:	af02      	add	r7, sp, #8
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	4608      	mov	r0, r1
 80068a2:	4611      	mov	r1, r2
 80068a4:	461a      	mov	r2, r3
 80068a6:	4603      	mov	r3, r0
 80068a8:	817b      	strh	r3, [r7, #10]
 80068aa:	460b      	mov	r3, r1
 80068ac:	813b      	strh	r3, [r7, #8]
 80068ae:	4613      	mov	r3, r2
 80068b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80068b2:	88fb      	ldrh	r3, [r7, #6]
 80068b4:	b2da      	uxtb	r2, r3
 80068b6:	8979      	ldrh	r1, [r7, #10]
 80068b8:	4b20      	ldr	r3, [pc, #128]	; (800693c <I2C_RequestMemoryRead+0xa4>)
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	2300      	movs	r3, #0
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fa0a 	bl	8006cd8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068c4:	69fa      	ldr	r2, [r7, #28]
 80068c6:	69b9      	ldr	r1, [r7, #24]
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 f89d 	bl	8006a08 <I2C_WaitOnTXISFlagUntilTimeout>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e02c      	b.n	8006932 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068d8:	88fb      	ldrh	r3, [r7, #6]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d105      	bne.n	80068ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068de:	893b      	ldrh	r3, [r7, #8]
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	629a      	str	r2, [r3, #40]	; 0x28
 80068e8:	e015      	b.n	8006916 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80068ea:	893b      	ldrh	r3, [r7, #8]
 80068ec:	0a1b      	lsrs	r3, r3, #8
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	b2da      	uxtb	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068f8:	69fa      	ldr	r2, [r7, #28]
 80068fa:	69b9      	ldr	r1, [r7, #24]
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 f883 	bl	8006a08 <I2C_WaitOnTXISFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e012      	b.n	8006932 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800690c:	893b      	ldrh	r3, [r7, #8]
 800690e:	b2da      	uxtb	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	2200      	movs	r2, #0
 800691e:	2140      	movs	r1, #64	; 0x40
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 f831 	bl	8006988 <I2C_WaitOnFlagUntilTimeout>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e000      	b.n	8006932 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3710      	adds	r7, #16
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	80002000 	.word	0x80002000

08006940 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	f003 0302 	and.w	r3, r3, #2
 8006952:	2b02      	cmp	r3, #2
 8006954:	d103      	bne.n	800695e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2200      	movs	r2, #0
 800695c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	f003 0301 	and.w	r3, r3, #1
 8006968:	2b01      	cmp	r3, #1
 800696a:	d007      	beq.n	800697c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	699a      	ldr	r2, [r3, #24]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0201 	orr.w	r2, r2, #1
 800697a:	619a      	str	r2, [r3, #24]
  }
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	603b      	str	r3, [r7, #0]
 8006994:	4613      	mov	r3, r2
 8006996:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006998:	e022      	b.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a0:	d01e      	beq.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069a2:	f7fc fedb 	bl	800375c <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d302      	bcc.n	80069b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d113      	bne.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069bc:	f043 0220 	orr.w	r2, r3, #32
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e00f      	b.n	8006a00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	699a      	ldr	r2, [r3, #24]
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	4013      	ands	r3, r2
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	bf0c      	ite	eq
 80069f0:	2301      	moveq	r3, #1
 80069f2:	2300      	movne	r3, #0
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	461a      	mov	r2, r3
 80069f8:	79fb      	ldrb	r3, [r7, #7]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d0cd      	beq.n	800699a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3710      	adds	r7, #16
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a14:	e02c      	b.n	8006a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	68b9      	ldr	r1, [r7, #8]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 f870 	bl	8006b00 <I2C_IsErrorOccurred>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e02a      	b.n	8006a80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a30:	d01e      	beq.n	8006a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a32:	f7fc fe93 	bl	800375c <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d302      	bcc.n	8006a48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d113      	bne.n	8006a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a4c:	f043 0220 	orr.w	r2, r3, #32
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2220      	movs	r2, #32
 8006a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e007      	b.n	8006a80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d1cb      	bne.n	8006a16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3710      	adds	r7, #16
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a94:	e028      	b.n	8006ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	68b9      	ldr	r1, [r7, #8]
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 f830 	bl	8006b00 <I2C_IsErrorOccurred>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e026      	b.n	8006af8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aaa:	f7fc fe57 	bl	800375c <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d302      	bcc.n	8006ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d113      	bne.n	8006ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac4:	f043 0220 	orr.w	r2, r3, #32
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e007      	b.n	8006af8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	f003 0320 	and.w	r3, r3, #32
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d1cf      	bne.n	8006a96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b08a      	sub	sp, #40	; 0x28
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	699b      	ldr	r3, [r3, #24]
 8006b18:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	f003 0310 	and.w	r3, r3, #16
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d075      	beq.n	8006c18 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2210      	movs	r2, #16
 8006b32:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006b34:	e056      	b.n	8006be4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3c:	d052      	beq.n	8006be4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b3e:	f7fc fe0d 	bl	800375c <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d302      	bcc.n	8006b54 <I2C_IsErrorOccurred+0x54>
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d147      	bne.n	8006be4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b66:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b76:	d12e      	bne.n	8006bd6 <I2C_IsErrorOccurred+0xd6>
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b7e:	d02a      	beq.n	8006bd6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006b80:	7cfb      	ldrb	r3, [r7, #19]
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d027      	beq.n	8006bd6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b94:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006b96:	f7fc fde1 	bl	800375c <HAL_GetTick>
 8006b9a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b9c:	e01b      	b.n	8006bd6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006b9e:	f7fc fddd 	bl	800375c <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	2b19      	cmp	r3, #25
 8006baa:	d914      	bls.n	8006bd6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb0:	f043 0220 	orr.w	r2, r3, #32
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	f003 0320 	and.w	r3, r3, #32
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d1dc      	bne.n	8006b9e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d003      	beq.n	8006bfa <I2C_IsErrorOccurred+0xfa>
 8006bf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d09d      	beq.n	8006b36 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d103      	bne.n	8006c0a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2220      	movs	r2, #32
 8006c08:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006c0a:	6a3b      	ldr	r3, [r7, #32]
 8006c0c:	f043 0304 	orr.w	r3, r3, #4
 8006c10:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00b      	beq.n	8006c42 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006c2a:	6a3b      	ldr	r3, [r7, #32]
 8006c2c:	f043 0301 	orr.w	r3, r3, #1
 8006c30:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00b      	beq.n	8006c64 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	f043 0308 	orr.w	r3, r3, #8
 8006c52:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00b      	beq.n	8006c86 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	f043 0302 	orr.w	r3, r3, #2
 8006c74:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006c86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d01c      	beq.n	8006cc8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f7ff fe56 	bl	8006940 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6859      	ldr	r1, [r3, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	4b0d      	ldr	r3, [pc, #52]	; (8006cd4 <I2C_IsErrorOccurred+0x1d4>)
 8006ca0:	400b      	ands	r3, r1
 8006ca2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ca8:	6a3b      	ldr	r3, [r7, #32]
 8006caa:	431a      	orrs	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3728      	adds	r7, #40	; 0x28
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	fe00e800 	.word	0xfe00e800

08006cd8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	607b      	str	r3, [r7, #4]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	817b      	strh	r3, [r7, #10]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cea:	897b      	ldrh	r3, [r7, #10]
 8006cec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006cf0:	7a7b      	ldrb	r3, [r7, #9]
 8006cf2:	041b      	lsls	r3, r3, #16
 8006cf4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cf8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d06:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	6a3b      	ldr	r3, [r7, #32]
 8006d10:	0d5b      	lsrs	r3, r3, #21
 8006d12:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006d16:	4b08      	ldr	r3, [pc, #32]	; (8006d38 <I2C_TransferConfig+0x60>)
 8006d18:	430b      	orrs	r3, r1
 8006d1a:	43db      	mvns	r3, r3
 8006d1c:	ea02 0103 	and.w	r1, r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006d2a:	bf00      	nop
 8006d2c:	371c      	adds	r7, #28
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	03ff63ff 	.word	0x03ff63ff

08006d3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	d138      	bne.n	8006dc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e032      	b.n	8006dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2224      	movs	r2, #36	; 0x24
 8006d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 0201 	bic.w	r2, r2, #1
 8006d7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	6819      	ldr	r1, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f042 0201 	orr.w	r2, r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	e000      	b.n	8006dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006dc4:	2302      	movs	r3, #2
  }
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	370c      	adds	r7, #12
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b20      	cmp	r3, #32
 8006de6:	d139      	bne.n	8006e5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d101      	bne.n	8006df6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006df2:	2302      	movs	r3, #2
 8006df4:	e033      	b.n	8006e5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2224      	movs	r2, #36	; 0x24
 8006e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0201 	bic.w	r2, r2, #1
 8006e14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	e000      	b.n	8006e5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e5c:	2302      	movs	r3, #2
  }
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
	...

08006e6c <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e0bb      	b.n	8006ffa <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b05      	cmp	r3, #5
 8006e8c:	d101      	bne.n	8006e92 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e0b3      	b.n	8006ffa <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d101      	bne.n	8006ea2 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e0ab      	b.n	8006ffa <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ea2:	4b58      	ldr	r3, [pc, #352]	; (8007004 <HAL_OPAMP_Init+0x198>)
 8006ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ea6:	4a57      	ldr	r2, [pc, #348]	; (8007004 <HAL_OPAMP_Init+0x198>)
 8006ea8:	f043 0301 	orr.w	r3, r3, #1
 8006eac:	6613      	str	r3, [r2, #96]	; 0x60
 8006eae:	4b55      	ldr	r3, [pc, #340]	; (8007004 <HAL_OPAMP_Init+0x198>)
 8006eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	60bb      	str	r3, [r7, #8]
 8006eb8:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d103      	bne.n	8006ece <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7fc f89e 	bl	8003010 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	2b40      	cmp	r3, #64	; 0x40
 8006eda:	d003      	beq.n	8006ee4 <HAL_OPAMP_Init+0x78>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	2b60      	cmp	r3, #96	; 0x60
 8006ee2:	d133      	bne.n	8006f4c <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f023 0110 	bic.w	r1, r3, #16
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	4b41      	ldr	r3, [pc, #260]	; (8007008 <HAL_OPAMP_Init+0x19c>)
 8006f02:	4013      	ands	r3, r2
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	6851      	ldr	r1, [r2, #4]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6892      	ldr	r2, [r2, #8]
 8006f0c:	4311      	orrs	r1, r2
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	6912      	ldr	r2, [r2, #16]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	6879      	ldr	r1, [r7, #4]
 8006f16:	7d09      	ldrb	r1, [r1, #20]
 8006f18:	2901      	cmp	r1, #1
 8006f1a:	d102      	bne.n	8006f22 <HAL_OPAMP_Init+0xb6>
 8006f1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f20:	e000      	b.n	8006f24 <HAL_OPAMP_Init+0xb8>
 8006f22:	2100      	movs	r1, #0
 8006f24:	4311      	orrs	r1, r2
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f2a:	4311      	orrs	r1, r2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006f30:	4311      	orrs	r1, r2
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006f36:	04d2      	lsls	r2, r2, #19
 8006f38:	4311      	orrs	r1, r2
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006f3e:	0612      	lsls	r2, r2, #24
 8006f40:	4311      	orrs	r1, r2
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	6812      	ldr	r2, [r2, #0]
 8006f46:	430b      	orrs	r3, r1
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	e035      	b.n	8006fb8 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f023 0110 	bic.w	r1, r3, #16
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	430a      	orrs	r2, r1
 8006f60:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	4b27      	ldr	r3, [pc, #156]	; (8007008 <HAL_OPAMP_Init+0x19c>)
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	6851      	ldr	r1, [r2, #4]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	6892      	ldr	r2, [r2, #8]
 8006f74:	4311      	orrs	r1, r2
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	68d2      	ldr	r2, [r2, #12]
 8006f7a:	4311      	orrs	r1, r2
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	6912      	ldr	r2, [r2, #16]
 8006f80:	430a      	orrs	r2, r1
 8006f82:	6879      	ldr	r1, [r7, #4]
 8006f84:	7d09      	ldrb	r1, [r1, #20]
 8006f86:	2901      	cmp	r1, #1
 8006f88:	d102      	bne.n	8006f90 <HAL_OPAMP_Init+0x124>
 8006f8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f8e:	e000      	b.n	8006f92 <HAL_OPAMP_Init+0x126>
 8006f90:	2100      	movs	r1, #0
 8006f92:	4311      	orrs	r1, r2
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f98:	4311      	orrs	r1, r2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006f9e:	4311      	orrs	r1, r2
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006fa4:	04d2      	lsls	r2, r2, #19
 8006fa6:	4311      	orrs	r1, r2
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006fac:	0612      	lsls	r2, r2, #24
 8006fae:	4311      	orrs	r1, r2
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	430b      	orrs	r3, r1
 8006fb6:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	db10      	blt.n	8006fe4 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	699a      	ldr	r2, [r3, #24]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	69db      	ldr	r3, [r3, #28]
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	430a      	orrs	r2, r1
 8006fe2:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d103      	bne.n	8006ff8 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8006ff8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	40021000 	.word	0x40021000
 8007008:	e0003e11 	.word	0xe0003e11

0800700c <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007014:	2300      	movs	r3, #0
 8007016:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d102      	bne.n	8007024 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	73fb      	strb	r3, [r7, #15]
 8007022:	e01d      	b.n	8007060 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800702a:	b2db      	uxtb	r3, r3
 800702c:	2b05      	cmp	r3, #5
 800702e:	d102      	bne.n	8007036 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	73fb      	strb	r3, [r7, #15]
 8007034:	e014      	b.n	8007060 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800703c:	b2db      	uxtb	r3, r3
 800703e:	2b01      	cmp	r3, #1
 8007040:	d10c      	bne.n	800705c <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f042 0201 	orr.w	r2, r2, #1
 8007050:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2204      	movs	r2, #4
 8007056:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800705a:	e001      	b.n	8007060 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8007060:	7bfb      	ldrb	r3, [r7, #15]
}
 8007062:	4618      	mov	r0, r3
 8007064:	3714      	adds	r7, #20
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
	...

08007070 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d141      	bne.n	8007102 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800707e:	4b4b      	ldr	r3, [pc, #300]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800708a:	d131      	bne.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800708c:	4b47      	ldr	r3, [pc, #284]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800708e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007092:	4a46      	ldr	r2, [pc, #280]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007098:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800709c:	4b43      	ldr	r3, [pc, #268]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070a4:	4a41      	ldr	r2, [pc, #260]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070ac:	4b40      	ldr	r3, [pc, #256]	; (80071b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2232      	movs	r2, #50	; 0x32
 80070b2:	fb02 f303 	mul.w	r3, r2, r3
 80070b6:	4a3f      	ldr	r2, [pc, #252]	; (80071b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80070b8:	fba2 2303 	umull	r2, r3, r2, r3
 80070bc:	0c9b      	lsrs	r3, r3, #18
 80070be:	3301      	adds	r3, #1
 80070c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070c2:	e002      	b.n	80070ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070ca:	4b38      	ldr	r3, [pc, #224]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070d6:	d102      	bne.n	80070de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1f2      	bne.n	80070c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070de:	4b33      	ldr	r3, [pc, #204]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070ea:	d158      	bne.n	800719e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	e057      	b.n	80071a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80070f0:	4b2e      	ldr	r3, [pc, #184]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070f6:	4a2d      	ldr	r2, [pc, #180]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007100:	e04d      	b.n	800719e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007108:	d141      	bne.n	800718e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800710a:	4b28      	ldr	r3, [pc, #160]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007116:	d131      	bne.n	800717c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007118:	4b24      	ldr	r3, [pc, #144]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800711a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800711e:	4a23      	ldr	r2, [pc, #140]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007124:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007128:	4b20      	ldr	r3, [pc, #128]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007130:	4a1e      	ldr	r2, [pc, #120]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007132:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007136:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007138:	4b1d      	ldr	r3, [pc, #116]	; (80071b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2232      	movs	r2, #50	; 0x32
 800713e:	fb02 f303 	mul.w	r3, r2, r3
 8007142:	4a1c      	ldr	r2, [pc, #112]	; (80071b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007144:	fba2 2303 	umull	r2, r3, r2, r3
 8007148:	0c9b      	lsrs	r3, r3, #18
 800714a:	3301      	adds	r3, #1
 800714c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800714e:	e002      	b.n	8007156 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	3b01      	subs	r3, #1
 8007154:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007156:	4b15      	ldr	r3, [pc, #84]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800715e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007162:	d102      	bne.n	800716a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1f2      	bne.n	8007150 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800716a:	4b10      	ldr	r3, [pc, #64]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007176:	d112      	bne.n	800719e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e011      	b.n	80071a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800717c:	4b0b      	ldr	r3, [pc, #44]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800717e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007182:	4a0a      	ldr	r2, [pc, #40]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007188:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800718c:	e007      	b.n	800719e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800718e:	4b07      	ldr	r3, [pc, #28]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007196:	4a05      	ldr	r2, [pc, #20]	; (80071ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007198:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800719c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3714      	adds	r7, #20
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr
 80071ac:	40007000 	.word	0x40007000
 80071b0:	20000000 	.word	0x20000000
 80071b4:	431bde83 	.word	0x431bde83

080071b8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80071b8:	b480      	push	{r7}
 80071ba:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80071bc:	4b05      	ldr	r3, [pc, #20]	; (80071d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	4a04      	ldr	r2, [pc, #16]	; (80071d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80071c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071c6:	6093      	str	r3, [r2, #8]
}
 80071c8:	bf00      	nop
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	40007000 	.word	0x40007000

080071d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b088      	sub	sp, #32
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e306      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d075      	beq.n	80072e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071f6:	4b97      	ldr	r3, [pc, #604]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f003 030c 	and.w	r3, r3, #12
 80071fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007200:	4b94      	ldr	r3, [pc, #592]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f003 0303 	and.w	r3, r3, #3
 8007208:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	2b0c      	cmp	r3, #12
 800720e:	d102      	bne.n	8007216 <HAL_RCC_OscConfig+0x3e>
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	2b03      	cmp	r3, #3
 8007214:	d002      	beq.n	800721c <HAL_RCC_OscConfig+0x44>
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	2b08      	cmp	r3, #8
 800721a:	d10b      	bne.n	8007234 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800721c:	4b8d      	ldr	r3, [pc, #564]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d05b      	beq.n	80072e0 <HAL_RCC_OscConfig+0x108>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d157      	bne.n	80072e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e2e1      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800723c:	d106      	bne.n	800724c <HAL_RCC_OscConfig+0x74>
 800723e:	4b85      	ldr	r3, [pc, #532]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a84      	ldr	r2, [pc, #528]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007248:	6013      	str	r3, [r2, #0]
 800724a:	e01d      	b.n	8007288 <HAL_RCC_OscConfig+0xb0>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007254:	d10c      	bne.n	8007270 <HAL_RCC_OscConfig+0x98>
 8007256:	4b7f      	ldr	r3, [pc, #508]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a7e      	ldr	r2, [pc, #504]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800725c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007260:	6013      	str	r3, [r2, #0]
 8007262:	4b7c      	ldr	r3, [pc, #496]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a7b      	ldr	r2, [pc, #492]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800726c:	6013      	str	r3, [r2, #0]
 800726e:	e00b      	b.n	8007288 <HAL_RCC_OscConfig+0xb0>
 8007270:	4b78      	ldr	r3, [pc, #480]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a77      	ldr	r2, [pc, #476]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	4b75      	ldr	r3, [pc, #468]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a74      	ldr	r2, [pc, #464]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d013      	beq.n	80072b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007290:	f7fc fa64 	bl	800375c <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007296:	e008      	b.n	80072aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007298:	f7fc fa60 	bl	800375c <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b64      	cmp	r3, #100	; 0x64
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e2a6      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072aa:	4b6a      	ldr	r3, [pc, #424]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0f0      	beq.n	8007298 <HAL_RCC_OscConfig+0xc0>
 80072b6:	e014      	b.n	80072e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b8:	f7fc fa50 	bl	800375c <HAL_GetTick>
 80072bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072be:	e008      	b.n	80072d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072c0:	f7fc fa4c 	bl	800375c <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	2b64      	cmp	r3, #100	; 0x64
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e292      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072d2:	4b60      	ldr	r3, [pc, #384]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1f0      	bne.n	80072c0 <HAL_RCC_OscConfig+0xe8>
 80072de:	e000      	b.n	80072e2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d075      	beq.n	80073da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072ee:	4b59      	ldr	r3, [pc, #356]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	f003 030c 	and.w	r3, r3, #12
 80072f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072f8:	4b56      	ldr	r3, [pc, #344]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	f003 0303 	and.w	r3, r3, #3
 8007300:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	2b0c      	cmp	r3, #12
 8007306:	d102      	bne.n	800730e <HAL_RCC_OscConfig+0x136>
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d002      	beq.n	8007314 <HAL_RCC_OscConfig+0x13c>
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	2b04      	cmp	r3, #4
 8007312:	d11f      	bne.n	8007354 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007314:	4b4f      	ldr	r3, [pc, #316]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800731c:	2b00      	cmp	r3, #0
 800731e:	d005      	beq.n	800732c <HAL_RCC_OscConfig+0x154>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d101      	bne.n	800732c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e265      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800732c:	4b49      	ldr	r3, [pc, #292]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	061b      	lsls	r3, r3, #24
 800733a:	4946      	ldr	r1, [pc, #280]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800733c:	4313      	orrs	r3, r2
 800733e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007340:	4b45      	ldr	r3, [pc, #276]	; (8007458 <HAL_RCC_OscConfig+0x280>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4618      	mov	r0, r3
 8007346:	f7fc f9bd 	bl	80036c4 <HAL_InitTick>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d043      	beq.n	80073d8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e251      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d023      	beq.n	80073a4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800735c:	4b3d      	ldr	r3, [pc, #244]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a3c      	ldr	r2, [pc, #240]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007368:	f7fc f9f8 	bl	800375c <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800736e:	e008      	b.n	8007382 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007370:	f7fc f9f4 	bl	800375c <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e23a      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007382:	4b34      	ldr	r3, [pc, #208]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0f0      	beq.n	8007370 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800738e:	4b31      	ldr	r3, [pc, #196]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	061b      	lsls	r3, r3, #24
 800739c:	492d      	ldr	r1, [pc, #180]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800739e:	4313      	orrs	r3, r2
 80073a0:	604b      	str	r3, [r1, #4]
 80073a2:	e01a      	b.n	80073da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073a4:	4b2b      	ldr	r3, [pc, #172]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a2a      	ldr	r2, [pc, #168]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80073aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b0:	f7fc f9d4 	bl	800375c <HAL_GetTick>
 80073b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073b6:	e008      	b.n	80073ca <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073b8:	f7fc f9d0 	bl	800375c <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d901      	bls.n	80073ca <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e216      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073ca:	4b22      	ldr	r3, [pc, #136]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1f0      	bne.n	80073b8 <HAL_RCC_OscConfig+0x1e0>
 80073d6:	e000      	b.n	80073da <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073d8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0308 	and.w	r3, r3, #8
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d041      	beq.n	800746a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01c      	beq.n	8007428 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073ee:	4b19      	ldr	r3, [pc, #100]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80073f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073f4:	4a17      	ldr	r2, [pc, #92]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 80073f6:	f043 0301 	orr.w	r3, r3, #1
 80073fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073fe:	f7fc f9ad 	bl	800375c <HAL_GetTick>
 8007402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007404:	e008      	b.n	8007418 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007406:	f7fc f9a9 	bl	800375c <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	2b02      	cmp	r3, #2
 8007412:	d901      	bls.n	8007418 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e1ef      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007418:	4b0e      	ldr	r3, [pc, #56]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800741a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d0ef      	beq.n	8007406 <HAL_RCC_OscConfig+0x22e>
 8007426:	e020      	b.n	800746a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007428:	4b0a      	ldr	r3, [pc, #40]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 800742a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800742e:	4a09      	ldr	r2, [pc, #36]	; (8007454 <HAL_RCC_OscConfig+0x27c>)
 8007430:	f023 0301 	bic.w	r3, r3, #1
 8007434:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007438:	f7fc f990 	bl	800375c <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800743e:	e00d      	b.n	800745c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007440:	f7fc f98c 	bl	800375c <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	2b02      	cmp	r3, #2
 800744c:	d906      	bls.n	800745c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e1d2      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
 8007452:	bf00      	nop
 8007454:	40021000 	.word	0x40021000
 8007458:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800745c:	4b8c      	ldr	r3, [pc, #560]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 800745e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d1ea      	bne.n	8007440 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0304 	and.w	r3, r3, #4
 8007472:	2b00      	cmp	r3, #0
 8007474:	f000 80a6 	beq.w	80075c4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007478:	2300      	movs	r3, #0
 800747a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800747c:	4b84      	ldr	r3, [pc, #528]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 800747e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d101      	bne.n	800748c <HAL_RCC_OscConfig+0x2b4>
 8007488:	2301      	movs	r3, #1
 800748a:	e000      	b.n	800748e <HAL_RCC_OscConfig+0x2b6>
 800748c:	2300      	movs	r3, #0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00d      	beq.n	80074ae <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007492:	4b7f      	ldr	r3, [pc, #508]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007496:	4a7e      	ldr	r2, [pc, #504]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800749c:	6593      	str	r3, [r2, #88]	; 0x58
 800749e:	4b7c      	ldr	r3, [pc, #496]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80074a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074a6:	60fb      	str	r3, [r7, #12]
 80074a8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80074aa:	2301      	movs	r3, #1
 80074ac:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074ae:	4b79      	ldr	r3, [pc, #484]	; (8007694 <HAL_RCC_OscConfig+0x4bc>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d118      	bne.n	80074ec <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074ba:	4b76      	ldr	r3, [pc, #472]	; (8007694 <HAL_RCC_OscConfig+0x4bc>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a75      	ldr	r2, [pc, #468]	; (8007694 <HAL_RCC_OscConfig+0x4bc>)
 80074c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074c6:	f7fc f949 	bl	800375c <HAL_GetTick>
 80074ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074cc:	e008      	b.n	80074e0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074ce:	f7fc f945 	bl	800375c <HAL_GetTick>
 80074d2:	4602      	mov	r2, r0
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d901      	bls.n	80074e0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e18b      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074e0:	4b6c      	ldr	r3, [pc, #432]	; (8007694 <HAL_RCC_OscConfig+0x4bc>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0f0      	beq.n	80074ce <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d108      	bne.n	8007506 <HAL_RCC_OscConfig+0x32e>
 80074f4:	4b66      	ldr	r3, [pc, #408]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80074f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074fa:	4a65      	ldr	r2, [pc, #404]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80074fc:	f043 0301 	orr.w	r3, r3, #1
 8007500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007504:	e024      	b.n	8007550 <HAL_RCC_OscConfig+0x378>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	2b05      	cmp	r3, #5
 800750c:	d110      	bne.n	8007530 <HAL_RCC_OscConfig+0x358>
 800750e:	4b60      	ldr	r3, [pc, #384]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007514:	4a5e      	ldr	r2, [pc, #376]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007516:	f043 0304 	orr.w	r3, r3, #4
 800751a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800751e:	4b5c      	ldr	r3, [pc, #368]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007524:	4a5a      	ldr	r2, [pc, #360]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007526:	f043 0301 	orr.w	r3, r3, #1
 800752a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800752e:	e00f      	b.n	8007550 <HAL_RCC_OscConfig+0x378>
 8007530:	4b57      	ldr	r3, [pc, #348]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007536:	4a56      	ldr	r2, [pc, #344]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007538:	f023 0301 	bic.w	r3, r3, #1
 800753c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007540:	4b53      	ldr	r3, [pc, #332]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007546:	4a52      	ldr	r2, [pc, #328]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007548:	f023 0304 	bic.w	r3, r3, #4
 800754c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d016      	beq.n	8007586 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007558:	f7fc f900 	bl	800375c <HAL_GetTick>
 800755c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800755e:	e00a      	b.n	8007576 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007560:	f7fc f8fc 	bl	800375c <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	f241 3288 	movw	r2, #5000	; 0x1388
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e140      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007576:	4b46      	ldr	r3, [pc, #280]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0ed      	beq.n	8007560 <HAL_RCC_OscConfig+0x388>
 8007584:	e015      	b.n	80075b2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007586:	f7fc f8e9 	bl	800375c <HAL_GetTick>
 800758a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800758c:	e00a      	b.n	80075a4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800758e:	f7fc f8e5 	bl	800375c <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	f241 3288 	movw	r2, #5000	; 0x1388
 800759c:	4293      	cmp	r3, r2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e129      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80075a4:	4b3a      	ldr	r3, [pc, #232]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80075a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1ed      	bne.n	800758e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075b2:	7ffb      	ldrb	r3, [r7, #31]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d105      	bne.n	80075c4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075b8:	4b35      	ldr	r3, [pc, #212]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80075ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075bc:	4a34      	ldr	r2, [pc, #208]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80075be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075c2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0320 	and.w	r3, r3, #32
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d03c      	beq.n	800764a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d01c      	beq.n	8007612 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80075d8:	4b2d      	ldr	r3, [pc, #180]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80075da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075de:	4a2c      	ldr	r2, [pc, #176]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 80075e0:	f043 0301 	orr.w	r3, r3, #1
 80075e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075e8:	f7fc f8b8 	bl	800375c <HAL_GetTick>
 80075ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80075ee:	e008      	b.n	8007602 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075f0:	f7fc f8b4 	bl	800375c <HAL_GetTick>
 80075f4:	4602      	mov	r2, r0
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d901      	bls.n	8007602 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e0fa      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007602:	4b23      	ldr	r3, [pc, #140]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007604:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d0ef      	beq.n	80075f0 <HAL_RCC_OscConfig+0x418>
 8007610:	e01b      	b.n	800764a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007612:	4b1f      	ldr	r3, [pc, #124]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007614:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007618:	4a1d      	ldr	r2, [pc, #116]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 800761a:	f023 0301 	bic.w	r3, r3, #1
 800761e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007622:	f7fc f89b 	bl	800375c <HAL_GetTick>
 8007626:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007628:	e008      	b.n	800763c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800762a:	f7fc f897 	bl	800375c <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	2b02      	cmp	r3, #2
 8007636:	d901      	bls.n	800763c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e0dd      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800763c:	4b14      	ldr	r3, [pc, #80]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 800763e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1ef      	bne.n	800762a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	69db      	ldr	r3, [r3, #28]
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 80d1 	beq.w	80077f6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007654:	4b0e      	ldr	r3, [pc, #56]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f003 030c 	and.w	r3, r3, #12
 800765c:	2b0c      	cmp	r3, #12
 800765e:	f000 808b 	beq.w	8007778 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	2b02      	cmp	r3, #2
 8007668:	d15e      	bne.n	8007728 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800766a:	4b09      	ldr	r3, [pc, #36]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a08      	ldr	r2, [pc, #32]	; (8007690 <HAL_RCC_OscConfig+0x4b8>)
 8007670:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007676:	f7fc f871 	bl	800375c <HAL_GetTick>
 800767a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800767c:	e00c      	b.n	8007698 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800767e:	f7fc f86d 	bl	800375c <HAL_GetTick>
 8007682:	4602      	mov	r2, r0
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	1ad3      	subs	r3, r2, r3
 8007688:	2b02      	cmp	r3, #2
 800768a:	d905      	bls.n	8007698 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800768c:	2303      	movs	r3, #3
 800768e:	e0b3      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
 8007690:	40021000 	.word	0x40021000
 8007694:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007698:	4b59      	ldr	r3, [pc, #356]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1ec      	bne.n	800767e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076a4:	4b56      	ldr	r3, [pc, #344]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076a6:	68da      	ldr	r2, [r3, #12]
 80076a8:	4b56      	ldr	r3, [pc, #344]	; (8007804 <HAL_RCC_OscConfig+0x62c>)
 80076aa:	4013      	ands	r3, r2
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	6a11      	ldr	r1, [r2, #32]
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80076b4:	3a01      	subs	r2, #1
 80076b6:	0112      	lsls	r2, r2, #4
 80076b8:	4311      	orrs	r1, r2
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80076be:	0212      	lsls	r2, r2, #8
 80076c0:	4311      	orrs	r1, r2
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80076c6:	0852      	lsrs	r2, r2, #1
 80076c8:	3a01      	subs	r2, #1
 80076ca:	0552      	lsls	r2, r2, #21
 80076cc:	4311      	orrs	r1, r2
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076d2:	0852      	lsrs	r2, r2, #1
 80076d4:	3a01      	subs	r2, #1
 80076d6:	0652      	lsls	r2, r2, #25
 80076d8:	4311      	orrs	r1, r2
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80076de:	06d2      	lsls	r2, r2, #27
 80076e0:	430a      	orrs	r2, r1
 80076e2:	4947      	ldr	r1, [pc, #284]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076e4:	4313      	orrs	r3, r2
 80076e6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076e8:	4b45      	ldr	r3, [pc, #276]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a44      	ldr	r2, [pc, #272]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076f2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076f4:	4b42      	ldr	r3, [pc, #264]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	4a41      	ldr	r2, [pc, #260]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 80076fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007700:	f7fc f82c 	bl	800375c <HAL_GetTick>
 8007704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007706:	e008      	b.n	800771a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007708:	f7fc f828 	bl	800375c <HAL_GetTick>
 800770c:	4602      	mov	r2, r0
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	2b02      	cmp	r3, #2
 8007714:	d901      	bls.n	800771a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e06e      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800771a:	4b39      	ldr	r3, [pc, #228]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d0f0      	beq.n	8007708 <HAL_RCC_OscConfig+0x530>
 8007726:	e066      	b.n	80077f6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007728:	4b35      	ldr	r3, [pc, #212]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a34      	ldr	r2, [pc, #208]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800772e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007732:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007734:	4b32      	ldr	r3, [pc, #200]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	4a31      	ldr	r2, [pc, #196]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800773a:	f023 0303 	bic.w	r3, r3, #3
 800773e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007740:	4b2f      	ldr	r3, [pc, #188]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	4a2e      	ldr	r2, [pc, #184]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 8007746:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800774a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800774e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007750:	f7fc f804 	bl	800375c <HAL_GetTick>
 8007754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007756:	e008      	b.n	800776a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007758:	f7fc f800 	bl	800375c <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d901      	bls.n	800776a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e046      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800776a:	4b25      	ldr	r3, [pc, #148]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f0      	bne.n	8007758 <HAL_RCC_OscConfig+0x580>
 8007776:	e03e      	b.n	80077f6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	69db      	ldr	r3, [r3, #28]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d101      	bne.n	8007784 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e039      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007784:	4b1e      	ldr	r3, [pc, #120]	; (8007800 <HAL_RCC_OscConfig+0x628>)
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f003 0203 	and.w	r2, r3, #3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a1b      	ldr	r3, [r3, #32]
 8007794:	429a      	cmp	r2, r3
 8007796:	d12c      	bne.n	80077f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	3b01      	subs	r3, #1
 80077a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d123      	bne.n	80077f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d11b      	bne.n	80077f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d113      	bne.n	80077f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d4:	085b      	lsrs	r3, r3, #1
 80077d6:	3b01      	subs	r3, #1
 80077d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077da:	429a      	cmp	r2, r3
 80077dc:	d109      	bne.n	80077f2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e8:	085b      	lsrs	r3, r3, #1
 80077ea:	3b01      	subs	r3, #1
 80077ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d001      	beq.n	80077f6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e000      	b.n	80077f8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3720      	adds	r7, #32
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	40021000 	.word	0x40021000
 8007804:	019f800c 	.word	0x019f800c

08007808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007812:	2300      	movs	r3, #0
 8007814:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d101      	bne.n	8007820 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e11e      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007820:	4b91      	ldr	r3, [pc, #580]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d910      	bls.n	8007850 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800782e:	4b8e      	ldr	r3, [pc, #568]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f023 020f 	bic.w	r2, r3, #15
 8007836:	498c      	ldr	r1, [pc, #560]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	4313      	orrs	r3, r2
 800783c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800783e:	4b8a      	ldr	r3, [pc, #552]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 030f 	and.w	r3, r3, #15
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d001      	beq.n	8007850 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e106      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d073      	beq.n	8007944 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	2b03      	cmp	r3, #3
 8007862:	d129      	bne.n	80078b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007864:	4b81      	ldr	r3, [pc, #516]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e0f4      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007874:	f000 f99e 	bl	8007bb4 <RCC_GetSysClockFreqFromPLLSource>
 8007878:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	4a7c      	ldr	r2, [pc, #496]	; (8007a70 <HAL_RCC_ClockConfig+0x268>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d93f      	bls.n	8007902 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007882:	4b7a      	ldr	r3, [pc, #488]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d009      	beq.n	80078a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007896:	2b00      	cmp	r3, #0
 8007898:	d033      	beq.n	8007902 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d12f      	bne.n	8007902 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80078a2:	4b72      	ldr	r3, [pc, #456]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078aa:	4a70      	ldr	r2, [pc, #448]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80078b2:	2380      	movs	r3, #128	; 0x80
 80078b4:	617b      	str	r3, [r7, #20]
 80078b6:	e024      	b.n	8007902 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d107      	bne.n	80078d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078c0:	4b6a      	ldr	r3, [pc, #424]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d109      	bne.n	80078e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e0c6      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078d0:	4b66      	ldr	r3, [pc, #408]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e0be      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80078e0:	f000 f8ce 	bl	8007a80 <HAL_RCC_GetSysClockFreq>
 80078e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	4a61      	ldr	r2, [pc, #388]	; (8007a70 <HAL_RCC_ClockConfig+0x268>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d909      	bls.n	8007902 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80078ee:	4b5f      	ldr	r3, [pc, #380]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078f6:	4a5d      	ldr	r2, [pc, #372]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80078f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80078fe:	2380      	movs	r3, #128	; 0x80
 8007900:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007902:	4b5a      	ldr	r3, [pc, #360]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f023 0203 	bic.w	r2, r3, #3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	4957      	ldr	r1, [pc, #348]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007910:	4313      	orrs	r3, r2
 8007912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007914:	f7fb ff22 	bl	800375c <HAL_GetTick>
 8007918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800791a:	e00a      	b.n	8007932 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800791c:	f7fb ff1e 	bl	800375c <HAL_GetTick>
 8007920:	4602      	mov	r2, r0
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	f241 3288 	movw	r2, #5000	; 0x1388
 800792a:	4293      	cmp	r3, r2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e095      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007932:	4b4e      	ldr	r3, [pc, #312]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f003 020c 	and.w	r2, r3, #12
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	429a      	cmp	r2, r3
 8007942:	d1eb      	bne.n	800791c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0302 	and.w	r3, r3, #2
 800794c:	2b00      	cmp	r3, #0
 800794e:	d023      	beq.n	8007998 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f003 0304 	and.w	r3, r3, #4
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800795c:	4b43      	ldr	r3, [pc, #268]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	4a42      	ldr	r2, [pc, #264]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007962:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007966:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 0308 	and.w	r3, r3, #8
 8007970:	2b00      	cmp	r3, #0
 8007972:	d007      	beq.n	8007984 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007974:	4b3d      	ldr	r3, [pc, #244]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800797c:	4a3b      	ldr	r2, [pc, #236]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 800797e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007982:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007984:	4b39      	ldr	r3, [pc, #228]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	4936      	ldr	r1, [pc, #216]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007992:	4313      	orrs	r3, r2
 8007994:	608b      	str	r3, [r1, #8]
 8007996:	e008      	b.n	80079aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	2b80      	cmp	r3, #128	; 0x80
 800799c:	d105      	bne.n	80079aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800799e:	4b33      	ldr	r3, [pc, #204]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	4a32      	ldr	r2, [pc, #200]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 80079a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80079aa:	4b2f      	ldr	r3, [pc, #188]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	683a      	ldr	r2, [r7, #0]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d21d      	bcs.n	80079f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079b8:	4b2b      	ldr	r3, [pc, #172]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f023 020f 	bic.w	r2, r3, #15
 80079c0:	4929      	ldr	r1, [pc, #164]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80079c8:	f7fb fec8 	bl	800375c <HAL_GetTick>
 80079cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ce:	e00a      	b.n	80079e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079d0:	f7fb fec4 	bl	800375c <HAL_GetTick>
 80079d4:	4602      	mov	r2, r0
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	f241 3288 	movw	r2, #5000	; 0x1388
 80079de:	4293      	cmp	r3, r2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e03b      	b.n	8007a5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079e6:	4b20      	ldr	r3, [pc, #128]	; (8007a68 <HAL_RCC_ClockConfig+0x260>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 030f 	and.w	r3, r3, #15
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d1ed      	bne.n	80079d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0304 	and.w	r3, r3, #4
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d008      	beq.n	8007a12 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a00:	4b1a      	ldr	r3, [pc, #104]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	4917      	ldr	r1, [pc, #92]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0308 	and.w	r3, r3, #8
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d009      	beq.n	8007a32 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a1e:	4b13      	ldr	r3, [pc, #76]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	691b      	ldr	r3, [r3, #16]
 8007a2a:	00db      	lsls	r3, r3, #3
 8007a2c:	490f      	ldr	r1, [pc, #60]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a32:	f000 f825 	bl	8007a80 <HAL_RCC_GetSysClockFreq>
 8007a36:	4602      	mov	r2, r0
 8007a38:	4b0c      	ldr	r3, [pc, #48]	; (8007a6c <HAL_RCC_ClockConfig+0x264>)
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	091b      	lsrs	r3, r3, #4
 8007a3e:	f003 030f 	and.w	r3, r3, #15
 8007a42:	490c      	ldr	r1, [pc, #48]	; (8007a74 <HAL_RCC_ClockConfig+0x26c>)
 8007a44:	5ccb      	ldrb	r3, [r1, r3]
 8007a46:	f003 031f 	and.w	r3, r3, #31
 8007a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8007a4e:	4a0a      	ldr	r2, [pc, #40]	; (8007a78 <HAL_RCC_ClockConfig+0x270>)
 8007a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007a52:	4b0a      	ldr	r3, [pc, #40]	; (8007a7c <HAL_RCC_ClockConfig+0x274>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7fb fe34 	bl	80036c4 <HAL_InitTick>
 8007a5c:	4603      	mov	r3, r0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3718      	adds	r7, #24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	40022000 	.word	0x40022000
 8007a6c:	40021000 	.word	0x40021000
 8007a70:	04c4b400 	.word	0x04c4b400
 8007a74:	0800e7b0 	.word	0x0800e7b0
 8007a78:	20000000 	.word	0x20000000
 8007a7c:	20000004 	.word	0x20000004

08007a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007a86:	4b2c      	ldr	r3, [pc, #176]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f003 030c 	and.w	r3, r3, #12
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d102      	bne.n	8007a98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a92:	4b2a      	ldr	r3, [pc, #168]	; (8007b3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007a94:	613b      	str	r3, [r7, #16]
 8007a96:	e047      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007a98:	4b27      	ldr	r3, [pc, #156]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 030c 	and.w	r3, r3, #12
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d102      	bne.n	8007aaa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007aa4:	4b26      	ldr	r3, [pc, #152]	; (8007b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007aa6:	613b      	str	r3, [r7, #16]
 8007aa8:	e03e      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007aaa:	4b23      	ldr	r3, [pc, #140]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f003 030c 	and.w	r3, r3, #12
 8007ab2:	2b0c      	cmp	r3, #12
 8007ab4:	d136      	bne.n	8007b24 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007ab6:	4b20      	ldr	r3, [pc, #128]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	f003 0303 	and.w	r3, r3, #3
 8007abe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ac0:	4b1d      	ldr	r3, [pc, #116]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	091b      	lsrs	r3, r3, #4
 8007ac6:	f003 030f 	and.w	r3, r3, #15
 8007aca:	3301      	adds	r3, #1
 8007acc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	d10c      	bne.n	8007aee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ad4:	4a1a      	ldr	r2, [pc, #104]	; (8007b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007adc:	4a16      	ldr	r2, [pc, #88]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ade:	68d2      	ldr	r2, [r2, #12]
 8007ae0:	0a12      	lsrs	r2, r2, #8
 8007ae2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007ae6:	fb02 f303 	mul.w	r3, r2, r3
 8007aea:	617b      	str	r3, [r7, #20]
      break;
 8007aec:	e00c      	b.n	8007b08 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007aee:	4a13      	ldr	r2, [pc, #76]	; (8007b3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af6:	4a10      	ldr	r2, [pc, #64]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007af8:	68d2      	ldr	r2, [r2, #12]
 8007afa:	0a12      	lsrs	r2, r2, #8
 8007afc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b00:	fb02 f303 	mul.w	r3, r2, r3
 8007b04:	617b      	str	r3, [r7, #20]
      break;
 8007b06:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b08:	4b0b      	ldr	r3, [pc, #44]	; (8007b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	0e5b      	lsrs	r3, r3, #25
 8007b0e:	f003 0303 	and.w	r3, r3, #3
 8007b12:	3301      	adds	r3, #1
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b20:	613b      	str	r3, [r7, #16]
 8007b22:	e001      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007b28:	693b      	ldr	r3, [r7, #16]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	371c      	adds	r7, #28
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop
 8007b38:	40021000 	.word	0x40021000
 8007b3c:	00f42400 	.word	0x00f42400
 8007b40:	007a1200 	.word	0x007a1200

08007b44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b44:	b480      	push	{r7}
 8007b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b48:	4b03      	ldr	r3, [pc, #12]	; (8007b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	20000000 	.word	0x20000000

08007b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007b60:	f7ff fff0 	bl	8007b44 <HAL_RCC_GetHCLKFreq>
 8007b64:	4602      	mov	r2, r0
 8007b66:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	0a1b      	lsrs	r3, r3, #8
 8007b6c:	f003 0307 	and.w	r3, r3, #7
 8007b70:	4904      	ldr	r1, [pc, #16]	; (8007b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b72:	5ccb      	ldrb	r3, [r1, r3]
 8007b74:	f003 031f 	and.w	r3, r3, #31
 8007b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40021000 	.word	0x40021000
 8007b84:	0800e7c0 	.word	0x0800e7c0

08007b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b8c:	f7ff ffda 	bl	8007b44 <HAL_RCC_GetHCLKFreq>
 8007b90:	4602      	mov	r2, r0
 8007b92:	4b06      	ldr	r3, [pc, #24]	; (8007bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	0adb      	lsrs	r3, r3, #11
 8007b98:	f003 0307 	and.w	r3, r3, #7
 8007b9c:	4904      	ldr	r1, [pc, #16]	; (8007bb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b9e:	5ccb      	ldrb	r3, [r1, r3]
 8007ba0:	f003 031f 	and.w	r3, r3, #31
 8007ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	40021000 	.word	0x40021000
 8007bb0:	0800e7c0 	.word	0x0800e7c0

08007bb4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b087      	sub	sp, #28
 8007bb8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bba:	4b1e      	ldr	r3, [pc, #120]	; (8007c34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f003 0303 	and.w	r3, r3, #3
 8007bc2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007bc4:	4b1b      	ldr	r3, [pc, #108]	; (8007c34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	091b      	lsrs	r3, r3, #4
 8007bca:	f003 030f 	and.w	r3, r3, #15
 8007bce:	3301      	adds	r3, #1
 8007bd0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d10c      	bne.n	8007bf2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bd8:	4a17      	ldr	r2, [pc, #92]	; (8007c38 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be0:	4a14      	ldr	r2, [pc, #80]	; (8007c34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007be2:	68d2      	ldr	r2, [r2, #12]
 8007be4:	0a12      	lsrs	r2, r2, #8
 8007be6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007bea:	fb02 f303 	mul.w	r3, r2, r3
 8007bee:	617b      	str	r3, [r7, #20]
    break;
 8007bf0:	e00c      	b.n	8007c0c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bf2:	4a12      	ldr	r2, [pc, #72]	; (8007c3c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bfa:	4a0e      	ldr	r2, [pc, #56]	; (8007c34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007bfc:	68d2      	ldr	r2, [r2, #12]
 8007bfe:	0a12      	lsrs	r2, r2, #8
 8007c00:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007c04:	fb02 f303 	mul.w	r3, r2, r3
 8007c08:	617b      	str	r3, [r7, #20]
    break;
 8007c0a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c0c:	4b09      	ldr	r3, [pc, #36]	; (8007c34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	0e5b      	lsrs	r3, r3, #25
 8007c12:	f003 0303 	and.w	r3, r3, #3
 8007c16:	3301      	adds	r3, #1
 8007c18:	005b      	lsls	r3, r3, #1
 8007c1a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c24:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007c26:	687b      	ldr	r3, [r7, #4]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	371c      	adds	r7, #28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr
 8007c34:	40021000 	.word	0x40021000
 8007c38:	007a1200 	.word	0x007a1200
 8007c3c:	00f42400 	.word	0x00f42400

08007c40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c48:	2300      	movs	r3, #0
 8007c4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	f000 8098 	beq.w	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c62:	4b43      	ldr	r3, [pc, #268]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10d      	bne.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c6e:	4b40      	ldr	r3, [pc, #256]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c72:	4a3f      	ldr	r2, [pc, #252]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c78:	6593      	str	r3, [r2, #88]	; 0x58
 8007c7a:	4b3d      	ldr	r3, [pc, #244]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c82:	60bb      	str	r3, [r7, #8]
 8007c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c86:	2301      	movs	r3, #1
 8007c88:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c8a:	4b3a      	ldr	r3, [pc, #232]	; (8007d74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a39      	ldr	r2, [pc, #228]	; (8007d74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c96:	f7fb fd61 	bl	800375c <HAL_GetTick>
 8007c9a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c9c:	e009      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c9e:	f7fb fd5d 	bl	800375c <HAL_GetTick>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	1ad3      	subs	r3, r2, r3
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d902      	bls.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	74fb      	strb	r3, [r7, #19]
        break;
 8007cb0:	e005      	b.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007cb2:	4b30      	ldr	r3, [pc, #192]	; (8007d74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0ef      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007cbe:	7cfb      	ldrb	r3, [r7, #19]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d159      	bne.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007cc4:	4b2a      	ldr	r3, [pc, #168]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d01e      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d019      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007ce0:	4b23      	ldr	r3, [pc, #140]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007cec:	4b20      	ldr	r3, [pc, #128]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cf2:	4a1f      	ldr	r2, [pc, #124]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007cfc:	4b1c      	ldr	r3, [pc, #112]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d02:	4a1b      	ldr	r2, [pc, #108]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007d0c:	4a18      	ldr	r2, [pc, #96]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f003 0301 	and.w	r3, r3, #1
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d016      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d1e:	f7fb fd1d 	bl	800375c <HAL_GetTick>
 8007d22:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d24:	e00b      	b.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d26:	f7fb fd19 	bl	800375c <HAL_GetTick>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d902      	bls.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	74fb      	strb	r3, [r7, #19]
            break;
 8007d3c:	e006      	b.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d3e:	4b0c      	ldr	r3, [pc, #48]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d44:	f003 0302 	and.w	r3, r3, #2
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d0ec      	beq.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007d4c:	7cfb      	ldrb	r3, [r7, #19]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10b      	bne.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d52:	4b07      	ldr	r3, [pc, #28]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d60:	4903      	ldr	r1, [pc, #12]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d62:	4313      	orrs	r3, r2
 8007d64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007d68:	e008      	b.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d6a:	7cfb      	ldrb	r3, [r7, #19]
 8007d6c:	74bb      	strb	r3, [r7, #18]
 8007d6e:	e005      	b.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007d70:	40021000 	.word	0x40021000
 8007d74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d78:	7cfb      	ldrb	r3, [r7, #19]
 8007d7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d7c:	7c7b      	ldrb	r3, [r7, #17]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d105      	bne.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d82:	4ba6      	ldr	r3, [pc, #664]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d86:	4aa5      	ldr	r2, [pc, #660]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d8c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d9a:	4ba0      	ldr	r3, [pc, #640]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007da0:	f023 0203 	bic.w	r2, r3, #3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	499c      	ldr	r1, [pc, #624]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007daa:	4313      	orrs	r3, r2
 8007dac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0302 	and.w	r3, r3, #2
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00a      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007dbc:	4b97      	ldr	r3, [pc, #604]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dc2:	f023 020c 	bic.w	r2, r3, #12
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	4994      	ldr	r1, [pc, #592]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 0304 	and.w	r3, r3, #4
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00a      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007dde:	4b8f      	ldr	r3, [pc, #572]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007de4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	498b      	ldr	r1, [pc, #556]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0308 	and.w	r3, r3, #8
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00a      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007e00:	4b86      	ldr	r3, [pc, #536]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e06:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	4983      	ldr	r1, [pc, #524]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e10:	4313      	orrs	r3, r2
 8007e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0320 	and.w	r3, r3, #32
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00a      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e22:	4b7e      	ldr	r3, [pc, #504]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e28:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	497a      	ldr	r1, [pc, #488]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e32:	4313      	orrs	r3, r2
 8007e34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00a      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e44:	4b75      	ldr	r3, [pc, #468]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	4972      	ldr	r1, [pc, #456]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e54:	4313      	orrs	r3, r2
 8007e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00a      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007e66:	4b6d      	ldr	r3, [pc, #436]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	69db      	ldr	r3, [r3, #28]
 8007e74:	4969      	ldr	r1, [pc, #420]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e76:	4313      	orrs	r3, r2
 8007e78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00a      	beq.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e88:	4b64      	ldr	r3, [pc, #400]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a1b      	ldr	r3, [r3, #32]
 8007e96:	4961      	ldr	r1, [pc, #388]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007eaa:	4b5c      	ldr	r3, [pc, #368]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007eb0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb8:	4958      	ldr	r1, [pc, #352]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d015      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ecc:	4b53      	ldr	r3, [pc, #332]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eda:	4950      	ldr	r1, [pc, #320]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007edc:	4313      	orrs	r3, r2
 8007ede:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007eea:	d105      	bne.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eec:	4b4b      	ldr	r3, [pc, #300]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	4a4a      	ldr	r2, [pc, #296]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ef6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d015      	beq.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007f04:	4b45      	ldr	r3, [pc, #276]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f12:	4942      	ldr	r1, [pc, #264]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f14:	4313      	orrs	r3, r2
 8007f16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f22:	d105      	bne.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f24:	4b3d      	ldr	r3, [pc, #244]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	4a3c      	ldr	r2, [pc, #240]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f2e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d015      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007f3c:	4b37      	ldr	r3, [pc, #220]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f42:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4a:	4934      	ldr	r1, [pc, #208]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f5a:	d105      	bne.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f5c:	4b2f      	ldr	r3, [pc, #188]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	4a2e      	ldr	r2, [pc, #184]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d015      	beq.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f74:	4b29      	ldr	r3, [pc, #164]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f82:	4926      	ldr	r1, [pc, #152]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f84:	4313      	orrs	r3, r2
 8007f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f92:	d105      	bne.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f94:	4b21      	ldr	r3, [pc, #132]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	4a20      	ldr	r2, [pc, #128]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d015      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007fac:	4b1b      	ldr	r3, [pc, #108]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fba:	4918      	ldr	r1, [pc, #96]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007fca:	d105      	bne.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007fcc:	4b13      	ldr	r3, [pc, #76]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	4a12      	ldr	r2, [pc, #72]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fd6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d015      	beq.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007fe4:	4b0d      	ldr	r3, [pc, #52]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ff2:	490a      	ldr	r1, [pc, #40]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ffe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008002:	d105      	bne.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008004:	4b05      	ldr	r3, [pc, #20]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	4a04      	ldr	r2, [pc, #16]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800800a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800800e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008010:	7cbb      	ldrb	r3, [r7, #18]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3718      	adds	r7, #24
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
 800801a:	bf00      	nop
 800801c:	40021000 	.word	0x40021000

08008020 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d101      	bne.n	8008032 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e049      	b.n	80080c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d106      	bne.n	800804c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f7fb f8c4 	bl	80031d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2202      	movs	r2, #2
 8008050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	3304      	adds	r3, #4
 800805c:	4619      	mov	r1, r3
 800805e:	4610      	mov	r0, r2
 8008060:	f000 fdde 	bl	8008c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d001      	beq.n	80080e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e04a      	b.n	800817e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2202      	movs	r2, #2
 80080ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f042 0201 	orr.w	r2, r2, #1
 80080fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a21      	ldr	r2, [pc, #132]	; (800818c <HAL_TIM_Base_Start_IT+0xbc>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d018      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x6c>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008112:	d013      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x6c>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a1d      	ldr	r2, [pc, #116]	; (8008190 <HAL_TIM_Base_Start_IT+0xc0>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d00e      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x6c>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a1c      	ldr	r2, [pc, #112]	; (8008194 <HAL_TIM_Base_Start_IT+0xc4>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d009      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x6c>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a1a      	ldr	r2, [pc, #104]	; (8008198 <HAL_TIM_Base_Start_IT+0xc8>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d004      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x6c>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a19      	ldr	r2, [pc, #100]	; (800819c <HAL_TIM_Base_Start_IT+0xcc>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d115      	bne.n	8008168 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	689a      	ldr	r2, [r3, #8]
 8008142:	4b17      	ldr	r3, [pc, #92]	; (80081a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008144:	4013      	ands	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b06      	cmp	r3, #6
 800814c:	d015      	beq.n	800817a <HAL_TIM_Base_Start_IT+0xaa>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008154:	d011      	beq.n	800817a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f042 0201 	orr.w	r2, r2, #1
 8008164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008166:	e008      	b.n	800817a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f042 0201 	orr.w	r2, r2, #1
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	e000      	b.n	800817c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800817a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	40012c00 	.word	0x40012c00
 8008190:	40000400 	.word	0x40000400
 8008194:	40000800 	.word	0x40000800
 8008198:	40013400 	.word	0x40013400
 800819c:	40014000 	.word	0x40014000
 80081a0:	00010007 	.word	0x00010007

080081a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e049      	b.n	800824a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d106      	bne.n	80081d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7fa ff96 	bl	80030fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2202      	movs	r2, #2
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3304      	adds	r3, #4
 80081e0:	4619      	mov	r1, r3
 80081e2:	4610      	mov	r0, r2
 80081e4:	f000 fd1c 	bl	8008c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d109      	bne.n	8008278 <HAL_TIM_PWM_Start+0x24>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b01      	cmp	r3, #1
 800826e:	bf14      	ite	ne
 8008270:	2301      	movne	r3, #1
 8008272:	2300      	moveq	r3, #0
 8008274:	b2db      	uxtb	r3, r3
 8008276:	e03c      	b.n	80082f2 <HAL_TIM_PWM_Start+0x9e>
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	2b04      	cmp	r3, #4
 800827c:	d109      	bne.n	8008292 <HAL_TIM_PWM_Start+0x3e>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008284:	b2db      	uxtb	r3, r3
 8008286:	2b01      	cmp	r3, #1
 8008288:	bf14      	ite	ne
 800828a:	2301      	movne	r3, #1
 800828c:	2300      	moveq	r3, #0
 800828e:	b2db      	uxtb	r3, r3
 8008290:	e02f      	b.n	80082f2 <HAL_TIM_PWM_Start+0x9e>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b08      	cmp	r3, #8
 8008296:	d109      	bne.n	80082ac <HAL_TIM_PWM_Start+0x58>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	bf14      	ite	ne
 80082a4:	2301      	movne	r3, #1
 80082a6:	2300      	moveq	r3, #0
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	e022      	b.n	80082f2 <HAL_TIM_PWM_Start+0x9e>
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b0c      	cmp	r3, #12
 80082b0:	d109      	bne.n	80082c6 <HAL_TIM_PWM_Start+0x72>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	bf14      	ite	ne
 80082be:	2301      	movne	r3, #1
 80082c0:	2300      	moveq	r3, #0
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	e015      	b.n	80082f2 <HAL_TIM_PWM_Start+0x9e>
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b10      	cmp	r3, #16
 80082ca:	d109      	bne.n	80082e0 <HAL_TIM_PWM_Start+0x8c>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	bf14      	ite	ne
 80082d8:	2301      	movne	r3, #1
 80082da:	2300      	moveq	r3, #0
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	e008      	b.n	80082f2 <HAL_TIM_PWM_Start+0x9e>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	bf14      	ite	ne
 80082ec:	2301      	movne	r3, #1
 80082ee:	2300      	moveq	r3, #0
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e097      	b.n	800842a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d104      	bne.n	800830a <HAL_TIM_PWM_Start+0xb6>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2202      	movs	r2, #2
 8008304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008308:	e023      	b.n	8008352 <HAL_TIM_PWM_Start+0xfe>
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	2b04      	cmp	r3, #4
 800830e:	d104      	bne.n	800831a <HAL_TIM_PWM_Start+0xc6>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2202      	movs	r2, #2
 8008314:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008318:	e01b      	b.n	8008352 <HAL_TIM_PWM_Start+0xfe>
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b08      	cmp	r3, #8
 800831e:	d104      	bne.n	800832a <HAL_TIM_PWM_Start+0xd6>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008328:	e013      	b.n	8008352 <HAL_TIM_PWM_Start+0xfe>
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b0c      	cmp	r3, #12
 800832e:	d104      	bne.n	800833a <HAL_TIM_PWM_Start+0xe6>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2202      	movs	r2, #2
 8008334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008338:	e00b      	b.n	8008352 <HAL_TIM_PWM_Start+0xfe>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b10      	cmp	r3, #16
 800833e:	d104      	bne.n	800834a <HAL_TIM_PWM_Start+0xf6>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2202      	movs	r2, #2
 8008344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008348:	e003      	b.n	8008352 <HAL_TIM_PWM_Start+0xfe>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2202      	movs	r2, #2
 800834e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2201      	movs	r2, #1
 8008358:	6839      	ldr	r1, [r7, #0]
 800835a:	4618      	mov	r0, r3
 800835c:	f001 fa47 	bl	80097ee <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a33      	ldr	r2, [pc, #204]	; (8008434 <HAL_TIM_PWM_Start+0x1e0>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d013      	beq.n	8008392 <HAL_TIM_PWM_Start+0x13e>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a32      	ldr	r2, [pc, #200]	; (8008438 <HAL_TIM_PWM_Start+0x1e4>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d00e      	beq.n	8008392 <HAL_TIM_PWM_Start+0x13e>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a30      	ldr	r2, [pc, #192]	; (800843c <HAL_TIM_PWM_Start+0x1e8>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d009      	beq.n	8008392 <HAL_TIM_PWM_Start+0x13e>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a2f      	ldr	r2, [pc, #188]	; (8008440 <HAL_TIM_PWM_Start+0x1ec>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d004      	beq.n	8008392 <HAL_TIM_PWM_Start+0x13e>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a2d      	ldr	r2, [pc, #180]	; (8008444 <HAL_TIM_PWM_Start+0x1f0>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d101      	bne.n	8008396 <HAL_TIM_PWM_Start+0x142>
 8008392:	2301      	movs	r3, #1
 8008394:	e000      	b.n	8008398 <HAL_TIM_PWM_Start+0x144>
 8008396:	2300      	movs	r3, #0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d007      	beq.n	80083ac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80083aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a20      	ldr	r2, [pc, #128]	; (8008434 <HAL_TIM_PWM_Start+0x1e0>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d018      	beq.n	80083e8 <HAL_TIM_PWM_Start+0x194>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083be:	d013      	beq.n	80083e8 <HAL_TIM_PWM_Start+0x194>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a20      	ldr	r2, [pc, #128]	; (8008448 <HAL_TIM_PWM_Start+0x1f4>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d00e      	beq.n	80083e8 <HAL_TIM_PWM_Start+0x194>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a1f      	ldr	r2, [pc, #124]	; (800844c <HAL_TIM_PWM_Start+0x1f8>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d009      	beq.n	80083e8 <HAL_TIM_PWM_Start+0x194>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a17      	ldr	r2, [pc, #92]	; (8008438 <HAL_TIM_PWM_Start+0x1e4>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d004      	beq.n	80083e8 <HAL_TIM_PWM_Start+0x194>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a16      	ldr	r2, [pc, #88]	; (800843c <HAL_TIM_PWM_Start+0x1e8>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d115      	bne.n	8008414 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	689a      	ldr	r2, [r3, #8]
 80083ee:	4b18      	ldr	r3, [pc, #96]	; (8008450 <HAL_TIM_PWM_Start+0x1fc>)
 80083f0:	4013      	ands	r3, r2
 80083f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2b06      	cmp	r3, #6
 80083f8:	d015      	beq.n	8008426 <HAL_TIM_PWM_Start+0x1d2>
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008400:	d011      	beq.n	8008426 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0201 	orr.w	r2, r2, #1
 8008410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008412:	e008      	b.n	8008426 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f042 0201 	orr.w	r2, r2, #1
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	e000      	b.n	8008428 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008426:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3710      	adds	r7, #16
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	40012c00 	.word	0x40012c00
 8008438:	40013400 	.word	0x40013400
 800843c:	40014000 	.word	0x40014000
 8008440:	40014400 	.word	0x40014400
 8008444:	40014800 	.word	0x40014800
 8008448:	40000400 	.word	0x40000400
 800844c:	40000800 	.word	0x40000800
 8008450:	00010007 	.word	0x00010007

08008454 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e049      	b.n	80084fa <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d106      	bne.n	8008480 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f7fa fe5e 	bl	800313c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2202      	movs	r2, #2
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	3304      	adds	r3, #4
 8008490:	4619      	mov	r1, r3
 8008492:	4610      	mov	r0, r2
 8008494:	f000 fbc4 	bl	8008c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b082      	sub	sp, #8
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	f003 0302 	and.w	r3, r3, #2
 8008514:	2b02      	cmp	r3, #2
 8008516:	d122      	bne.n	800855e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	f003 0302 	and.w	r3, r3, #2
 8008522:	2b02      	cmp	r3, #2
 8008524:	d11b      	bne.n	800855e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f06f 0202 	mvn.w	r2, #2
 800852e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	f003 0303 	and.w	r3, r3, #3
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f7f9 fc41 	bl	8001dcc <HAL_TIM_IC_CaptureCallback>
 800854a:	e005      	b.n	8008558 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 fb49 	bl	8008be4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 fb50 	bl	8008bf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	f003 0304 	and.w	r3, r3, #4
 8008568:	2b04      	cmp	r3, #4
 800856a:	d122      	bne.n	80085b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	f003 0304 	and.w	r3, r3, #4
 8008576:	2b04      	cmp	r3, #4
 8008578:	d11b      	bne.n	80085b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f06f 0204 	mvn.w	r2, #4
 8008582:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2202      	movs	r2, #2
 8008588:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f7f9 fc17 	bl	8001dcc <HAL_TIM_IC_CaptureCallback>
 800859e:	e005      	b.n	80085ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 fb1f 	bl	8008be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fb26 	bl	8008bf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	f003 0308 	and.w	r3, r3, #8
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d122      	bne.n	8008606 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	f003 0308 	and.w	r3, r3, #8
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d11b      	bne.n	8008606 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f06f 0208 	mvn.w	r2, #8
 80085d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2204      	movs	r2, #4
 80085dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	f003 0303 	and.w	r3, r3, #3
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d003      	beq.n	80085f4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7f9 fbed 	bl	8001dcc <HAL_TIM_IC_CaptureCallback>
 80085f2:	e005      	b.n	8008600 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 faf5 	bl	8008be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 fafc 	bl	8008bf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	f003 0310 	and.w	r3, r3, #16
 8008610:	2b10      	cmp	r3, #16
 8008612:	d122      	bne.n	800865a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	f003 0310 	and.w	r3, r3, #16
 800861e:	2b10      	cmp	r3, #16
 8008620:	d11b      	bne.n	800865a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f06f 0210 	mvn.w	r2, #16
 800862a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2208      	movs	r2, #8
 8008630:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	69db      	ldr	r3, [r3, #28]
 8008638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800863c:	2b00      	cmp	r3, #0
 800863e:	d003      	beq.n	8008648 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7f9 fbc3 	bl	8001dcc <HAL_TIM_IC_CaptureCallback>
 8008646:	e005      	b.n	8008654 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 facb 	bl	8008be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fad2 	bl	8008bf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	f003 0301 	and.w	r3, r3, #1
 8008664:	2b01      	cmp	r3, #1
 8008666:	d10e      	bne.n	8008686 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	f003 0301 	and.w	r3, r3, #1
 8008672:	2b01      	cmp	r3, #1
 8008674:	d107      	bne.n	8008686 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f06f 0201 	mvn.w	r2, #1
 800867e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f7f9 fbad 	bl	8001de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008690:	2b80      	cmp	r3, #128	; 0x80
 8008692:	d10e      	bne.n	80086b2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800869e:	2b80      	cmp	r3, #128	; 0x80
 80086a0:	d107      	bne.n	80086b2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80086aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f001 faa3 	bl	8009bf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086c0:	d10e      	bne.n	80086e0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086cc:	2b80      	cmp	r3, #128	; 0x80
 80086ce:	d107      	bne.n	80086e0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80086d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 fa96 	bl	8009c0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ea:	2b40      	cmp	r3, #64	; 0x40
 80086ec:	d10e      	bne.n	800870c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f8:	2b40      	cmp	r3, #64	; 0x40
 80086fa:	d107      	bne.n	800870c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fa80 	bl	8008c0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	f003 0320 	and.w	r3, r3, #32
 8008716:	2b20      	cmp	r3, #32
 8008718:	d10e      	bne.n	8008738 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	f003 0320 	and.w	r3, r3, #32
 8008724:	2b20      	cmp	r3, #32
 8008726:	d107      	bne.n	8008738 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f06f 0220 	mvn.w	r2, #32
 8008730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f001 fa56 	bl	8009be4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008742:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008746:	d10f      	bne.n	8008768 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008756:	d107      	bne.n	8008768 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f001 fa5c 	bl	8009c20 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008772:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008776:	d10f      	bne.n	8008798 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008786:	d107      	bne.n	8008798 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8008790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f001 fa4e 	bl	8009c34 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087a6:	d10f      	bne.n	80087c8 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	68db      	ldr	r3, [r3, #12]
 80087ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087b6:	d107      	bne.n	80087c8 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80087c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f001 fa40 	bl	8009c48 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80087d6:	d10f      	bne.n	80087f8 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80087e6:	d107      	bne.n	80087f8 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80087f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 fa32 	bl	8009c5c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087f8:	bf00      	nop
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b086      	sub	sp, #24
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800880c:	2300      	movs	r3, #0
 800880e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008816:	2b01      	cmp	r3, #1
 8008818:	d101      	bne.n	800881e <HAL_TIM_IC_ConfigChannel+0x1e>
 800881a:	2302      	movs	r3, #2
 800881c:	e088      	b.n	8008930 <HAL_TIM_IC_ConfigChannel+0x130>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d11b      	bne.n	8008864 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	6819      	ldr	r1, [r3, #0]
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	685a      	ldr	r2, [r3, #4]
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	f000 fe3a 	bl	80094b4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	699a      	ldr	r2, [r3, #24]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 020c 	bic.w	r2, r2, #12
 800884e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	6999      	ldr	r1, [r3, #24]
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	689a      	ldr	r2, [r3, #8]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	430a      	orrs	r2, r1
 8008860:	619a      	str	r2, [r3, #24]
 8008862:	e060      	b.n	8008926 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b04      	cmp	r3, #4
 8008868:	d11c      	bne.n	80088a4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6818      	ldr	r0, [r3, #0]
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	6819      	ldr	r1, [r3, #0]
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	68db      	ldr	r3, [r3, #12]
 800887a:	f000 feb2 	bl	80095e2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	699a      	ldr	r2, [r3, #24]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800888c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	6999      	ldr	r1, [r3, #24]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	021a      	lsls	r2, r3, #8
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	430a      	orrs	r2, r1
 80088a0:	619a      	str	r2, [r3, #24]
 80088a2:	e040      	b.n	8008926 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d11b      	bne.n	80088e2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6818      	ldr	r0, [r3, #0]
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	6819      	ldr	r1, [r3, #0]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	685a      	ldr	r2, [r3, #4]
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	f000 feff 	bl	80096bc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	69da      	ldr	r2, [r3, #28]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f022 020c 	bic.w	r2, r2, #12
 80088cc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	69d9      	ldr	r1, [r3, #28]
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	689a      	ldr	r2, [r3, #8]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	430a      	orrs	r2, r1
 80088de:	61da      	str	r2, [r3, #28]
 80088e0:	e021      	b.n	8008926 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2b0c      	cmp	r3, #12
 80088e6:	d11c      	bne.n	8008922 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6818      	ldr	r0, [r3, #0]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	6819      	ldr	r1, [r3, #0]
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	685a      	ldr	r2, [r3, #4]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	f000 ff1c 	bl	8009734 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	69da      	ldr	r2, [r3, #28]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800890a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69d9      	ldr	r1, [r3, #28]
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	021a      	lsls	r2, r3, #8
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	430a      	orrs	r2, r1
 800891e:	61da      	str	r2, [r3, #28]
 8008920:	e001      	b.n	8008926 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800892e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b086      	sub	sp, #24
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008944:	2300      	movs	r3, #0
 8008946:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800894e:	2b01      	cmp	r3, #1
 8008950:	d101      	bne.n	8008956 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008952:	2302      	movs	r3, #2
 8008954:	e0ff      	b.n	8008b56 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b14      	cmp	r3, #20
 8008962:	f200 80f0 	bhi.w	8008b46 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008966:	a201      	add	r2, pc, #4	; (adr r2, 800896c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896c:	080089c1 	.word	0x080089c1
 8008970:	08008b47 	.word	0x08008b47
 8008974:	08008b47 	.word	0x08008b47
 8008978:	08008b47 	.word	0x08008b47
 800897c:	08008a01 	.word	0x08008a01
 8008980:	08008b47 	.word	0x08008b47
 8008984:	08008b47 	.word	0x08008b47
 8008988:	08008b47 	.word	0x08008b47
 800898c:	08008a43 	.word	0x08008a43
 8008990:	08008b47 	.word	0x08008b47
 8008994:	08008b47 	.word	0x08008b47
 8008998:	08008b47 	.word	0x08008b47
 800899c:	08008a83 	.word	0x08008a83
 80089a0:	08008b47 	.word	0x08008b47
 80089a4:	08008b47 	.word	0x08008b47
 80089a8:	08008b47 	.word	0x08008b47
 80089ac:	08008ac5 	.word	0x08008ac5
 80089b0:	08008b47 	.word	0x08008b47
 80089b4:	08008b47 	.word	0x08008b47
 80089b8:	08008b47 	.word	0x08008b47
 80089bc:	08008b05 	.word	0x08008b05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68b9      	ldr	r1, [r7, #8]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 f9ba 	bl	8008d40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	699a      	ldr	r2, [r3, #24]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0208 	orr.w	r2, r2, #8
 80089da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	699a      	ldr	r2, [r3, #24]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f022 0204 	bic.w	r2, r2, #4
 80089ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6999      	ldr	r1, [r3, #24]
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	691a      	ldr	r2, [r3, #16]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	430a      	orrs	r2, r1
 80089fc:	619a      	str	r2, [r3, #24]
      break;
 80089fe:	e0a5      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68b9      	ldr	r1, [r7, #8]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 fa2a 	bl	8008e60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	699a      	ldr	r2, [r3, #24]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	699a      	ldr	r2, [r3, #24]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6999      	ldr	r1, [r3, #24]
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	021a      	lsls	r2, r3, #8
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	619a      	str	r2, [r3, #24]
      break;
 8008a40:	e084      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68b9      	ldr	r1, [r7, #8]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 fa93 	bl	8008f74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	69da      	ldr	r2, [r3, #28]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f042 0208 	orr.w	r2, r2, #8
 8008a5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	69da      	ldr	r2, [r3, #28]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f022 0204 	bic.w	r2, r2, #4
 8008a6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	69d9      	ldr	r1, [r3, #28]
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	691a      	ldr	r2, [r3, #16]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	61da      	str	r2, [r3, #28]
      break;
 8008a80:	e064      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68b9      	ldr	r1, [r7, #8]
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 fafb 	bl	8009084 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	69da      	ldr	r2, [r3, #28]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	69da      	ldr	r2, [r3, #28]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008aac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	69d9      	ldr	r1, [r3, #28]
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	691b      	ldr	r3, [r3, #16]
 8008ab8:	021a      	lsls	r2, r3, #8
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	61da      	str	r2, [r3, #28]
      break;
 8008ac2:	e043      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	68b9      	ldr	r1, [r7, #8]
 8008aca:	4618      	mov	r0, r3
 8008acc:	f000 fb64 	bl	8009198 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f042 0208 	orr.w	r2, r2, #8
 8008ade:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f022 0204 	bic.w	r2, r2, #4
 8008aee:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	691a      	ldr	r2, [r3, #16]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	430a      	orrs	r2, r1
 8008b00:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008b02:	e023      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68b9      	ldr	r1, [r7, #8]
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f000 fba8 	bl	8009260 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b1e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b2e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	021a      	lsls	r2, r3, #8
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	430a      	orrs	r2, r1
 8008b42:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008b44:	e002      	b.n	8008b4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	75fb      	strb	r3, [r7, #23]
      break;
 8008b4a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3718      	adds	r7, #24
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop

08008b60 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b082      	sub	sp, #8
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d101      	bne.n	8008b78 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008b74:	2302      	movs	r3, #2
 8008b76:	e031      	b.n	8008bdc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2202      	movs	r2, #2
 8008b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008b88:	6839      	ldr	r1, [r7, #0]
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fbce 	bl	800932c <TIM_SlaveTimer_SetConfig>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d009      	beq.n	8008baa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e018      	b.n	8008bdc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68da      	ldr	r2, [r3, #12]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bb8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68da      	ldr	r2, [r3, #12]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008bc8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3708      	adds	r7, #8
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c14:	bf00      	nop
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a3c      	ldr	r2, [pc, #240]	; (8008d24 <TIM_Base_SetConfig+0x104>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d00f      	beq.n	8008c58 <TIM_Base_SetConfig+0x38>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c3e:	d00b      	beq.n	8008c58 <TIM_Base_SetConfig+0x38>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a39      	ldr	r2, [pc, #228]	; (8008d28 <TIM_Base_SetConfig+0x108>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d007      	beq.n	8008c58 <TIM_Base_SetConfig+0x38>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a38      	ldr	r2, [pc, #224]	; (8008d2c <TIM_Base_SetConfig+0x10c>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d003      	beq.n	8008c58 <TIM_Base_SetConfig+0x38>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a37      	ldr	r2, [pc, #220]	; (8008d30 <TIM_Base_SetConfig+0x110>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d108      	bne.n	8008c6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a2d      	ldr	r2, [pc, #180]	; (8008d24 <TIM_Base_SetConfig+0x104>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d01b      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c78:	d017      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a2a      	ldr	r2, [pc, #168]	; (8008d28 <TIM_Base_SetConfig+0x108>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d013      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a29      	ldr	r2, [pc, #164]	; (8008d2c <TIM_Base_SetConfig+0x10c>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d00f      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a28      	ldr	r2, [pc, #160]	; (8008d30 <TIM_Base_SetConfig+0x110>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d00b      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a27      	ldr	r2, [pc, #156]	; (8008d34 <TIM_Base_SetConfig+0x114>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d007      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a26      	ldr	r2, [pc, #152]	; (8008d38 <TIM_Base_SetConfig+0x118>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d003      	beq.n	8008caa <TIM_Base_SetConfig+0x8a>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a25      	ldr	r2, [pc, #148]	; (8008d3c <TIM_Base_SetConfig+0x11c>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d108      	bne.n	8008cbc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	68fa      	ldr	r2, [r7, #12]
 8008cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	689a      	ldr	r2, [r3, #8]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a10      	ldr	r2, [pc, #64]	; (8008d24 <TIM_Base_SetConfig+0x104>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d00f      	beq.n	8008d08 <TIM_Base_SetConfig+0xe8>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a11      	ldr	r2, [pc, #68]	; (8008d30 <TIM_Base_SetConfig+0x110>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d00b      	beq.n	8008d08 <TIM_Base_SetConfig+0xe8>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a10      	ldr	r2, [pc, #64]	; (8008d34 <TIM_Base_SetConfig+0x114>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d007      	beq.n	8008d08 <TIM_Base_SetConfig+0xe8>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a0f      	ldr	r2, [pc, #60]	; (8008d38 <TIM_Base_SetConfig+0x118>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d003      	beq.n	8008d08 <TIM_Base_SetConfig+0xe8>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a0e      	ldr	r2, [pc, #56]	; (8008d3c <TIM_Base_SetConfig+0x11c>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d103      	bne.n	8008d10 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	691a      	ldr	r2, [r3, #16]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	615a      	str	r2, [r3, #20]
}
 8008d16:	bf00      	nop
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	40012c00 	.word	0x40012c00
 8008d28:	40000400 	.word	0x40000400
 8008d2c:	40000800 	.word	0x40000800
 8008d30:	40013400 	.word	0x40013400
 8008d34:	40014000 	.word	0x40014000
 8008d38:	40014400 	.word	0x40014400
 8008d3c:	40014800 	.word	0x40014800

08008d40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b087      	sub	sp, #28
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	f023 0201 	bic.w	r2, r3, #1
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a1b      	ldr	r3, [r3, #32]
 8008d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	699b      	ldr	r3, [r3, #24]
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f023 0303 	bic.w	r3, r3, #3
 8008d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	f023 0302 	bic.w	r3, r3, #2
 8008d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a2c      	ldr	r2, [pc, #176]	; (8008e4c <TIM_OC1_SetConfig+0x10c>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d00f      	beq.n	8008dc0 <TIM_OC1_SetConfig+0x80>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a2b      	ldr	r2, [pc, #172]	; (8008e50 <TIM_OC1_SetConfig+0x110>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d00b      	beq.n	8008dc0 <TIM_OC1_SetConfig+0x80>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	4a2a      	ldr	r2, [pc, #168]	; (8008e54 <TIM_OC1_SetConfig+0x114>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d007      	beq.n	8008dc0 <TIM_OC1_SetConfig+0x80>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a29      	ldr	r2, [pc, #164]	; (8008e58 <TIM_OC1_SetConfig+0x118>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d003      	beq.n	8008dc0 <TIM_OC1_SetConfig+0x80>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a28      	ldr	r2, [pc, #160]	; (8008e5c <TIM_OC1_SetConfig+0x11c>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d10c      	bne.n	8008dda <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f023 0308 	bic.w	r3, r3, #8
 8008dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	697a      	ldr	r2, [r7, #20]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f023 0304 	bic.w	r3, r3, #4
 8008dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a1b      	ldr	r2, [pc, #108]	; (8008e4c <TIM_OC1_SetConfig+0x10c>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d00f      	beq.n	8008e02 <TIM_OC1_SetConfig+0xc2>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a1a      	ldr	r2, [pc, #104]	; (8008e50 <TIM_OC1_SetConfig+0x110>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d00b      	beq.n	8008e02 <TIM_OC1_SetConfig+0xc2>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a19      	ldr	r2, [pc, #100]	; (8008e54 <TIM_OC1_SetConfig+0x114>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d007      	beq.n	8008e02 <TIM_OC1_SetConfig+0xc2>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a18      	ldr	r2, [pc, #96]	; (8008e58 <TIM_OC1_SetConfig+0x118>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d003      	beq.n	8008e02 <TIM_OC1_SetConfig+0xc2>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a17      	ldr	r2, [pc, #92]	; (8008e5c <TIM_OC1_SetConfig+0x11c>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d111      	bne.n	8008e26 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	695b      	ldr	r3, [r3, #20]
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	699b      	ldr	r3, [r3, #24]
 8008e20:	693a      	ldr	r2, [r7, #16]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	685a      	ldr	r2, [r3, #4]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	621a      	str	r2, [r3, #32]
}
 8008e40:	bf00      	nop
 8008e42:	371c      	adds	r7, #28
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr
 8008e4c:	40012c00 	.word	0x40012c00
 8008e50:	40013400 	.word	0x40013400
 8008e54:	40014000 	.word	0x40014000
 8008e58:	40014400 	.word	0x40014400
 8008e5c:	40014800 	.word	0x40014800

08008e60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	f023 0210 	bic.w	r2, r3, #16
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	021b      	lsls	r3, r3, #8
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	f023 0320 	bic.w	r3, r3, #32
 8008eae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	011b      	lsls	r3, r3, #4
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a28      	ldr	r2, [pc, #160]	; (8008f60 <TIM_OC2_SetConfig+0x100>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d003      	beq.n	8008ecc <TIM_OC2_SetConfig+0x6c>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a27      	ldr	r2, [pc, #156]	; (8008f64 <TIM_OC2_SetConfig+0x104>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d10d      	bne.n	8008ee8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	011b      	lsls	r3, r3, #4
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ee6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a1d      	ldr	r2, [pc, #116]	; (8008f60 <TIM_OC2_SetConfig+0x100>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d00f      	beq.n	8008f10 <TIM_OC2_SetConfig+0xb0>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a1c      	ldr	r2, [pc, #112]	; (8008f64 <TIM_OC2_SetConfig+0x104>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d00b      	beq.n	8008f10 <TIM_OC2_SetConfig+0xb0>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a1b      	ldr	r2, [pc, #108]	; (8008f68 <TIM_OC2_SetConfig+0x108>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d007      	beq.n	8008f10 <TIM_OC2_SetConfig+0xb0>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a1a      	ldr	r2, [pc, #104]	; (8008f6c <TIM_OC2_SetConfig+0x10c>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d003      	beq.n	8008f10 <TIM_OC2_SetConfig+0xb0>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a19      	ldr	r2, [pc, #100]	; (8008f70 <TIM_OC2_SetConfig+0x110>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d113      	bne.n	8008f38 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	695b      	ldr	r3, [r3, #20]
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	693a      	ldr	r2, [r7, #16]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	699b      	ldr	r3, [r3, #24]
 8008f30:	009b      	lsls	r3, r3, #2
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	68fa      	ldr	r2, [r7, #12]
 8008f42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	685a      	ldr	r2, [r3, #4]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	697a      	ldr	r2, [r7, #20]
 8008f50:	621a      	str	r2, [r3, #32]
}
 8008f52:	bf00      	nop
 8008f54:	371c      	adds	r7, #28
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	40012c00 	.word	0x40012c00
 8008f64:	40013400 	.word	0x40013400
 8008f68:	40014000 	.word	0x40014000
 8008f6c:	40014400 	.word	0x40014400
 8008f70:	40014800 	.word	0x40014800

08008f74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b087      	sub	sp, #28
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a1b      	ldr	r3, [r3, #32]
 8008f82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	69db      	ldr	r3, [r3, #28]
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0303 	bic.w	r3, r3, #3
 8008fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	021b      	lsls	r3, r3, #8
 8008fc8:	697a      	ldr	r2, [r7, #20]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a27      	ldr	r2, [pc, #156]	; (8009070 <TIM_OC3_SetConfig+0xfc>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d003      	beq.n	8008fde <TIM_OC3_SetConfig+0x6a>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a26      	ldr	r2, [pc, #152]	; (8009074 <TIM_OC3_SetConfig+0x100>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d10d      	bne.n	8008ffa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fe4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	021b      	lsls	r3, r3, #8
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ff8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4a1c      	ldr	r2, [pc, #112]	; (8009070 <TIM_OC3_SetConfig+0xfc>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d00f      	beq.n	8009022 <TIM_OC3_SetConfig+0xae>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	4a1b      	ldr	r2, [pc, #108]	; (8009074 <TIM_OC3_SetConfig+0x100>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d00b      	beq.n	8009022 <TIM_OC3_SetConfig+0xae>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	4a1a      	ldr	r2, [pc, #104]	; (8009078 <TIM_OC3_SetConfig+0x104>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d007      	beq.n	8009022 <TIM_OC3_SetConfig+0xae>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a19      	ldr	r2, [pc, #100]	; (800907c <TIM_OC3_SetConfig+0x108>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d003      	beq.n	8009022 <TIM_OC3_SetConfig+0xae>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a18      	ldr	r2, [pc, #96]	; (8009080 <TIM_OC3_SetConfig+0x10c>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d113      	bne.n	800904a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009028:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009030:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4313      	orrs	r3, r2
 800903c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	699b      	ldr	r3, [r3, #24]
 8009042:	011b      	lsls	r3, r3, #4
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	621a      	str	r2, [r3, #32]
}
 8009064:	bf00      	nop
 8009066:	371c      	adds	r7, #28
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr
 8009070:	40012c00 	.word	0x40012c00
 8009074:	40013400 	.word	0x40013400
 8009078:	40014000 	.word	0x40014000
 800907c:	40014400 	.word	0x40014400
 8009080:	40014800 	.word	0x40014800

08009084 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009084:	b480      	push	{r7}
 8009086:	b087      	sub	sp, #28
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a1b      	ldr	r3, [r3, #32]
 8009092:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	69db      	ldr	r3, [r3, #28]
 80090aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80090d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	031b      	lsls	r3, r3, #12
 80090da:	697a      	ldr	r2, [r7, #20]
 80090dc:	4313      	orrs	r3, r2
 80090de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a28      	ldr	r2, [pc, #160]	; (8009184 <TIM_OC4_SetConfig+0x100>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d003      	beq.n	80090f0 <TIM_OC4_SetConfig+0x6c>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a27      	ldr	r2, [pc, #156]	; (8009188 <TIM_OC4_SetConfig+0x104>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d10d      	bne.n	800910c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80090f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	031b      	lsls	r3, r3, #12
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	4313      	orrs	r3, r2
 8009102:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800910a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a1d      	ldr	r2, [pc, #116]	; (8009184 <TIM_OC4_SetConfig+0x100>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d00f      	beq.n	8009134 <TIM_OC4_SetConfig+0xb0>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a1c      	ldr	r2, [pc, #112]	; (8009188 <TIM_OC4_SetConfig+0x104>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d00b      	beq.n	8009134 <TIM_OC4_SetConfig+0xb0>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a1b      	ldr	r2, [pc, #108]	; (800918c <TIM_OC4_SetConfig+0x108>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d007      	beq.n	8009134 <TIM_OC4_SetConfig+0xb0>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a1a      	ldr	r2, [pc, #104]	; (8009190 <TIM_OC4_SetConfig+0x10c>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d003      	beq.n	8009134 <TIM_OC4_SetConfig+0xb0>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a19      	ldr	r2, [pc, #100]	; (8009194 <TIM_OC4_SetConfig+0x110>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d113      	bne.n	800915c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800913a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009142:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	019b      	lsls	r3, r3, #6
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	4313      	orrs	r3, r2
 800914e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	699b      	ldr	r3, [r3, #24]
 8009154:	019b      	lsls	r3, r3, #6
 8009156:	693a      	ldr	r2, [r7, #16]
 8009158:	4313      	orrs	r3, r2
 800915a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	685a      	ldr	r2, [r3, #4]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	697a      	ldr	r2, [r7, #20]
 8009174:	621a      	str	r2, [r3, #32]
}
 8009176:	bf00      	nop
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	40012c00 	.word	0x40012c00
 8009188:	40013400 	.word	0x40013400
 800918c:	40014000 	.word	0x40014000
 8009190:	40014400 	.word	0x40014400
 8009194:	40014800 	.word	0x40014800

08009198 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009198:	b480      	push	{r7}
 800919a:	b087      	sub	sp, #28
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80091dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	041b      	lsls	r3, r3, #16
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a17      	ldr	r2, [pc, #92]	; (800924c <TIM_OC5_SetConfig+0xb4>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d00f      	beq.n	8009212 <TIM_OC5_SetConfig+0x7a>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a16      	ldr	r2, [pc, #88]	; (8009250 <TIM_OC5_SetConfig+0xb8>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d00b      	beq.n	8009212 <TIM_OC5_SetConfig+0x7a>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a15      	ldr	r2, [pc, #84]	; (8009254 <TIM_OC5_SetConfig+0xbc>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d007      	beq.n	8009212 <TIM_OC5_SetConfig+0x7a>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a14      	ldr	r2, [pc, #80]	; (8009258 <TIM_OC5_SetConfig+0xc0>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d003      	beq.n	8009212 <TIM_OC5_SetConfig+0x7a>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a13      	ldr	r2, [pc, #76]	; (800925c <TIM_OC5_SetConfig+0xc4>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d109      	bne.n	8009226 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009218:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	021b      	lsls	r3, r3, #8
 8009220:	697a      	ldr	r2, [r7, #20]
 8009222:	4313      	orrs	r3, r2
 8009224:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	697a      	ldr	r2, [r7, #20]
 800922a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	685a      	ldr	r2, [r3, #4]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	693a      	ldr	r2, [r7, #16]
 800923e:	621a      	str	r2, [r3, #32]
}
 8009240:	bf00      	nop
 8009242:	371c      	adds	r7, #28
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr
 800924c:	40012c00 	.word	0x40012c00
 8009250:	40013400 	.word	0x40013400
 8009254:	40014000 	.word	0x40014000
 8009258:	40014400 	.word	0x40014400
 800925c:	40014800 	.word	0x40014800

08009260 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009260:	b480      	push	{r7}
 8009262:	b087      	sub	sp, #28
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a1b      	ldr	r3, [r3, #32]
 800926e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a1b      	ldr	r3, [r3, #32]
 800927a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800928e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	021b      	lsls	r3, r3, #8
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	4313      	orrs	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80092a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	051b      	lsls	r3, r3, #20
 80092ae:	693a      	ldr	r2, [r7, #16]
 80092b0:	4313      	orrs	r3, r2
 80092b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a18      	ldr	r2, [pc, #96]	; (8009318 <TIM_OC6_SetConfig+0xb8>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d00f      	beq.n	80092dc <TIM_OC6_SetConfig+0x7c>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	4a17      	ldr	r2, [pc, #92]	; (800931c <TIM_OC6_SetConfig+0xbc>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d00b      	beq.n	80092dc <TIM_OC6_SetConfig+0x7c>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	4a16      	ldr	r2, [pc, #88]	; (8009320 <TIM_OC6_SetConfig+0xc0>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d007      	beq.n	80092dc <TIM_OC6_SetConfig+0x7c>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4a15      	ldr	r2, [pc, #84]	; (8009324 <TIM_OC6_SetConfig+0xc4>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d003      	beq.n	80092dc <TIM_OC6_SetConfig+0x7c>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4a14      	ldr	r2, [pc, #80]	; (8009328 <TIM_OC6_SetConfig+0xc8>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d109      	bne.n	80092f0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80092e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	695b      	ldr	r3, [r3, #20]
 80092e8:	029b      	lsls	r3, r3, #10
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	697a      	ldr	r2, [r7, #20]
 80092f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	621a      	str	r2, [r3, #32]
}
 800930a:	bf00      	nop
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	40012c00 	.word	0x40012c00
 800931c:	40013400 	.word	0x40013400
 8009320:	40014000 	.word	0x40014000
 8009324:	40014400 	.word	0x40014400
 8009328:	40014800 	.word	0x40014800

0800932c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009336:	2300      	movs	r3, #0
 8009338:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800934c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	693a      	ldr	r2, [r7, #16]
 8009354:	4313      	orrs	r3, r2
 8009356:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800935e:	f023 0307 	bic.w	r3, r3, #7
 8009362:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	693a      	ldr	r2, [r7, #16]
 800936a:	4313      	orrs	r3, r2
 800936c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	4a4a      	ldr	r2, [pc, #296]	; (80094a4 <TIM_SlaveTimer_SetConfig+0x178>)
 800937c:	4293      	cmp	r3, r2
 800937e:	f000 808a 	beq.w	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 8009382:	4a48      	ldr	r2, [pc, #288]	; (80094a4 <TIM_SlaveTimer_SetConfig+0x178>)
 8009384:	4293      	cmp	r3, r2
 8009386:	f200 8083 	bhi.w	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 800938a:	4a47      	ldr	r2, [pc, #284]	; (80094a8 <TIM_SlaveTimer_SetConfig+0x17c>)
 800938c:	4293      	cmp	r3, r2
 800938e:	f000 8082 	beq.w	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 8009392:	4a45      	ldr	r2, [pc, #276]	; (80094a8 <TIM_SlaveTimer_SetConfig+0x17c>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d87b      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 8009398:	4a44      	ldr	r2, [pc, #272]	; (80094ac <TIM_SlaveTimer_SetConfig+0x180>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d07b      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 800939e:	4a43      	ldr	r2, [pc, #268]	; (80094ac <TIM_SlaveTimer_SetConfig+0x180>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d875      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093a4:	4a42      	ldr	r2, [pc, #264]	; (80094b0 <TIM_SlaveTimer_SetConfig+0x184>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d075      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093aa:	4a41      	ldr	r2, [pc, #260]	; (80094b0 <TIM_SlaveTimer_SetConfig+0x184>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d86f      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093b0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80093b4:	d06f      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093b6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80093ba:	d869      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093bc:	2b70      	cmp	r3, #112	; 0x70
 80093be:	d01a      	beq.n	80093f6 <TIM_SlaveTimer_SetConfig+0xca>
 80093c0:	2b70      	cmp	r3, #112	; 0x70
 80093c2:	d865      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093c4:	2b60      	cmp	r3, #96	; 0x60
 80093c6:	d059      	beq.n	800947c <TIM_SlaveTimer_SetConfig+0x150>
 80093c8:	2b60      	cmp	r3, #96	; 0x60
 80093ca:	d861      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093cc:	2b50      	cmp	r3, #80	; 0x50
 80093ce:	d04b      	beq.n	8009468 <TIM_SlaveTimer_SetConfig+0x13c>
 80093d0:	2b50      	cmp	r3, #80	; 0x50
 80093d2:	d85d      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093d4:	2b40      	cmp	r3, #64	; 0x40
 80093d6:	d019      	beq.n	800940c <TIM_SlaveTimer_SetConfig+0xe0>
 80093d8:	2b40      	cmp	r3, #64	; 0x40
 80093da:	d859      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093dc:	2b30      	cmp	r3, #48	; 0x30
 80093de:	d05a      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093e0:	2b30      	cmp	r3, #48	; 0x30
 80093e2:	d855      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093e4:	2b20      	cmp	r3, #32
 80093e6:	d056      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093e8:	2b20      	cmp	r3, #32
 80093ea:	d851      	bhi.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d052      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093f0:	2b10      	cmp	r3, #16
 80093f2:	d050      	beq.n	8009496 <TIM_SlaveTimer_SetConfig+0x16a>
 80093f4:	e04c      	b.n	8009490 <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6818      	ldr	r0, [r3, #0]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68d9      	ldr	r1, [r3, #12]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	689a      	ldr	r2, [r3, #8]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	f000 f9d2 	bl	80097ae <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800940a:	e045      	b.n	8009498 <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b05      	cmp	r3, #5
 8009412:	d004      	beq.n	800941e <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8009418:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800941c:	d101      	bne.n	8009422 <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e03b      	b.n	800949a <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	6a1b      	ldr	r3, [r3, #32]
 8009428:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6a1a      	ldr	r2, [r3, #32]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f022 0201 	bic.w	r2, r2, #1
 8009438:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	699b      	ldr	r3, [r3, #24]
 8009440:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009448:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	691b      	ldr	r3, [r3, #16]
 800944e:	011b      	lsls	r3, r3, #4
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	4313      	orrs	r3, r2
 8009454:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68ba      	ldr	r2, [r7, #8]
 800945c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	621a      	str	r2, [r3, #32]
      break;
 8009466:	e017      	b.n	8009498 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6818      	ldr	r0, [r3, #0]
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	6899      	ldr	r1, [r3, #8]
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	691b      	ldr	r3, [r3, #16]
 8009474:	461a      	mov	r2, r3
 8009476:	f000 f885 	bl	8009584 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800947a:	e00d      	b.n	8009498 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6818      	ldr	r0, [r3, #0]
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	6899      	ldr	r1, [r3, #8]
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	461a      	mov	r2, r3
 800948a:	f000 f8e7 	bl	800965c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800948e:	e003      	b.n	8009498 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	75fb      	strb	r3, [r7, #23]
      break;
 8009494:	e000      	b.n	8009498 <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 8009496:	bf00      	nop
  }

  return status;
 8009498:	7dfb      	ldrb	r3, [r7, #23]
}
 800949a:	4618      	mov	r0, r3
 800949c:	3718      	adds	r7, #24
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	00100070 	.word	0x00100070
 80094a8:	00100040 	.word	0x00100040
 80094ac:	00100030 	.word	0x00100030
 80094b0:	00100020 	.word	0x00100020

080094b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b087      	sub	sp, #28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]
 80094c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	f023 0201 	bic.w	r2, r3, #1
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6a1b      	ldr	r3, [r3, #32]
 80094d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	4a24      	ldr	r2, [pc, #144]	; (8009570 <TIM_TI1_SetConfig+0xbc>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d013      	beq.n	800950a <TIM_TI1_SetConfig+0x56>
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094e8:	d00f      	beq.n	800950a <TIM_TI1_SetConfig+0x56>
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	4a21      	ldr	r2, [pc, #132]	; (8009574 <TIM_TI1_SetConfig+0xc0>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d00b      	beq.n	800950a <TIM_TI1_SetConfig+0x56>
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	4a20      	ldr	r2, [pc, #128]	; (8009578 <TIM_TI1_SetConfig+0xc4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d007      	beq.n	800950a <TIM_TI1_SetConfig+0x56>
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	4a1f      	ldr	r2, [pc, #124]	; (800957c <TIM_TI1_SetConfig+0xc8>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d003      	beq.n	800950a <TIM_TI1_SetConfig+0x56>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	4a1e      	ldr	r2, [pc, #120]	; (8009580 <TIM_TI1_SetConfig+0xcc>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d101      	bne.n	800950e <TIM_TI1_SetConfig+0x5a>
 800950a:	2301      	movs	r3, #1
 800950c:	e000      	b.n	8009510 <TIM_TI1_SetConfig+0x5c>
 800950e:	2300      	movs	r3, #0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d008      	beq.n	8009526 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	f023 0303 	bic.w	r3, r3, #3
 800951a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800951c:	697a      	ldr	r2, [r7, #20]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4313      	orrs	r3, r2
 8009522:	617b      	str	r3, [r7, #20]
 8009524:	e003      	b.n	800952e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	f043 0301 	orr.w	r3, r3, #1
 800952c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009534:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	011b      	lsls	r3, r3, #4
 800953a:	b2db      	uxtb	r3, r3
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	4313      	orrs	r3, r2
 8009540:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	f023 030a 	bic.w	r3, r3, #10
 8009548:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	f003 030a 	and.w	r3, r3, #10
 8009550:	693a      	ldr	r2, [r7, #16]
 8009552:	4313      	orrs	r3, r2
 8009554:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	697a      	ldr	r2, [r7, #20]
 800955a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	621a      	str	r2, [r3, #32]
}
 8009562:	bf00      	nop
 8009564:	371c      	adds	r7, #28
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	40012c00 	.word	0x40012c00
 8009574:	40000400 	.word	0x40000400
 8009578:	40000800 	.word	0x40000800
 800957c:	40013400 	.word	0x40013400
 8009580:	40014000 	.word	0x40014000

08009584 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009584:	b480      	push	{r7}
 8009586:	b087      	sub	sp, #28
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	60b9      	str	r1, [r7, #8]
 800958e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6a1b      	ldr	r3, [r3, #32]
 8009594:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	f023 0201 	bic.w	r2, r3, #1
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	011b      	lsls	r3, r3, #4
 80095b4:	693a      	ldr	r2, [r7, #16]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f023 030a 	bic.w	r3, r3, #10
 80095c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	621a      	str	r2, [r3, #32]
}
 80095d6:	bf00      	nop
 80095d8:	371c      	adds	r7, #28
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr

080095e2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b087      	sub	sp, #28
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	60f8      	str	r0, [r7, #12]
 80095ea:	60b9      	str	r1, [r7, #8]
 80095ec:	607a      	str	r2, [r7, #4]
 80095ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6a1b      	ldr	r3, [r3, #32]
 80095f4:	f023 0210 	bic.w	r2, r3, #16
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	699b      	ldr	r3, [r3, #24]
 8009600:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6a1b      	ldr	r3, [r3, #32]
 8009606:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800960e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	021b      	lsls	r3, r3, #8
 8009614:	697a      	ldr	r2, [r7, #20]
 8009616:	4313      	orrs	r3, r2
 8009618:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009620:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	031b      	lsls	r3, r3, #12
 8009626:	b29b      	uxth	r3, r3
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	4313      	orrs	r3, r2
 800962c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009634:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	011b      	lsls	r3, r3, #4
 800963a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800963e:	693a      	ldr	r2, [r7, #16]
 8009640:	4313      	orrs	r3, r2
 8009642:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	693a      	ldr	r2, [r7, #16]
 800964e:	621a      	str	r2, [r3, #32]
}
 8009650:	bf00      	nop
 8009652:	371c      	adds	r7, #28
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6a1b      	ldr	r3, [r3, #32]
 800966c:	f023 0210 	bic.w	r2, r3, #16
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009686:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	031b      	lsls	r3, r3, #12
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	4313      	orrs	r3, r2
 8009690:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009698:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	011b      	lsls	r3, r3, #4
 800969e:	693a      	ldr	r2, [r7, #16]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	621a      	str	r2, [r3, #32]
}
 80096b0:	bf00      	nop
 80096b2:	371c      	adds	r7, #28
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80096bc:	b480      	push	{r7}
 80096be:	b087      	sub	sp, #28
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
 80096c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6a1b      	ldr	r3, [r3, #32]
 80096e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f023 0303 	bic.w	r3, r3, #3
 80096e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80096ea:	697a      	ldr	r2, [r7, #20]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096f8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	697a      	ldr	r2, [r7, #20]
 8009702:	4313      	orrs	r3, r2
 8009704:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800970c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	021b      	lsls	r3, r3, #8
 8009712:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009716:	693a      	ldr	r2, [r7, #16]
 8009718:	4313      	orrs	r3, r2
 800971a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	693a      	ldr	r2, [r7, #16]
 8009726:	621a      	str	r2, [r3, #32]
}
 8009728:	bf00      	nop
 800972a:	371c      	adds	r7, #28
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	69db      	ldr	r3, [r3, #28]
 8009752:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6a1b      	ldr	r3, [r3, #32]
 8009758:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009760:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	021b      	lsls	r3, r3, #8
 8009766:	697a      	ldr	r2, [r7, #20]
 8009768:	4313      	orrs	r3, r2
 800976a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009772:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	031b      	lsls	r3, r3, #12
 8009778:	b29b      	uxth	r3, r3
 800977a:	697a      	ldr	r2, [r7, #20]
 800977c:	4313      	orrs	r3, r2
 800977e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009786:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	031b      	lsls	r3, r3, #12
 800978c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009790:	693a      	ldr	r2, [r7, #16]
 8009792:	4313      	orrs	r3, r2
 8009794:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	697a      	ldr	r2, [r7, #20]
 800979a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	621a      	str	r2, [r3, #32]
}
 80097a2:	bf00      	nop
 80097a4:	371c      	adds	r7, #28
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097ae:	b480      	push	{r7}
 80097b0:	b087      	sub	sp, #28
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	60f8      	str	r0, [r7, #12]
 80097b6:	60b9      	str	r1, [r7, #8]
 80097b8:	607a      	str	r2, [r7, #4]
 80097ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80097c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	021a      	lsls	r2, r3, #8
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	431a      	orrs	r2, r3
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	4313      	orrs	r3, r2
 80097d6:	697a      	ldr	r2, [r7, #20]
 80097d8:	4313      	orrs	r3, r2
 80097da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	697a      	ldr	r2, [r7, #20]
 80097e0:	609a      	str	r2, [r3, #8]
}
 80097e2:	bf00      	nop
 80097e4:	371c      	adds	r7, #28
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80097ee:	b480      	push	{r7}
 80097f0:	b087      	sub	sp, #28
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	60b9      	str	r1, [r7, #8]
 80097f8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	f003 031f 	and.w	r3, r3, #31
 8009800:	2201      	movs	r2, #1
 8009802:	fa02 f303 	lsl.w	r3, r2, r3
 8009806:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6a1a      	ldr	r2, [r3, #32]
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	43db      	mvns	r3, r3
 8009810:	401a      	ands	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6a1a      	ldr	r2, [r3, #32]
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	f003 031f 	and.w	r3, r3, #31
 8009820:	6879      	ldr	r1, [r7, #4]
 8009822:	fa01 f303 	lsl.w	r3, r1, r3
 8009826:	431a      	orrs	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	621a      	str	r2, [r3, #32]
}
 800982c:	bf00      	nop
 800982e:	371c      	adds	r7, #28
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d109      	bne.n	800985c <HAL_TIMEx_PWMN_Start+0x24>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800984e:	b2db      	uxtb	r3, r3
 8009850:	2b01      	cmp	r3, #1
 8009852:	bf14      	ite	ne
 8009854:	2301      	movne	r3, #1
 8009856:	2300      	moveq	r3, #0
 8009858:	b2db      	uxtb	r3, r3
 800985a:	e022      	b.n	80098a2 <HAL_TIMEx_PWMN_Start+0x6a>
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2b04      	cmp	r3, #4
 8009860:	d109      	bne.n	8009876 <HAL_TIMEx_PWMN_Start+0x3e>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b01      	cmp	r3, #1
 800986c:	bf14      	ite	ne
 800986e:	2301      	movne	r3, #1
 8009870:	2300      	moveq	r3, #0
 8009872:	b2db      	uxtb	r3, r3
 8009874:	e015      	b.n	80098a2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b08      	cmp	r3, #8
 800987a:	d109      	bne.n	8009890 <HAL_TIMEx_PWMN_Start+0x58>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009882:	b2db      	uxtb	r3, r3
 8009884:	2b01      	cmp	r3, #1
 8009886:	bf14      	ite	ne
 8009888:	2301      	movne	r3, #1
 800988a:	2300      	moveq	r3, #0
 800988c:	b2db      	uxtb	r3, r3
 800988e:	e008      	b.n	80098a2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009896:	b2db      	uxtb	r3, r3
 8009898:	2b01      	cmp	r3, #1
 800989a:	bf14      	ite	ne
 800989c:	2301      	movne	r3, #1
 800989e:	2300      	moveq	r3, #0
 80098a0:	b2db      	uxtb	r3, r3
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e069      	b.n	800997e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d104      	bne.n	80098ba <HAL_TIMEx_PWMN_Start+0x82>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2202      	movs	r2, #2
 80098b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098b8:	e013      	b.n	80098e2 <HAL_TIMEx_PWMN_Start+0xaa>
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	2b04      	cmp	r3, #4
 80098be:	d104      	bne.n	80098ca <HAL_TIMEx_PWMN_Start+0x92>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2202      	movs	r2, #2
 80098c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098c8:	e00b      	b.n	80098e2 <HAL_TIMEx_PWMN_Start+0xaa>
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	2b08      	cmp	r3, #8
 80098ce:	d104      	bne.n	80098da <HAL_TIMEx_PWMN_Start+0xa2>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2202      	movs	r2, #2
 80098d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80098d8:	e003      	b.n	80098e2 <HAL_TIMEx_PWMN_Start+0xaa>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2202      	movs	r2, #2
 80098de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2204      	movs	r2, #4
 80098e8:	6839      	ldr	r1, [r7, #0]
 80098ea:	4618      	mov	r0, r3
 80098ec:	f000 f9c0 	bl	8009c70 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80098fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a20      	ldr	r2, [pc, #128]	; (8009988 <HAL_TIMEx_PWMN_Start+0x150>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d018      	beq.n	800993c <HAL_TIMEx_PWMN_Start+0x104>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009912:	d013      	beq.n	800993c <HAL_TIMEx_PWMN_Start+0x104>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a1c      	ldr	r2, [pc, #112]	; (800998c <HAL_TIMEx_PWMN_Start+0x154>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d00e      	beq.n	800993c <HAL_TIMEx_PWMN_Start+0x104>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a1b      	ldr	r2, [pc, #108]	; (8009990 <HAL_TIMEx_PWMN_Start+0x158>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d009      	beq.n	800993c <HAL_TIMEx_PWMN_Start+0x104>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a19      	ldr	r2, [pc, #100]	; (8009994 <HAL_TIMEx_PWMN_Start+0x15c>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d004      	beq.n	800993c <HAL_TIMEx_PWMN_Start+0x104>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a18      	ldr	r2, [pc, #96]	; (8009998 <HAL_TIMEx_PWMN_Start+0x160>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d115      	bne.n	8009968 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	4b16      	ldr	r3, [pc, #88]	; (800999c <HAL_TIMEx_PWMN_Start+0x164>)
 8009944:	4013      	ands	r3, r2
 8009946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b06      	cmp	r3, #6
 800994c:	d015      	beq.n	800997a <HAL_TIMEx_PWMN_Start+0x142>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009954:	d011      	beq.n	800997a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f042 0201 	orr.w	r2, r2, #1
 8009964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009966:	e008      	b.n	800997a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f042 0201 	orr.w	r2, r2, #1
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	e000      	b.n	800997c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800997a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	40012c00 	.word	0x40012c00
 800998c:	40000400 	.word	0x40000400
 8009990:	40000800 	.word	0x40000800
 8009994:	40013400 	.word	0x40013400
 8009998:	40014000 	.word	0x40014000
 800999c:	00010007 	.word	0x00010007

080099a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d101      	bne.n	80099b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80099b4:	2302      	movs	r3, #2
 80099b6:	e065      	b.n	8009a84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2202      	movs	r2, #2
 80099c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	689b      	ldr	r3, [r3, #8]
 80099d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a2c      	ldr	r2, [pc, #176]	; (8009a90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d004      	beq.n	80099ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a2b      	ldr	r2, [pc, #172]	; (8009a94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d108      	bne.n	80099fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80099f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009a04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a1b      	ldr	r2, [pc, #108]	; (8009a90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d018      	beq.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a2e:	d013      	beq.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a18      	ldr	r2, [pc, #96]	; (8009a98 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d00e      	beq.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a17      	ldr	r2, [pc, #92]	; (8009a9c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d009      	beq.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a12      	ldr	r2, [pc, #72]	; (8009a94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d004      	beq.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a13      	ldr	r2, [pc, #76]	; (8009aa0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d10c      	bne.n	8009a72 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	68ba      	ldr	r2, [r7, #8]
 8009a66:	4313      	orrs	r3, r2
 8009a68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	68ba      	ldr	r2, [r7, #8]
 8009a70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2201      	movs	r2, #1
 8009a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a82:	2300      	movs	r3, #0
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3714      	adds	r7, #20
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr
 8009a90:	40012c00 	.word	0x40012c00
 8009a94:	40013400 	.word	0x40013400
 8009a98:	40000400 	.word	0x40000400
 8009a9c:	40000800 	.word	0x40000800
 8009aa0:	40014000 	.word	0x40014000

08009aa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d101      	bne.n	8009ac0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009abc:	2302      	movs	r3, #2
 8009abe:	e087      	b.n	8009bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	68db      	ldr	r3, [r3, #12]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	4313      	orrs	r3, r2
 8009af0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	695b      	ldr	r3, [r3, #20]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b26:	4313      	orrs	r3, r2
 8009b28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	041b      	lsls	r3, r3, #16
 8009b36:	4313      	orrs	r3, r2
 8009b38:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a27      	ldr	r2, [pc, #156]	; (8009bdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d004      	beq.n	8009b4e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a25      	ldr	r2, [pc, #148]	; (8009be0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d106      	bne.n	8009b5c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	69db      	ldr	r3, [r3, #28]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a1e      	ldr	r2, [pc, #120]	; (8009bdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d004      	beq.n	8009b70 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a1d      	ldr	r2, [pc, #116]	; (8009be0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d126      	bne.n	8009bbe <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b7a:	051b      	lsls	r3, r3, #20
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	6a1b      	ldr	r3, [r3, #32]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a0e      	ldr	r2, [pc, #56]	; (8009bdc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d004      	beq.n	8009bb0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a0d      	ldr	r2, [pc, #52]	; (8009be0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d106      	bne.n	8009bbe <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bce:	2300      	movs	r3, #0
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3714      	adds	r7, #20
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr
 8009bdc:	40012c00 	.word	0x40012c00
 8009be0:	40013400 	.word	0x40013400

08009be4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b083      	sub	sp, #12
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009bec:	bf00      	nop
 8009bee:	370c      	adds	r7, #12
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c00:	bf00      	nop
 8009c02:	370c      	adds	r7, #12
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr

08009c0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009c64:	bf00      	nop
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b087      	sub	sp, #28
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	60f8      	str	r0, [r7, #12]
 8009c78:	60b9      	str	r1, [r7, #8]
 8009c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	f003 031f 	and.w	r3, r3, #31
 8009c82:	2204      	movs	r2, #4
 8009c84:	fa02 f303 	lsl.w	r3, r2, r3
 8009c88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	6a1a      	ldr	r2, [r3, #32]
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	43db      	mvns	r3, r3
 8009c92:	401a      	ands	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6a1a      	ldr	r2, [r3, #32]
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	f003 031f 	and.w	r3, r3, #31
 8009ca2:	6879      	ldr	r1, [r7, #4]
 8009ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ca8:	431a      	orrs	r2, r3
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	621a      	str	r2, [r3, #32]
}
 8009cae:	bf00      	nop
 8009cb0:	371c      	adds	r7, #28
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr

08009cba <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cba:	b580      	push	{r7, lr}
 8009cbc:	b082      	sub	sp, #8
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cc8:	2301      	movs	r3, #1
 8009cca:	e042      	b.n	8009d52 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d106      	bne.n	8009ce4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f7f9 fb14 	bl	800330c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2224      	movs	r2, #36	; 0x24
 8009ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f022 0201 	bic.w	r2, r2, #1
 8009cfa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f8c3 	bl	8009e88 <UART_SetConfig>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d101      	bne.n	8009d0c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e022      	b.n	8009d52 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d002      	beq.n	8009d1a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fb83 	bl	800a420 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	685a      	ldr	r2, [r3, #4]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009d28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	689a      	ldr	r2, [r3, #8]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009d38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f042 0201 	orr.w	r2, r2, #1
 8009d48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f000 fc0a 	bl	800a564 <UART_CheckIdleState>
 8009d50:	4603      	mov	r3, r0
}
 8009d52:	4618      	mov	r0, r3
 8009d54:	3708      	adds	r7, #8
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}

08009d5a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b08a      	sub	sp, #40	; 0x28
 8009d5e:	af02      	add	r7, sp, #8
 8009d60:	60f8      	str	r0, [r7, #12]
 8009d62:	60b9      	str	r1, [r7, #8]
 8009d64:	603b      	str	r3, [r7, #0]
 8009d66:	4613      	mov	r3, r2
 8009d68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d70:	2b20      	cmp	r3, #32
 8009d72:	f040 8083 	bne.w	8009e7c <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d002      	beq.n	8009d82 <HAL_UART_Transmit+0x28>
 8009d7c:	88fb      	ldrh	r3, [r7, #6]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d101      	bne.n	8009d86 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e07b      	b.n	8009e7e <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d101      	bne.n	8009d94 <HAL_UART_Transmit+0x3a>
 8009d90:	2302      	movs	r3, #2
 8009d92:	e074      	b.n	8009e7e <HAL_UART_Transmit+0x124>
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2221      	movs	r2, #33	; 0x21
 8009da8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009dac:	f7f9 fcd6 	bl	800375c <HAL_GetTick>
 8009db0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	88fa      	ldrh	r2, [r7, #6]
 8009db6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	88fa      	ldrh	r2, [r7, #6]
 8009dbe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dca:	d108      	bne.n	8009dde <HAL_UART_Transmit+0x84>
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	691b      	ldr	r3, [r3, #16]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d104      	bne.n	8009dde <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	61bb      	str	r3, [r7, #24]
 8009ddc:	e003      	b.n	8009de6 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009de2:	2300      	movs	r3, #0
 8009de4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8009dee:	e02c      	b.n	8009e4a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	9300      	str	r3, [sp, #0]
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	2200      	movs	r2, #0
 8009df8:	2180      	movs	r1, #128	; 0x80
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f000 fbfd 	bl	800a5fa <UART_WaitOnFlagUntilTimeout>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d001      	beq.n	8009e0a <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009e06:	2303      	movs	r3, #3
 8009e08:	e039      	b.n	8009e7e <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10b      	bne.n	8009e28 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	881b      	ldrh	r3, [r3, #0]
 8009e14:	461a      	mov	r2, r3
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e1e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	3302      	adds	r3, #2
 8009e24:	61bb      	str	r3, [r7, #24]
 8009e26:	e007      	b.n	8009e38 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	781a      	ldrb	r2, [r3, #0]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	3301      	adds	r3, #1
 8009e36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	3b01      	subs	r3, #1
 8009e42:	b29a      	uxth	r2, r3
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1cc      	bne.n	8009df0 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	2140      	movs	r1, #64	; 0x40
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f000 fbca 	bl	800a5fa <UART_WaitOnFlagUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d001      	beq.n	8009e70 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	e006      	b.n	8009e7e <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2220      	movs	r2, #32
 8009e74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	e000      	b.n	8009e7e <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009e7c:	2302      	movs	r3, #2
  }
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3720      	adds	r7, #32
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
	...

08009e88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e8c:	b08c      	sub	sp, #48	; 0x30
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e92:	2300      	movs	r3, #0
 8009e94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	689a      	ldr	r2, [r3, #8]
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	431a      	orrs	r2, r3
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	695b      	ldr	r3, [r3, #20]
 8009ea6:	431a      	orrs	r2, r3
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	4bab      	ldr	r3, [pc, #684]	; (800a164 <UART_SetConfig+0x2dc>)
 8009eb8:	4013      	ands	r3, r2
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	6812      	ldr	r2, [r2, #0]
 8009ebe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ec0:	430b      	orrs	r3, r1
 8009ec2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	68da      	ldr	r2, [r3, #12]
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4aa0      	ldr	r2, [pc, #640]	; (800a168 <UART_SetConfig+0x2e0>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d004      	beq.n	8009ef4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	6a1b      	ldr	r3, [r3, #32]
 8009eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009efe:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	6812      	ldr	r2, [r2, #0]
 8009f06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f08:	430b      	orrs	r3, r1
 8009f0a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f12:	f023 010f 	bic.w	r1, r3, #15
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	430a      	orrs	r2, r1
 8009f20:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a91      	ldr	r2, [pc, #580]	; (800a16c <UART_SetConfig+0x2e4>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d125      	bne.n	8009f78 <UART_SetConfig+0xf0>
 8009f2c:	4b90      	ldr	r3, [pc, #576]	; (800a170 <UART_SetConfig+0x2e8>)
 8009f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f32:	f003 0303 	and.w	r3, r3, #3
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d81a      	bhi.n	8009f70 <UART_SetConfig+0xe8>
 8009f3a:	a201      	add	r2, pc, #4	; (adr r2, 8009f40 <UART_SetConfig+0xb8>)
 8009f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f40:	08009f51 	.word	0x08009f51
 8009f44:	08009f61 	.word	0x08009f61
 8009f48:	08009f59 	.word	0x08009f59
 8009f4c:	08009f69 	.word	0x08009f69
 8009f50:	2301      	movs	r3, #1
 8009f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f56:	e0d6      	b.n	800a106 <UART_SetConfig+0x27e>
 8009f58:	2302      	movs	r3, #2
 8009f5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f5e:	e0d2      	b.n	800a106 <UART_SetConfig+0x27e>
 8009f60:	2304      	movs	r3, #4
 8009f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f66:	e0ce      	b.n	800a106 <UART_SetConfig+0x27e>
 8009f68:	2308      	movs	r3, #8
 8009f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f6e:	e0ca      	b.n	800a106 <UART_SetConfig+0x27e>
 8009f70:	2310      	movs	r3, #16
 8009f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f76:	e0c6      	b.n	800a106 <UART_SetConfig+0x27e>
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a7d      	ldr	r2, [pc, #500]	; (800a174 <UART_SetConfig+0x2ec>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d138      	bne.n	8009ff4 <UART_SetConfig+0x16c>
 8009f82:	4b7b      	ldr	r3, [pc, #492]	; (800a170 <UART_SetConfig+0x2e8>)
 8009f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f88:	f003 030c 	and.w	r3, r3, #12
 8009f8c:	2b0c      	cmp	r3, #12
 8009f8e:	d82d      	bhi.n	8009fec <UART_SetConfig+0x164>
 8009f90:	a201      	add	r2, pc, #4	; (adr r2, 8009f98 <UART_SetConfig+0x110>)
 8009f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f96:	bf00      	nop
 8009f98:	08009fcd 	.word	0x08009fcd
 8009f9c:	08009fed 	.word	0x08009fed
 8009fa0:	08009fed 	.word	0x08009fed
 8009fa4:	08009fed 	.word	0x08009fed
 8009fa8:	08009fdd 	.word	0x08009fdd
 8009fac:	08009fed 	.word	0x08009fed
 8009fb0:	08009fed 	.word	0x08009fed
 8009fb4:	08009fed 	.word	0x08009fed
 8009fb8:	08009fd5 	.word	0x08009fd5
 8009fbc:	08009fed 	.word	0x08009fed
 8009fc0:	08009fed 	.word	0x08009fed
 8009fc4:	08009fed 	.word	0x08009fed
 8009fc8:	08009fe5 	.word	0x08009fe5
 8009fcc:	2300      	movs	r3, #0
 8009fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fd2:	e098      	b.n	800a106 <UART_SetConfig+0x27e>
 8009fd4:	2302      	movs	r3, #2
 8009fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fda:	e094      	b.n	800a106 <UART_SetConfig+0x27e>
 8009fdc:	2304      	movs	r3, #4
 8009fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fe2:	e090      	b.n	800a106 <UART_SetConfig+0x27e>
 8009fe4:	2308      	movs	r3, #8
 8009fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fea:	e08c      	b.n	800a106 <UART_SetConfig+0x27e>
 8009fec:	2310      	movs	r3, #16
 8009fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ff2:	e088      	b.n	800a106 <UART_SetConfig+0x27e>
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a5f      	ldr	r2, [pc, #380]	; (800a178 <UART_SetConfig+0x2f0>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d125      	bne.n	800a04a <UART_SetConfig+0x1c2>
 8009ffe:	4b5c      	ldr	r3, [pc, #368]	; (800a170 <UART_SetConfig+0x2e8>)
 800a000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a004:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a008:	2b30      	cmp	r3, #48	; 0x30
 800a00a:	d016      	beq.n	800a03a <UART_SetConfig+0x1b2>
 800a00c:	2b30      	cmp	r3, #48	; 0x30
 800a00e:	d818      	bhi.n	800a042 <UART_SetConfig+0x1ba>
 800a010:	2b20      	cmp	r3, #32
 800a012:	d00a      	beq.n	800a02a <UART_SetConfig+0x1a2>
 800a014:	2b20      	cmp	r3, #32
 800a016:	d814      	bhi.n	800a042 <UART_SetConfig+0x1ba>
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d002      	beq.n	800a022 <UART_SetConfig+0x19a>
 800a01c:	2b10      	cmp	r3, #16
 800a01e:	d008      	beq.n	800a032 <UART_SetConfig+0x1aa>
 800a020:	e00f      	b.n	800a042 <UART_SetConfig+0x1ba>
 800a022:	2300      	movs	r3, #0
 800a024:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a028:	e06d      	b.n	800a106 <UART_SetConfig+0x27e>
 800a02a:	2302      	movs	r3, #2
 800a02c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a030:	e069      	b.n	800a106 <UART_SetConfig+0x27e>
 800a032:	2304      	movs	r3, #4
 800a034:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a038:	e065      	b.n	800a106 <UART_SetConfig+0x27e>
 800a03a:	2308      	movs	r3, #8
 800a03c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a040:	e061      	b.n	800a106 <UART_SetConfig+0x27e>
 800a042:	2310      	movs	r3, #16
 800a044:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a048:	e05d      	b.n	800a106 <UART_SetConfig+0x27e>
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a4b      	ldr	r2, [pc, #300]	; (800a17c <UART_SetConfig+0x2f4>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d125      	bne.n	800a0a0 <UART_SetConfig+0x218>
 800a054:	4b46      	ldr	r3, [pc, #280]	; (800a170 <UART_SetConfig+0x2e8>)
 800a056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a05a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a05e:	2bc0      	cmp	r3, #192	; 0xc0
 800a060:	d016      	beq.n	800a090 <UART_SetConfig+0x208>
 800a062:	2bc0      	cmp	r3, #192	; 0xc0
 800a064:	d818      	bhi.n	800a098 <UART_SetConfig+0x210>
 800a066:	2b80      	cmp	r3, #128	; 0x80
 800a068:	d00a      	beq.n	800a080 <UART_SetConfig+0x1f8>
 800a06a:	2b80      	cmp	r3, #128	; 0x80
 800a06c:	d814      	bhi.n	800a098 <UART_SetConfig+0x210>
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d002      	beq.n	800a078 <UART_SetConfig+0x1f0>
 800a072:	2b40      	cmp	r3, #64	; 0x40
 800a074:	d008      	beq.n	800a088 <UART_SetConfig+0x200>
 800a076:	e00f      	b.n	800a098 <UART_SetConfig+0x210>
 800a078:	2300      	movs	r3, #0
 800a07a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a07e:	e042      	b.n	800a106 <UART_SetConfig+0x27e>
 800a080:	2302      	movs	r3, #2
 800a082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a086:	e03e      	b.n	800a106 <UART_SetConfig+0x27e>
 800a088:	2304      	movs	r3, #4
 800a08a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a08e:	e03a      	b.n	800a106 <UART_SetConfig+0x27e>
 800a090:	2308      	movs	r3, #8
 800a092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a096:	e036      	b.n	800a106 <UART_SetConfig+0x27e>
 800a098:	2310      	movs	r3, #16
 800a09a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a09e:	e032      	b.n	800a106 <UART_SetConfig+0x27e>
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a30      	ldr	r2, [pc, #192]	; (800a168 <UART_SetConfig+0x2e0>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d12a      	bne.n	800a100 <UART_SetConfig+0x278>
 800a0aa:	4b31      	ldr	r3, [pc, #196]	; (800a170 <UART_SetConfig+0x2e8>)
 800a0ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a0b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a0b8:	d01a      	beq.n	800a0f0 <UART_SetConfig+0x268>
 800a0ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a0be:	d81b      	bhi.n	800a0f8 <UART_SetConfig+0x270>
 800a0c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a0c4:	d00c      	beq.n	800a0e0 <UART_SetConfig+0x258>
 800a0c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a0ca:	d815      	bhi.n	800a0f8 <UART_SetConfig+0x270>
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d003      	beq.n	800a0d8 <UART_SetConfig+0x250>
 800a0d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0d4:	d008      	beq.n	800a0e8 <UART_SetConfig+0x260>
 800a0d6:	e00f      	b.n	800a0f8 <UART_SetConfig+0x270>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0de:	e012      	b.n	800a106 <UART_SetConfig+0x27e>
 800a0e0:	2302      	movs	r3, #2
 800a0e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0e6:	e00e      	b.n	800a106 <UART_SetConfig+0x27e>
 800a0e8:	2304      	movs	r3, #4
 800a0ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0ee:	e00a      	b.n	800a106 <UART_SetConfig+0x27e>
 800a0f0:	2308      	movs	r3, #8
 800a0f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0f6:	e006      	b.n	800a106 <UART_SetConfig+0x27e>
 800a0f8:	2310      	movs	r3, #16
 800a0fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0fe:	e002      	b.n	800a106 <UART_SetConfig+0x27e>
 800a100:	2310      	movs	r3, #16
 800a102:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a17      	ldr	r2, [pc, #92]	; (800a168 <UART_SetConfig+0x2e0>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	f040 80a8 	bne.w	800a262 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a112:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a116:	2b08      	cmp	r3, #8
 800a118:	d834      	bhi.n	800a184 <UART_SetConfig+0x2fc>
 800a11a:	a201      	add	r2, pc, #4	; (adr r2, 800a120 <UART_SetConfig+0x298>)
 800a11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a120:	0800a145 	.word	0x0800a145
 800a124:	0800a185 	.word	0x0800a185
 800a128:	0800a14d 	.word	0x0800a14d
 800a12c:	0800a185 	.word	0x0800a185
 800a130:	0800a153 	.word	0x0800a153
 800a134:	0800a185 	.word	0x0800a185
 800a138:	0800a185 	.word	0x0800a185
 800a13c:	0800a185 	.word	0x0800a185
 800a140:	0800a15b 	.word	0x0800a15b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a144:	f7fd fd0a 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 800a148:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a14a:	e021      	b.n	800a190 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a14c:	4b0c      	ldr	r3, [pc, #48]	; (800a180 <UART_SetConfig+0x2f8>)
 800a14e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a150:	e01e      	b.n	800a190 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a152:	f7fd fc95 	bl	8007a80 <HAL_RCC_GetSysClockFreq>
 800a156:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a158:	e01a      	b.n	800a190 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a15a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a15e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a160:	e016      	b.n	800a190 <UART_SetConfig+0x308>
 800a162:	bf00      	nop
 800a164:	cfff69f3 	.word	0xcfff69f3
 800a168:	40008000 	.word	0x40008000
 800a16c:	40013800 	.word	0x40013800
 800a170:	40021000 	.word	0x40021000
 800a174:	40004400 	.word	0x40004400
 800a178:	40004800 	.word	0x40004800
 800a17c:	40004c00 	.word	0x40004c00
 800a180:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a184:	2300      	movs	r3, #0
 800a186:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a18e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a192:	2b00      	cmp	r3, #0
 800a194:	f000 812a 	beq.w	800a3ec <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19c:	4a9e      	ldr	r2, [pc, #632]	; (800a418 <UART_SetConfig+0x590>)
 800a19e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1aa:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	005b      	lsls	r3, r3, #1
 800a1b4:	4413      	add	r3, r2
 800a1b6:	69ba      	ldr	r2, [r7, #24]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d305      	bcc.n	800a1c8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a1c2:	69ba      	ldr	r2, [r7, #24]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d903      	bls.n	800a1d0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a1ce:	e10d      	b.n	800a3ec <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	60bb      	str	r3, [r7, #8]
 800a1d6:	60fa      	str	r2, [r7, #12]
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1dc:	4a8e      	ldr	r2, [pc, #568]	; (800a418 <UART_SetConfig+0x590>)
 800a1de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	603b      	str	r3, [r7, #0]
 800a1e8:	607a      	str	r2, [r7, #4]
 800a1ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a1f2:	f7f6 fd51 	bl	8000c98 <__aeabi_uldivmod>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	4610      	mov	r0, r2
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	f04f 0200 	mov.w	r2, #0
 800a202:	f04f 0300 	mov.w	r3, #0
 800a206:	020b      	lsls	r3, r1, #8
 800a208:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a20c:	0202      	lsls	r2, r0, #8
 800a20e:	6979      	ldr	r1, [r7, #20]
 800a210:	6849      	ldr	r1, [r1, #4]
 800a212:	0849      	lsrs	r1, r1, #1
 800a214:	2000      	movs	r0, #0
 800a216:	460c      	mov	r4, r1
 800a218:	4605      	mov	r5, r0
 800a21a:	eb12 0804 	adds.w	r8, r2, r4
 800a21e:	eb43 0905 	adc.w	r9, r3, r5
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	469a      	mov	sl, r3
 800a22a:	4693      	mov	fp, r2
 800a22c:	4652      	mov	r2, sl
 800a22e:	465b      	mov	r3, fp
 800a230:	4640      	mov	r0, r8
 800a232:	4649      	mov	r1, r9
 800a234:	f7f6 fd30 	bl	8000c98 <__aeabi_uldivmod>
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4613      	mov	r3, r2
 800a23e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a246:	d308      	bcc.n	800a25a <UART_SetConfig+0x3d2>
 800a248:	6a3b      	ldr	r3, [r7, #32]
 800a24a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a24e:	d204      	bcs.n	800a25a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	6a3a      	ldr	r2, [r7, #32]
 800a256:	60da      	str	r2, [r3, #12]
 800a258:	e0c8      	b.n	800a3ec <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a25a:	2301      	movs	r3, #1
 800a25c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a260:	e0c4      	b.n	800a3ec <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	69db      	ldr	r3, [r3, #28]
 800a266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a26a:	d167      	bne.n	800a33c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a26c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a270:	2b08      	cmp	r3, #8
 800a272:	d828      	bhi.n	800a2c6 <UART_SetConfig+0x43e>
 800a274:	a201      	add	r2, pc, #4	; (adr r2, 800a27c <UART_SetConfig+0x3f4>)
 800a276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27a:	bf00      	nop
 800a27c:	0800a2a1 	.word	0x0800a2a1
 800a280:	0800a2a9 	.word	0x0800a2a9
 800a284:	0800a2b1 	.word	0x0800a2b1
 800a288:	0800a2c7 	.word	0x0800a2c7
 800a28c:	0800a2b7 	.word	0x0800a2b7
 800a290:	0800a2c7 	.word	0x0800a2c7
 800a294:	0800a2c7 	.word	0x0800a2c7
 800a298:	0800a2c7 	.word	0x0800a2c7
 800a29c:	0800a2bf 	.word	0x0800a2bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2a0:	f7fd fc5c 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 800a2a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a2a6:	e014      	b.n	800a2d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2a8:	f7fd fc6e 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 800a2ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a2ae:	e010      	b.n	800a2d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2b0:	4b5a      	ldr	r3, [pc, #360]	; (800a41c <UART_SetConfig+0x594>)
 800a2b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a2b4:	e00d      	b.n	800a2d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2b6:	f7fd fbe3 	bl	8007a80 <HAL_RCC_GetSysClockFreq>
 800a2ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a2bc:	e009      	b.n	800a2d2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a2c4:	e005      	b.n	800a2d2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a2d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 8089 	beq.w	800a3ec <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2de:	4a4e      	ldr	r2, [pc, #312]	; (800a418 <UART_SetConfig+0x590>)
 800a2e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2ec:	005a      	lsls	r2, r3, #1
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	085b      	lsrs	r3, r3, #1
 800a2f4:	441a      	add	r2, r3
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a300:	6a3b      	ldr	r3, [r7, #32]
 800a302:	2b0f      	cmp	r3, #15
 800a304:	d916      	bls.n	800a334 <UART_SetConfig+0x4ac>
 800a306:	6a3b      	ldr	r3, [r7, #32]
 800a308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a30c:	d212      	bcs.n	800a334 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a30e:	6a3b      	ldr	r3, [r7, #32]
 800a310:	b29b      	uxth	r3, r3
 800a312:	f023 030f 	bic.w	r3, r3, #15
 800a316:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a318:	6a3b      	ldr	r3, [r7, #32]
 800a31a:	085b      	lsrs	r3, r3, #1
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	f003 0307 	and.w	r3, r3, #7
 800a322:	b29a      	uxth	r2, r3
 800a324:	8bfb      	ldrh	r3, [r7, #30]
 800a326:	4313      	orrs	r3, r2
 800a328:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	8bfa      	ldrh	r2, [r7, #30]
 800a330:	60da      	str	r2, [r3, #12]
 800a332:	e05b      	b.n	800a3ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a33a:	e057      	b.n	800a3ec <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a33c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a340:	2b08      	cmp	r3, #8
 800a342:	d828      	bhi.n	800a396 <UART_SetConfig+0x50e>
 800a344:	a201      	add	r2, pc, #4	; (adr r2, 800a34c <UART_SetConfig+0x4c4>)
 800a346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a34a:	bf00      	nop
 800a34c:	0800a371 	.word	0x0800a371
 800a350:	0800a379 	.word	0x0800a379
 800a354:	0800a381 	.word	0x0800a381
 800a358:	0800a397 	.word	0x0800a397
 800a35c:	0800a387 	.word	0x0800a387
 800a360:	0800a397 	.word	0x0800a397
 800a364:	0800a397 	.word	0x0800a397
 800a368:	0800a397 	.word	0x0800a397
 800a36c:	0800a38f 	.word	0x0800a38f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a370:	f7fd fbf4 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 800a374:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a376:	e014      	b.n	800a3a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a378:	f7fd fc06 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 800a37c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a37e:	e010      	b.n	800a3a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a380:	4b26      	ldr	r3, [pc, #152]	; (800a41c <UART_SetConfig+0x594>)
 800a382:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a384:	e00d      	b.n	800a3a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a386:	f7fd fb7b 	bl	8007a80 <HAL_RCC_GetSysClockFreq>
 800a38a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a38c:	e009      	b.n	800a3a2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a38e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a392:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a394:	e005      	b.n	800a3a2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a396:	2300      	movs	r3, #0
 800a398:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a39a:	2301      	movs	r3, #1
 800a39c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a3a0:	bf00      	nop
    }

    if (pclk != 0U)
 800a3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d021      	beq.n	800a3ec <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ac:	4a1a      	ldr	r2, [pc, #104]	; (800a418 <UART_SetConfig+0x590>)
 800a3ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	085b      	lsrs	r3, r3, #1
 800a3c0:	441a      	add	r2, r3
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3cc:	6a3b      	ldr	r3, [r7, #32]
 800a3ce:	2b0f      	cmp	r3, #15
 800a3d0:	d909      	bls.n	800a3e6 <UART_SetConfig+0x55e>
 800a3d2:	6a3b      	ldr	r3, [r7, #32]
 800a3d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3d8:	d205      	bcs.n	800a3e6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3da:	6a3b      	ldr	r3, [r7, #32]
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	60da      	str	r2, [r3, #12]
 800a3e4:	e002      	b.n	800a3ec <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	2200      	movs	r2, #0
 800a400:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	2200      	movs	r2, #0
 800a406:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a408:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3730      	adds	r7, #48	; 0x30
 800a410:	46bd      	mov	sp, r7
 800a412:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a416:	bf00      	nop
 800a418:	0800e7c8 	.word	0x0800e7c8
 800a41c:	00f42400 	.word	0x00f42400

0800a420 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a42c:	f003 0301 	and.w	r3, r3, #1
 800a430:	2b00      	cmp	r3, #0
 800a432:	d00a      	beq.n	800a44a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	430a      	orrs	r2, r1
 800a448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a44e:	f003 0302 	and.w	r3, r3, #2
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00a      	beq.n	800a46c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	430a      	orrs	r2, r1
 800a46a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a470:	f003 0304 	and.w	r3, r3, #4
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00a      	beq.n	800a48e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	430a      	orrs	r2, r1
 800a48c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a492:	f003 0308 	and.w	r3, r3, #8
 800a496:	2b00      	cmp	r3, #0
 800a498:	d00a      	beq.n	800a4b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b4:	f003 0310 	and.w	r3, r3, #16
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d00a      	beq.n	800a4d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	430a      	orrs	r2, r1
 800a4d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4d6:	f003 0320 	and.w	r3, r3, #32
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00a      	beq.n	800a4f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d01a      	beq.n	800a536 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a51a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a51e:	d10a      	bne.n	800a536 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	430a      	orrs	r2, r1
 800a534:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a53a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00a      	beq.n	800a558 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	430a      	orrs	r2, r1
 800a556:	605a      	str	r2, [r3, #4]
  }
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b086      	sub	sp, #24
 800a568:	af02      	add	r7, sp, #8
 800a56a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2200      	movs	r2, #0
 800a570:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a574:	f7f9 f8f2 	bl	800375c <HAL_GetTick>
 800a578:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f003 0308 	and.w	r3, r3, #8
 800a584:	2b08      	cmp	r3, #8
 800a586:	d10e      	bne.n	800a5a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a588:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2200      	movs	r2, #0
 800a592:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f000 f82f 	bl	800a5fa <UART_WaitOnFlagUntilTimeout>
 800a59c:	4603      	mov	r3, r0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d001      	beq.n	800a5a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	e025      	b.n	800a5f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f003 0304 	and.w	r3, r3, #4
 800a5b0:	2b04      	cmp	r3, #4
 800a5b2:	d10e      	bne.n	800a5d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f819 	bl	800a5fa <UART_WaitOnFlagUntilTimeout>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d001      	beq.n	800a5d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e00f      	b.n	800a5f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2220      	movs	r2, #32
 800a5d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2220      	movs	r2, #32
 800a5de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b09c      	sub	sp, #112	; 0x70
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	4613      	mov	r3, r2
 800a608:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a60a:	e0a9      	b.n	800a760 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a60c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a612:	f000 80a5 	beq.w	800a760 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a616:	f7f9 f8a1 	bl	800375c <HAL_GetTick>
 800a61a:	4602      	mov	r2, r0
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	1ad3      	subs	r3, r2, r3
 800a620:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a622:	429a      	cmp	r2, r3
 800a624:	d302      	bcc.n	800a62c <UART_WaitOnFlagUntilTimeout+0x32>
 800a626:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d140      	bne.n	800a6ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a634:	e853 3f00 	ldrex	r3, [r3]
 800a638:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a63a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a63c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a640:	667b      	str	r3, [r7, #100]	; 0x64
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	461a      	mov	r2, r3
 800a648:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a64a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a64c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a650:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a652:	e841 2300 	strex	r3, r2, [r1]
 800a656:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a658:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d1e6      	bne.n	800a62c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3308      	adds	r3, #8
 800a664:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a668:	e853 3f00 	ldrex	r3, [r3]
 800a66c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a670:	f023 0301 	bic.w	r3, r3, #1
 800a674:	663b      	str	r3, [r7, #96]	; 0x60
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	3308      	adds	r3, #8
 800a67c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a67e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a680:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a682:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a684:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a686:	e841 2300 	strex	r3, r2, [r1]
 800a68a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a68c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1e5      	bne.n	800a65e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2220      	movs	r2, #32
 800a696:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2220      	movs	r2, #32
 800a69e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e069      	b.n	800a782 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f003 0304 	and.w	r3, r3, #4
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d051      	beq.n	800a760 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	69db      	ldr	r3, [r3, #28]
 800a6c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6ca:	d149      	bne.n	800a760 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6de:	e853 3f00 	ldrex	r3, [r3]
 800a6e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6f4:	637b      	str	r3, [r7, #52]	; 0x34
 800a6f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a6fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6fc:	e841 2300 	strex	r3, r2, [r1]
 800a700:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1e6      	bne.n	800a6d6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3308      	adds	r3, #8
 800a70e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	e853 3f00 	ldrex	r3, [r3]
 800a716:	613b      	str	r3, [r7, #16]
   return(result);
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	f023 0301 	bic.w	r3, r3, #1
 800a71e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	3308      	adds	r3, #8
 800a726:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a728:	623a      	str	r2, [r7, #32]
 800a72a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72c:	69f9      	ldr	r1, [r7, #28]
 800a72e:	6a3a      	ldr	r2, [r7, #32]
 800a730:	e841 2300 	strex	r3, r2, [r1]
 800a734:	61bb      	str	r3, [r7, #24]
   return(result);
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d1e5      	bne.n	800a708 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2220      	movs	r2, #32
 800a740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2220      	movs	r2, #32
 800a748:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2220      	movs	r2, #32
 800a750:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2200      	movs	r2, #0
 800a758:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a75c:	2303      	movs	r3, #3
 800a75e:	e010      	b.n	800a782 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	69da      	ldr	r2, [r3, #28]
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	4013      	ands	r3, r2
 800a76a:	68ba      	ldr	r2, [r7, #8]
 800a76c:	429a      	cmp	r2, r3
 800a76e:	bf0c      	ite	eq
 800a770:	2301      	moveq	r3, #1
 800a772:	2300      	movne	r3, #0
 800a774:	b2db      	uxtb	r3, r3
 800a776:	461a      	mov	r2, r3
 800a778:	79fb      	ldrb	r3, [r7, #7]
 800a77a:	429a      	cmp	r2, r3
 800a77c:	f43f af46 	beq.w	800a60c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a780:	2300      	movs	r3, #0
}
 800a782:	4618      	mov	r0, r3
 800a784:	3770      	adds	r7, #112	; 0x70
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a78a:	b480      	push	{r7}
 800a78c:	b085      	sub	sp, #20
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d101      	bne.n	800a7a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800a79c:	2302      	movs	r3, #2
 800a79e:	e027      	b.n	800a7f0 <HAL_UARTEx_DisableFifoMode+0x66>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2224      	movs	r2, #36	; 0x24
 800a7ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f022 0201 	bic.w	r2, r2, #1
 800a7c6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a7ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	68fa      	ldr	r2, [r7, #12]
 800a7dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2220      	movs	r2, #32
 800a7e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d101      	bne.n	800a814 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a810:	2302      	movs	r3, #2
 800a812:	e02d      	b.n	800a870 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2224      	movs	r2, #36	; 0x24
 800a820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f022 0201 	bic.w	r2, r2, #1
 800a83a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	683a      	ldr	r2, [r7, #0]
 800a84c:	430a      	orrs	r2, r1
 800a84e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f000 f84f 	bl	800a8f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	68fa      	ldr	r2, [r7, #12]
 800a85c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2220      	movs	r2, #32
 800a862:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2200      	movs	r2, #0
 800a86a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b084      	sub	sp, #16
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
 800a880:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d101      	bne.n	800a890 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a88c:	2302      	movs	r3, #2
 800a88e:	e02d      	b.n	800a8ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2201      	movs	r2, #1
 800a894:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2224      	movs	r2, #36	; 0x24
 800a89c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f022 0201 	bic.w	r2, r2, #1
 800a8b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	430a      	orrs	r2, r1
 800a8ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f811 	bl	800a8f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	68fa      	ldr	r2, [r7, #12]
 800a8d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2220      	movs	r2, #32
 800a8de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3710      	adds	r7, #16
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a900:	2b00      	cmp	r3, #0
 800a902:	d108      	bne.n	800a916 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a914:	e031      	b.n	800a97a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a916:	2308      	movs	r3, #8
 800a918:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a91a:	2308      	movs	r3, #8
 800a91c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	689b      	ldr	r3, [r3, #8]
 800a924:	0e5b      	lsrs	r3, r3, #25
 800a926:	b2db      	uxtb	r3, r3
 800a928:	f003 0307 	and.w	r3, r3, #7
 800a92c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	0f5b      	lsrs	r3, r3, #29
 800a936:	b2db      	uxtb	r3, r3
 800a938:	f003 0307 	and.w	r3, r3, #7
 800a93c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a93e:	7bbb      	ldrb	r3, [r7, #14]
 800a940:	7b3a      	ldrb	r2, [r7, #12]
 800a942:	4911      	ldr	r1, [pc, #68]	; (800a988 <UARTEx_SetNbDataToProcess+0x94>)
 800a944:	5c8a      	ldrb	r2, [r1, r2]
 800a946:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a94a:	7b3a      	ldrb	r2, [r7, #12]
 800a94c:	490f      	ldr	r1, [pc, #60]	; (800a98c <UARTEx_SetNbDataToProcess+0x98>)
 800a94e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a950:	fb93 f3f2 	sdiv	r3, r3, r2
 800a954:	b29a      	uxth	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
 800a95e:	7b7a      	ldrb	r2, [r7, #13]
 800a960:	4909      	ldr	r1, [pc, #36]	; (800a988 <UARTEx_SetNbDataToProcess+0x94>)
 800a962:	5c8a      	ldrb	r2, [r1, r2]
 800a964:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a968:	7b7a      	ldrb	r2, [r7, #13]
 800a96a:	4908      	ldr	r1, [pc, #32]	; (800a98c <UARTEx_SetNbDataToProcess+0x98>)
 800a96c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a96e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a972:	b29a      	uxth	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a97a:	bf00      	nop
 800a97c:	3714      	adds	r7, #20
 800a97e:	46bd      	mov	sp, r7
 800a980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a984:	4770      	bx	lr
 800a986:	bf00      	nop
 800a988:	0800e7e0 	.word	0x0800e7e0
 800a98c:	0800e7e8 	.word	0x0800e7e8

0800a990 <AS5600_init>:
 *      Author: TK
 */

#include "as5600.h"

void AS5600_init(AS5600 *sensor, I2C_HandleTypeDef *hi2c) {
 800a990:	b480      	push	{r7}
 800a992:	b083      	sub	sp, #12
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	6039      	str	r1, [r7, #0]
  sensor->hi2c = hi2c;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	683a      	ldr	r2, [r7, #0]
 800a99e:	601a      	str	r2, [r3, #0]
  sensor->n_rotations = 0;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	605a      	str	r2, [r3, #4]
  sensor->position = 0;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f04f 0200 	mov.w	r2, #0
 800a9ac:	609a      	str	r2, [r3, #8]
  sensor->position_prev = 0;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f04f 0200 	mov.w	r2, #0
 800a9b4:	60da      	str	r2, [r3, #12]
}
 800a9b6:	bf00      	nop
 800a9b8:	370c      	adds	r7, #12
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr
 800a9c2:	0000      	movs	r0, r0
 800a9c4:	0000      	movs	r0, r0
	...

0800a9c8 <AS5600_getPosition>:

float AS5600_getPosition(AS5600 *sensor) {
 800a9c8:	b5b0      	push	{r4, r5, r7, lr}
 800a9ca:	b08a      	sub	sp, #40	; 0x28
 800a9cc:	af04      	add	r7, sp, #16
 800a9ce:	6078      	str	r0, [r7, #4]
  uint8_t buf[2];
  HAL_I2C_Mem_Read(sensor->hi2c, 0b0110110<<1, 0x0E, I2C_MEMADD_SIZE_8BIT, buf, 2, 10);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6818      	ldr	r0, [r3, #0]
 800a9d4:	230a      	movs	r3, #10
 800a9d6:	9302      	str	r3, [sp, #8]
 800a9d8:	2302      	movs	r3, #2
 800a9da:	9301      	str	r3, [sp, #4]
 800a9dc:	f107 0308 	add.w	r3, r7, #8
 800a9e0:	9300      	str	r3, [sp, #0]
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	220e      	movs	r2, #14
 800a9e6:	216c      	movs	r1, #108	; 0x6c
 800a9e8:	f7fb fe3c 	bl	8006664 <HAL_I2C_Mem_Read>

  const uint16_t cpr = 4096;
 800a9ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a9f0:	82fb      	strh	r3, [r7, #22]
  uint16_t raw_angle = ((uint16_t)buf[0] << 8) | buf[1];
 800a9f2:	7a3b      	ldrb	r3, [r7, #8]
 800a9f4:	021b      	lsls	r3, r3, #8
 800a9f6:	b21a      	sxth	r2, r3
 800a9f8:	7a7b      	ldrb	r3, [r7, #9]
 800a9fa:	b21b      	sxth	r3, r3
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	b21b      	sxth	r3, r3
 800aa00:	82bb      	strh	r3, [r7, #20]
  float position_relative = ((float)raw_angle / (float)cpr) * (2*M_PI);
 800aa02:	8abb      	ldrh	r3, [r7, #20]
 800aa04:	ee07 3a90 	vmov	s15, r3
 800aa08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800aa0c:	8afb      	ldrh	r3, [r7, #22]
 800aa0e:	ee07 3a90 	vmov	s15, r3
 800aa12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa16:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800aa1a:	ee16 0a90 	vmov	r0, s13
 800aa1e:	f7f5 fdbb 	bl	8000598 <__aeabi_f2d>
 800aa22:	a32f      	add	r3, pc, #188	; (adr r3, 800aae0 <AS5600_getPosition+0x118>)
 800aa24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa28:	f7f5 fe0e 	bl	8000648 <__aeabi_dmul>
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	460b      	mov	r3, r1
 800aa30:	4610      	mov	r0, r2
 800aa32:	4619      	mov	r1, r3
 800aa34:	f7f6 f8e0 	bl	8000bf8 <__aeabi_d2f>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	613b      	str	r3, [r7, #16]

  float delta_position = position_relative - sensor->position_prev;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	edd3 7a03 	vldr	s15, [r3, #12]
 800aa42:	ed97 7a04 	vldr	s14, [r7, #16]
 800aa46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (fabsf(delta_position) > 0.8 * (2*M_PI)) {
 800aa4e:	edd7 7a03 	vldr	s15, [r7, #12]
 800aa52:	eef0 7ae7 	vabs.f32	s15, s15
 800aa56:	ee17 0a90 	vmov	r0, s15
 800aa5a:	f7f5 fd9d 	bl	8000598 <__aeabi_f2d>
 800aa5e:	a322      	add	r3, pc, #136	; (adr r3, 800aae8 <AS5600_getPosition+0x120>)
 800aa60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa64:	f7f6 f880 	bl	8000b68 <__aeabi_dcmpgt>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00f      	beq.n	800aa8e <AS5600_getPosition+0xc6>
    sensor->n_rotations += (delta_position > 0) ? -1 : 1;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	edd7 7a03 	vldr	s15, [r7, #12]
 800aa76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800aa7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa7e:	dd02      	ble.n	800aa86 <AS5600_getPosition+0xbe>
 800aa80:	f04f 32ff 	mov.w	r2, #4294967295
 800aa84:	e000      	b.n	800aa88 <AS5600_getPosition+0xc0>
 800aa86:	2201      	movs	r2, #1
 800aa88:	441a      	add	r2, r3
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	605a      	str	r2, [r3, #4]
  }

  sensor->position_prev = position_relative;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	60da      	str	r2, [r3, #12]

  return position_relative + sensor->n_rotations * (2*M_PI);
 800aa94:	6938      	ldr	r0, [r7, #16]
 800aa96:	f7f5 fd7f 	bl	8000598 <__aeabi_f2d>
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	460d      	mov	r5, r1
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f7f5 fd66 	bl	8000574 <__aeabi_i2d>
 800aaa8:	a30d      	add	r3, pc, #52	; (adr r3, 800aae0 <AS5600_getPosition+0x118>)
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	f7f5 fdcb 	bl	8000648 <__aeabi_dmul>
 800aab2:	4602      	mov	r2, r0
 800aab4:	460b      	mov	r3, r1
 800aab6:	4620      	mov	r0, r4
 800aab8:	4629      	mov	r1, r5
 800aaba:	f7f5 fc0f 	bl	80002dc <__adddf3>
 800aabe:	4602      	mov	r2, r0
 800aac0:	460b      	mov	r3, r1
 800aac2:	4610      	mov	r0, r2
 800aac4:	4619      	mov	r1, r3
 800aac6:	f7f6 f897 	bl	8000bf8 <__aeabi_d2f>
 800aaca:	4603      	mov	r3, r0
 800aacc:	ee07 3a90 	vmov	s15, r3
}
 800aad0:	eeb0 0a67 	vmov.f32	s0, s15
 800aad4:	3718      	adds	r7, #24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bdb0      	pop	{r4, r5, r7, pc}
 800aada:	bf00      	nop
 800aadc:	f3af 8000 	nop.w
 800aae0:	54442d18 	.word	0x54442d18
 800aae4:	401921fb 	.word	0x401921fb
 800aae8:	769cf0e0 	.word	0x769cf0e0
 800aaec:	40141b2f 	.word	0x40141b2f

0800aaf0 <__errno>:
 800aaf0:	4b01      	ldr	r3, [pc, #4]	; (800aaf8 <__errno+0x8>)
 800aaf2:	6818      	ldr	r0, [r3, #0]
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop
 800aaf8:	2000000c 	.word	0x2000000c

0800aafc <__libc_init_array>:
 800aafc:	b570      	push	{r4, r5, r6, lr}
 800aafe:	4d0d      	ldr	r5, [pc, #52]	; (800ab34 <__libc_init_array+0x38>)
 800ab00:	4c0d      	ldr	r4, [pc, #52]	; (800ab38 <__libc_init_array+0x3c>)
 800ab02:	1b64      	subs	r4, r4, r5
 800ab04:	10a4      	asrs	r4, r4, #2
 800ab06:	2600      	movs	r6, #0
 800ab08:	42a6      	cmp	r6, r4
 800ab0a:	d109      	bne.n	800ab20 <__libc_init_array+0x24>
 800ab0c:	4d0b      	ldr	r5, [pc, #44]	; (800ab3c <__libc_init_array+0x40>)
 800ab0e:	4c0c      	ldr	r4, [pc, #48]	; (800ab40 <__libc_init_array+0x44>)
 800ab10:	f003 fdb8 	bl	800e684 <_init>
 800ab14:	1b64      	subs	r4, r4, r5
 800ab16:	10a4      	asrs	r4, r4, #2
 800ab18:	2600      	movs	r6, #0
 800ab1a:	42a6      	cmp	r6, r4
 800ab1c:	d105      	bne.n	800ab2a <__libc_init_array+0x2e>
 800ab1e:	bd70      	pop	{r4, r5, r6, pc}
 800ab20:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab24:	4798      	blx	r3
 800ab26:	3601      	adds	r6, #1
 800ab28:	e7ee      	b.n	800ab08 <__libc_init_array+0xc>
 800ab2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab2e:	4798      	blx	r3
 800ab30:	3601      	adds	r6, #1
 800ab32:	e7f2      	b.n	800ab1a <__libc_init_array+0x1e>
 800ab34:	0800efac 	.word	0x0800efac
 800ab38:	0800efac 	.word	0x0800efac
 800ab3c:	0800efac 	.word	0x0800efac
 800ab40:	0800efb0 	.word	0x0800efb0

0800ab44 <memset>:
 800ab44:	4402      	add	r2, r0
 800ab46:	4603      	mov	r3, r0
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d100      	bne.n	800ab4e <memset+0xa>
 800ab4c:	4770      	bx	lr
 800ab4e:	f803 1b01 	strb.w	r1, [r3], #1
 800ab52:	e7f9      	b.n	800ab48 <memset+0x4>

0800ab54 <__cvt>:
 800ab54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab58:	ec55 4b10 	vmov	r4, r5, d0
 800ab5c:	2d00      	cmp	r5, #0
 800ab5e:	460e      	mov	r6, r1
 800ab60:	4619      	mov	r1, r3
 800ab62:	462b      	mov	r3, r5
 800ab64:	bfbb      	ittet	lt
 800ab66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ab6a:	461d      	movlt	r5, r3
 800ab6c:	2300      	movge	r3, #0
 800ab6e:	232d      	movlt	r3, #45	; 0x2d
 800ab70:	700b      	strb	r3, [r1, #0]
 800ab72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ab78:	4691      	mov	r9, r2
 800ab7a:	f023 0820 	bic.w	r8, r3, #32
 800ab7e:	bfbc      	itt	lt
 800ab80:	4622      	movlt	r2, r4
 800ab82:	4614      	movlt	r4, r2
 800ab84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab88:	d005      	beq.n	800ab96 <__cvt+0x42>
 800ab8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab8e:	d100      	bne.n	800ab92 <__cvt+0x3e>
 800ab90:	3601      	adds	r6, #1
 800ab92:	2102      	movs	r1, #2
 800ab94:	e000      	b.n	800ab98 <__cvt+0x44>
 800ab96:	2103      	movs	r1, #3
 800ab98:	ab03      	add	r3, sp, #12
 800ab9a:	9301      	str	r3, [sp, #4]
 800ab9c:	ab02      	add	r3, sp, #8
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	ec45 4b10 	vmov	d0, r4, r5
 800aba4:	4653      	mov	r3, sl
 800aba6:	4632      	mov	r2, r6
 800aba8:	f000 fcea 	bl	800b580 <_dtoa_r>
 800abac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800abb0:	4607      	mov	r7, r0
 800abb2:	d102      	bne.n	800abba <__cvt+0x66>
 800abb4:	f019 0f01 	tst.w	r9, #1
 800abb8:	d022      	beq.n	800ac00 <__cvt+0xac>
 800abba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800abbe:	eb07 0906 	add.w	r9, r7, r6
 800abc2:	d110      	bne.n	800abe6 <__cvt+0x92>
 800abc4:	783b      	ldrb	r3, [r7, #0]
 800abc6:	2b30      	cmp	r3, #48	; 0x30
 800abc8:	d10a      	bne.n	800abe0 <__cvt+0x8c>
 800abca:	2200      	movs	r2, #0
 800abcc:	2300      	movs	r3, #0
 800abce:	4620      	mov	r0, r4
 800abd0:	4629      	mov	r1, r5
 800abd2:	f7f5 ffa1 	bl	8000b18 <__aeabi_dcmpeq>
 800abd6:	b918      	cbnz	r0, 800abe0 <__cvt+0x8c>
 800abd8:	f1c6 0601 	rsb	r6, r6, #1
 800abdc:	f8ca 6000 	str.w	r6, [sl]
 800abe0:	f8da 3000 	ldr.w	r3, [sl]
 800abe4:	4499      	add	r9, r3
 800abe6:	2200      	movs	r2, #0
 800abe8:	2300      	movs	r3, #0
 800abea:	4620      	mov	r0, r4
 800abec:	4629      	mov	r1, r5
 800abee:	f7f5 ff93 	bl	8000b18 <__aeabi_dcmpeq>
 800abf2:	b108      	cbz	r0, 800abf8 <__cvt+0xa4>
 800abf4:	f8cd 900c 	str.w	r9, [sp, #12]
 800abf8:	2230      	movs	r2, #48	; 0x30
 800abfa:	9b03      	ldr	r3, [sp, #12]
 800abfc:	454b      	cmp	r3, r9
 800abfe:	d307      	bcc.n	800ac10 <__cvt+0xbc>
 800ac00:	9b03      	ldr	r3, [sp, #12]
 800ac02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac04:	1bdb      	subs	r3, r3, r7
 800ac06:	4638      	mov	r0, r7
 800ac08:	6013      	str	r3, [r2, #0]
 800ac0a:	b004      	add	sp, #16
 800ac0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac10:	1c59      	adds	r1, r3, #1
 800ac12:	9103      	str	r1, [sp, #12]
 800ac14:	701a      	strb	r2, [r3, #0]
 800ac16:	e7f0      	b.n	800abfa <__cvt+0xa6>

0800ac18 <__exponent>:
 800ac18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2900      	cmp	r1, #0
 800ac1e:	bfb8      	it	lt
 800ac20:	4249      	neglt	r1, r1
 800ac22:	f803 2b02 	strb.w	r2, [r3], #2
 800ac26:	bfb4      	ite	lt
 800ac28:	222d      	movlt	r2, #45	; 0x2d
 800ac2a:	222b      	movge	r2, #43	; 0x2b
 800ac2c:	2909      	cmp	r1, #9
 800ac2e:	7042      	strb	r2, [r0, #1]
 800ac30:	dd2a      	ble.n	800ac88 <__exponent+0x70>
 800ac32:	f10d 0407 	add.w	r4, sp, #7
 800ac36:	46a4      	mov	ip, r4
 800ac38:	270a      	movs	r7, #10
 800ac3a:	46a6      	mov	lr, r4
 800ac3c:	460a      	mov	r2, r1
 800ac3e:	fb91 f6f7 	sdiv	r6, r1, r7
 800ac42:	fb07 1516 	mls	r5, r7, r6, r1
 800ac46:	3530      	adds	r5, #48	; 0x30
 800ac48:	2a63      	cmp	r2, #99	; 0x63
 800ac4a:	f104 34ff 	add.w	r4, r4, #4294967295
 800ac4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ac52:	4631      	mov	r1, r6
 800ac54:	dcf1      	bgt.n	800ac3a <__exponent+0x22>
 800ac56:	3130      	adds	r1, #48	; 0x30
 800ac58:	f1ae 0502 	sub.w	r5, lr, #2
 800ac5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ac60:	1c44      	adds	r4, r0, #1
 800ac62:	4629      	mov	r1, r5
 800ac64:	4561      	cmp	r1, ip
 800ac66:	d30a      	bcc.n	800ac7e <__exponent+0x66>
 800ac68:	f10d 0209 	add.w	r2, sp, #9
 800ac6c:	eba2 020e 	sub.w	r2, r2, lr
 800ac70:	4565      	cmp	r5, ip
 800ac72:	bf88      	it	hi
 800ac74:	2200      	movhi	r2, #0
 800ac76:	4413      	add	r3, r2
 800ac78:	1a18      	subs	r0, r3, r0
 800ac7a:	b003      	add	sp, #12
 800ac7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac82:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ac86:	e7ed      	b.n	800ac64 <__exponent+0x4c>
 800ac88:	2330      	movs	r3, #48	; 0x30
 800ac8a:	3130      	adds	r1, #48	; 0x30
 800ac8c:	7083      	strb	r3, [r0, #2]
 800ac8e:	70c1      	strb	r1, [r0, #3]
 800ac90:	1d03      	adds	r3, r0, #4
 800ac92:	e7f1      	b.n	800ac78 <__exponent+0x60>

0800ac94 <_printf_float>:
 800ac94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac98:	ed2d 8b02 	vpush	{d8}
 800ac9c:	b08d      	sub	sp, #52	; 0x34
 800ac9e:	460c      	mov	r4, r1
 800aca0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800aca4:	4616      	mov	r6, r2
 800aca6:	461f      	mov	r7, r3
 800aca8:	4605      	mov	r5, r0
 800acaa:	f001 fa57 	bl	800c15c <_localeconv_r>
 800acae:	f8d0 a000 	ldr.w	sl, [r0]
 800acb2:	4650      	mov	r0, sl
 800acb4:	f7f5 fab4 	bl	8000220 <strlen>
 800acb8:	2300      	movs	r3, #0
 800acba:	930a      	str	r3, [sp, #40]	; 0x28
 800acbc:	6823      	ldr	r3, [r4, #0]
 800acbe:	9305      	str	r3, [sp, #20]
 800acc0:	f8d8 3000 	ldr.w	r3, [r8]
 800acc4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800acc8:	3307      	adds	r3, #7
 800acca:	f023 0307 	bic.w	r3, r3, #7
 800acce:	f103 0208 	add.w	r2, r3, #8
 800acd2:	f8c8 2000 	str.w	r2, [r8]
 800acd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800acde:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ace2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ace6:	9307      	str	r3, [sp, #28]
 800ace8:	f8cd 8018 	str.w	r8, [sp, #24]
 800acec:	ee08 0a10 	vmov	s16, r0
 800acf0:	4b9f      	ldr	r3, [pc, #636]	; (800af70 <_printf_float+0x2dc>)
 800acf2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acf6:	f04f 32ff 	mov.w	r2, #4294967295
 800acfa:	f7f5 ff3f 	bl	8000b7c <__aeabi_dcmpun>
 800acfe:	bb88      	cbnz	r0, 800ad64 <_printf_float+0xd0>
 800ad00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad04:	4b9a      	ldr	r3, [pc, #616]	; (800af70 <_printf_float+0x2dc>)
 800ad06:	f04f 32ff 	mov.w	r2, #4294967295
 800ad0a:	f7f5 ff19 	bl	8000b40 <__aeabi_dcmple>
 800ad0e:	bb48      	cbnz	r0, 800ad64 <_printf_float+0xd0>
 800ad10:	2200      	movs	r2, #0
 800ad12:	2300      	movs	r3, #0
 800ad14:	4640      	mov	r0, r8
 800ad16:	4649      	mov	r1, r9
 800ad18:	f7f5 ff08 	bl	8000b2c <__aeabi_dcmplt>
 800ad1c:	b110      	cbz	r0, 800ad24 <_printf_float+0x90>
 800ad1e:	232d      	movs	r3, #45	; 0x2d
 800ad20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad24:	4b93      	ldr	r3, [pc, #588]	; (800af74 <_printf_float+0x2e0>)
 800ad26:	4894      	ldr	r0, [pc, #592]	; (800af78 <_printf_float+0x2e4>)
 800ad28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ad2c:	bf94      	ite	ls
 800ad2e:	4698      	movls	r8, r3
 800ad30:	4680      	movhi	r8, r0
 800ad32:	2303      	movs	r3, #3
 800ad34:	6123      	str	r3, [r4, #16]
 800ad36:	9b05      	ldr	r3, [sp, #20]
 800ad38:	f023 0204 	bic.w	r2, r3, #4
 800ad3c:	6022      	str	r2, [r4, #0]
 800ad3e:	f04f 0900 	mov.w	r9, #0
 800ad42:	9700      	str	r7, [sp, #0]
 800ad44:	4633      	mov	r3, r6
 800ad46:	aa0b      	add	r2, sp, #44	; 0x2c
 800ad48:	4621      	mov	r1, r4
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	f000 f9d8 	bl	800b100 <_printf_common>
 800ad50:	3001      	adds	r0, #1
 800ad52:	f040 8090 	bne.w	800ae76 <_printf_float+0x1e2>
 800ad56:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5a:	b00d      	add	sp, #52	; 0x34
 800ad5c:	ecbd 8b02 	vpop	{d8}
 800ad60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad64:	4642      	mov	r2, r8
 800ad66:	464b      	mov	r3, r9
 800ad68:	4640      	mov	r0, r8
 800ad6a:	4649      	mov	r1, r9
 800ad6c:	f7f5 ff06 	bl	8000b7c <__aeabi_dcmpun>
 800ad70:	b140      	cbz	r0, 800ad84 <_printf_float+0xf0>
 800ad72:	464b      	mov	r3, r9
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	bfbc      	itt	lt
 800ad78:	232d      	movlt	r3, #45	; 0x2d
 800ad7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ad7e:	487f      	ldr	r0, [pc, #508]	; (800af7c <_printf_float+0x2e8>)
 800ad80:	4b7f      	ldr	r3, [pc, #508]	; (800af80 <_printf_float+0x2ec>)
 800ad82:	e7d1      	b.n	800ad28 <_printf_float+0x94>
 800ad84:	6863      	ldr	r3, [r4, #4]
 800ad86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ad8a:	9206      	str	r2, [sp, #24]
 800ad8c:	1c5a      	adds	r2, r3, #1
 800ad8e:	d13f      	bne.n	800ae10 <_printf_float+0x17c>
 800ad90:	2306      	movs	r3, #6
 800ad92:	6063      	str	r3, [r4, #4]
 800ad94:	9b05      	ldr	r3, [sp, #20]
 800ad96:	6861      	ldr	r1, [r4, #4]
 800ad98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	9303      	str	r3, [sp, #12]
 800ada0:	ab0a      	add	r3, sp, #40	; 0x28
 800ada2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ada6:	ab09      	add	r3, sp, #36	; 0x24
 800ada8:	ec49 8b10 	vmov	d0, r8, r9
 800adac:	9300      	str	r3, [sp, #0]
 800adae:	6022      	str	r2, [r4, #0]
 800adb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800adb4:	4628      	mov	r0, r5
 800adb6:	f7ff fecd 	bl	800ab54 <__cvt>
 800adba:	9b06      	ldr	r3, [sp, #24]
 800adbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800adbe:	2b47      	cmp	r3, #71	; 0x47
 800adc0:	4680      	mov	r8, r0
 800adc2:	d108      	bne.n	800add6 <_printf_float+0x142>
 800adc4:	1cc8      	adds	r0, r1, #3
 800adc6:	db02      	blt.n	800adce <_printf_float+0x13a>
 800adc8:	6863      	ldr	r3, [r4, #4]
 800adca:	4299      	cmp	r1, r3
 800adcc:	dd41      	ble.n	800ae52 <_printf_float+0x1be>
 800adce:	f1ab 0b02 	sub.w	fp, fp, #2
 800add2:	fa5f fb8b 	uxtb.w	fp, fp
 800add6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800adda:	d820      	bhi.n	800ae1e <_printf_float+0x18a>
 800addc:	3901      	subs	r1, #1
 800adde:	465a      	mov	r2, fp
 800ade0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ade4:	9109      	str	r1, [sp, #36]	; 0x24
 800ade6:	f7ff ff17 	bl	800ac18 <__exponent>
 800adea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800adec:	1813      	adds	r3, r2, r0
 800adee:	2a01      	cmp	r2, #1
 800adf0:	4681      	mov	r9, r0
 800adf2:	6123      	str	r3, [r4, #16]
 800adf4:	dc02      	bgt.n	800adfc <_printf_float+0x168>
 800adf6:	6822      	ldr	r2, [r4, #0]
 800adf8:	07d2      	lsls	r2, r2, #31
 800adfa:	d501      	bpl.n	800ae00 <_printf_float+0x16c>
 800adfc:	3301      	adds	r3, #1
 800adfe:	6123      	str	r3, [r4, #16]
 800ae00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d09c      	beq.n	800ad42 <_printf_float+0xae>
 800ae08:	232d      	movs	r3, #45	; 0x2d
 800ae0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae0e:	e798      	b.n	800ad42 <_printf_float+0xae>
 800ae10:	9a06      	ldr	r2, [sp, #24]
 800ae12:	2a47      	cmp	r2, #71	; 0x47
 800ae14:	d1be      	bne.n	800ad94 <_printf_float+0x100>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1bc      	bne.n	800ad94 <_printf_float+0x100>
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e7b9      	b.n	800ad92 <_printf_float+0xfe>
 800ae1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ae22:	d118      	bne.n	800ae56 <_printf_float+0x1c2>
 800ae24:	2900      	cmp	r1, #0
 800ae26:	6863      	ldr	r3, [r4, #4]
 800ae28:	dd0b      	ble.n	800ae42 <_printf_float+0x1ae>
 800ae2a:	6121      	str	r1, [r4, #16]
 800ae2c:	b913      	cbnz	r3, 800ae34 <_printf_float+0x1a0>
 800ae2e:	6822      	ldr	r2, [r4, #0]
 800ae30:	07d0      	lsls	r0, r2, #31
 800ae32:	d502      	bpl.n	800ae3a <_printf_float+0x1a6>
 800ae34:	3301      	adds	r3, #1
 800ae36:	440b      	add	r3, r1
 800ae38:	6123      	str	r3, [r4, #16]
 800ae3a:	65a1      	str	r1, [r4, #88]	; 0x58
 800ae3c:	f04f 0900 	mov.w	r9, #0
 800ae40:	e7de      	b.n	800ae00 <_printf_float+0x16c>
 800ae42:	b913      	cbnz	r3, 800ae4a <_printf_float+0x1b6>
 800ae44:	6822      	ldr	r2, [r4, #0]
 800ae46:	07d2      	lsls	r2, r2, #31
 800ae48:	d501      	bpl.n	800ae4e <_printf_float+0x1ba>
 800ae4a:	3302      	adds	r3, #2
 800ae4c:	e7f4      	b.n	800ae38 <_printf_float+0x1a4>
 800ae4e:	2301      	movs	r3, #1
 800ae50:	e7f2      	b.n	800ae38 <_printf_float+0x1a4>
 800ae52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ae56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae58:	4299      	cmp	r1, r3
 800ae5a:	db05      	blt.n	800ae68 <_printf_float+0x1d4>
 800ae5c:	6823      	ldr	r3, [r4, #0]
 800ae5e:	6121      	str	r1, [r4, #16]
 800ae60:	07d8      	lsls	r0, r3, #31
 800ae62:	d5ea      	bpl.n	800ae3a <_printf_float+0x1a6>
 800ae64:	1c4b      	adds	r3, r1, #1
 800ae66:	e7e7      	b.n	800ae38 <_printf_float+0x1a4>
 800ae68:	2900      	cmp	r1, #0
 800ae6a:	bfd4      	ite	le
 800ae6c:	f1c1 0202 	rsble	r2, r1, #2
 800ae70:	2201      	movgt	r2, #1
 800ae72:	4413      	add	r3, r2
 800ae74:	e7e0      	b.n	800ae38 <_printf_float+0x1a4>
 800ae76:	6823      	ldr	r3, [r4, #0]
 800ae78:	055a      	lsls	r2, r3, #21
 800ae7a:	d407      	bmi.n	800ae8c <_printf_float+0x1f8>
 800ae7c:	6923      	ldr	r3, [r4, #16]
 800ae7e:	4642      	mov	r2, r8
 800ae80:	4631      	mov	r1, r6
 800ae82:	4628      	mov	r0, r5
 800ae84:	47b8      	blx	r7
 800ae86:	3001      	adds	r0, #1
 800ae88:	d12c      	bne.n	800aee4 <_printf_float+0x250>
 800ae8a:	e764      	b.n	800ad56 <_printf_float+0xc2>
 800ae8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae90:	f240 80e0 	bls.w	800b054 <_printf_float+0x3c0>
 800ae94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae98:	2200      	movs	r2, #0
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	f7f5 fe3c 	bl	8000b18 <__aeabi_dcmpeq>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d034      	beq.n	800af0e <_printf_float+0x27a>
 800aea4:	4a37      	ldr	r2, [pc, #220]	; (800af84 <_printf_float+0x2f0>)
 800aea6:	2301      	movs	r3, #1
 800aea8:	4631      	mov	r1, r6
 800aeaa:	4628      	mov	r0, r5
 800aeac:	47b8      	blx	r7
 800aeae:	3001      	adds	r0, #1
 800aeb0:	f43f af51 	beq.w	800ad56 <_printf_float+0xc2>
 800aeb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	db02      	blt.n	800aec2 <_printf_float+0x22e>
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	07d8      	lsls	r0, r3, #31
 800aec0:	d510      	bpl.n	800aee4 <_printf_float+0x250>
 800aec2:	ee18 3a10 	vmov	r3, s16
 800aec6:	4652      	mov	r2, sl
 800aec8:	4631      	mov	r1, r6
 800aeca:	4628      	mov	r0, r5
 800aecc:	47b8      	blx	r7
 800aece:	3001      	adds	r0, #1
 800aed0:	f43f af41 	beq.w	800ad56 <_printf_float+0xc2>
 800aed4:	f04f 0800 	mov.w	r8, #0
 800aed8:	f104 091a 	add.w	r9, r4, #26
 800aedc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aede:	3b01      	subs	r3, #1
 800aee0:	4543      	cmp	r3, r8
 800aee2:	dc09      	bgt.n	800aef8 <_printf_float+0x264>
 800aee4:	6823      	ldr	r3, [r4, #0]
 800aee6:	079b      	lsls	r3, r3, #30
 800aee8:	f100 8105 	bmi.w	800b0f6 <_printf_float+0x462>
 800aeec:	68e0      	ldr	r0, [r4, #12]
 800aeee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aef0:	4298      	cmp	r0, r3
 800aef2:	bfb8      	it	lt
 800aef4:	4618      	movlt	r0, r3
 800aef6:	e730      	b.n	800ad5a <_printf_float+0xc6>
 800aef8:	2301      	movs	r3, #1
 800aefa:	464a      	mov	r2, r9
 800aefc:	4631      	mov	r1, r6
 800aefe:	4628      	mov	r0, r5
 800af00:	47b8      	blx	r7
 800af02:	3001      	adds	r0, #1
 800af04:	f43f af27 	beq.w	800ad56 <_printf_float+0xc2>
 800af08:	f108 0801 	add.w	r8, r8, #1
 800af0c:	e7e6      	b.n	800aedc <_printf_float+0x248>
 800af0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af10:	2b00      	cmp	r3, #0
 800af12:	dc39      	bgt.n	800af88 <_printf_float+0x2f4>
 800af14:	4a1b      	ldr	r2, [pc, #108]	; (800af84 <_printf_float+0x2f0>)
 800af16:	2301      	movs	r3, #1
 800af18:	4631      	mov	r1, r6
 800af1a:	4628      	mov	r0, r5
 800af1c:	47b8      	blx	r7
 800af1e:	3001      	adds	r0, #1
 800af20:	f43f af19 	beq.w	800ad56 <_printf_float+0xc2>
 800af24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af28:	4313      	orrs	r3, r2
 800af2a:	d102      	bne.n	800af32 <_printf_float+0x29e>
 800af2c:	6823      	ldr	r3, [r4, #0]
 800af2e:	07d9      	lsls	r1, r3, #31
 800af30:	d5d8      	bpl.n	800aee4 <_printf_float+0x250>
 800af32:	ee18 3a10 	vmov	r3, s16
 800af36:	4652      	mov	r2, sl
 800af38:	4631      	mov	r1, r6
 800af3a:	4628      	mov	r0, r5
 800af3c:	47b8      	blx	r7
 800af3e:	3001      	adds	r0, #1
 800af40:	f43f af09 	beq.w	800ad56 <_printf_float+0xc2>
 800af44:	f04f 0900 	mov.w	r9, #0
 800af48:	f104 0a1a 	add.w	sl, r4, #26
 800af4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af4e:	425b      	negs	r3, r3
 800af50:	454b      	cmp	r3, r9
 800af52:	dc01      	bgt.n	800af58 <_printf_float+0x2c4>
 800af54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af56:	e792      	b.n	800ae7e <_printf_float+0x1ea>
 800af58:	2301      	movs	r3, #1
 800af5a:	4652      	mov	r2, sl
 800af5c:	4631      	mov	r1, r6
 800af5e:	4628      	mov	r0, r5
 800af60:	47b8      	blx	r7
 800af62:	3001      	adds	r0, #1
 800af64:	f43f aef7 	beq.w	800ad56 <_printf_float+0xc2>
 800af68:	f109 0901 	add.w	r9, r9, #1
 800af6c:	e7ee      	b.n	800af4c <_printf_float+0x2b8>
 800af6e:	bf00      	nop
 800af70:	7fefffff 	.word	0x7fefffff
 800af74:	0800e7f4 	.word	0x0800e7f4
 800af78:	0800e7f8 	.word	0x0800e7f8
 800af7c:	0800e800 	.word	0x0800e800
 800af80:	0800e7fc 	.word	0x0800e7fc
 800af84:	0800e804 	.word	0x0800e804
 800af88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af8c:	429a      	cmp	r2, r3
 800af8e:	bfa8      	it	ge
 800af90:	461a      	movge	r2, r3
 800af92:	2a00      	cmp	r2, #0
 800af94:	4691      	mov	r9, r2
 800af96:	dc37      	bgt.n	800b008 <_printf_float+0x374>
 800af98:	f04f 0b00 	mov.w	fp, #0
 800af9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afa0:	f104 021a 	add.w	r2, r4, #26
 800afa4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800afa6:	9305      	str	r3, [sp, #20]
 800afa8:	eba3 0309 	sub.w	r3, r3, r9
 800afac:	455b      	cmp	r3, fp
 800afae:	dc33      	bgt.n	800b018 <_printf_float+0x384>
 800afb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afb4:	429a      	cmp	r2, r3
 800afb6:	db3b      	blt.n	800b030 <_printf_float+0x39c>
 800afb8:	6823      	ldr	r3, [r4, #0]
 800afba:	07da      	lsls	r2, r3, #31
 800afbc:	d438      	bmi.n	800b030 <_printf_float+0x39c>
 800afbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afc0:	9a05      	ldr	r2, [sp, #20]
 800afc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afc4:	1a9a      	subs	r2, r3, r2
 800afc6:	eba3 0901 	sub.w	r9, r3, r1
 800afca:	4591      	cmp	r9, r2
 800afcc:	bfa8      	it	ge
 800afce:	4691      	movge	r9, r2
 800afd0:	f1b9 0f00 	cmp.w	r9, #0
 800afd4:	dc35      	bgt.n	800b042 <_printf_float+0x3ae>
 800afd6:	f04f 0800 	mov.w	r8, #0
 800afda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afde:	f104 0a1a 	add.w	sl, r4, #26
 800afe2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afe6:	1a9b      	subs	r3, r3, r2
 800afe8:	eba3 0309 	sub.w	r3, r3, r9
 800afec:	4543      	cmp	r3, r8
 800afee:	f77f af79 	ble.w	800aee4 <_printf_float+0x250>
 800aff2:	2301      	movs	r3, #1
 800aff4:	4652      	mov	r2, sl
 800aff6:	4631      	mov	r1, r6
 800aff8:	4628      	mov	r0, r5
 800affa:	47b8      	blx	r7
 800affc:	3001      	adds	r0, #1
 800affe:	f43f aeaa 	beq.w	800ad56 <_printf_float+0xc2>
 800b002:	f108 0801 	add.w	r8, r8, #1
 800b006:	e7ec      	b.n	800afe2 <_printf_float+0x34e>
 800b008:	4613      	mov	r3, r2
 800b00a:	4631      	mov	r1, r6
 800b00c:	4642      	mov	r2, r8
 800b00e:	4628      	mov	r0, r5
 800b010:	47b8      	blx	r7
 800b012:	3001      	adds	r0, #1
 800b014:	d1c0      	bne.n	800af98 <_printf_float+0x304>
 800b016:	e69e      	b.n	800ad56 <_printf_float+0xc2>
 800b018:	2301      	movs	r3, #1
 800b01a:	4631      	mov	r1, r6
 800b01c:	4628      	mov	r0, r5
 800b01e:	9205      	str	r2, [sp, #20]
 800b020:	47b8      	blx	r7
 800b022:	3001      	adds	r0, #1
 800b024:	f43f ae97 	beq.w	800ad56 <_printf_float+0xc2>
 800b028:	9a05      	ldr	r2, [sp, #20]
 800b02a:	f10b 0b01 	add.w	fp, fp, #1
 800b02e:	e7b9      	b.n	800afa4 <_printf_float+0x310>
 800b030:	ee18 3a10 	vmov	r3, s16
 800b034:	4652      	mov	r2, sl
 800b036:	4631      	mov	r1, r6
 800b038:	4628      	mov	r0, r5
 800b03a:	47b8      	blx	r7
 800b03c:	3001      	adds	r0, #1
 800b03e:	d1be      	bne.n	800afbe <_printf_float+0x32a>
 800b040:	e689      	b.n	800ad56 <_printf_float+0xc2>
 800b042:	9a05      	ldr	r2, [sp, #20]
 800b044:	464b      	mov	r3, r9
 800b046:	4442      	add	r2, r8
 800b048:	4631      	mov	r1, r6
 800b04a:	4628      	mov	r0, r5
 800b04c:	47b8      	blx	r7
 800b04e:	3001      	adds	r0, #1
 800b050:	d1c1      	bne.n	800afd6 <_printf_float+0x342>
 800b052:	e680      	b.n	800ad56 <_printf_float+0xc2>
 800b054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b056:	2a01      	cmp	r2, #1
 800b058:	dc01      	bgt.n	800b05e <_printf_float+0x3ca>
 800b05a:	07db      	lsls	r3, r3, #31
 800b05c:	d538      	bpl.n	800b0d0 <_printf_float+0x43c>
 800b05e:	2301      	movs	r3, #1
 800b060:	4642      	mov	r2, r8
 800b062:	4631      	mov	r1, r6
 800b064:	4628      	mov	r0, r5
 800b066:	47b8      	blx	r7
 800b068:	3001      	adds	r0, #1
 800b06a:	f43f ae74 	beq.w	800ad56 <_printf_float+0xc2>
 800b06e:	ee18 3a10 	vmov	r3, s16
 800b072:	4652      	mov	r2, sl
 800b074:	4631      	mov	r1, r6
 800b076:	4628      	mov	r0, r5
 800b078:	47b8      	blx	r7
 800b07a:	3001      	adds	r0, #1
 800b07c:	f43f ae6b 	beq.w	800ad56 <_printf_float+0xc2>
 800b080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b084:	2200      	movs	r2, #0
 800b086:	2300      	movs	r3, #0
 800b088:	f7f5 fd46 	bl	8000b18 <__aeabi_dcmpeq>
 800b08c:	b9d8      	cbnz	r0, 800b0c6 <_printf_float+0x432>
 800b08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b090:	f108 0201 	add.w	r2, r8, #1
 800b094:	3b01      	subs	r3, #1
 800b096:	4631      	mov	r1, r6
 800b098:	4628      	mov	r0, r5
 800b09a:	47b8      	blx	r7
 800b09c:	3001      	adds	r0, #1
 800b09e:	d10e      	bne.n	800b0be <_printf_float+0x42a>
 800b0a0:	e659      	b.n	800ad56 <_printf_float+0xc2>
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	4652      	mov	r2, sl
 800b0a6:	4631      	mov	r1, r6
 800b0a8:	4628      	mov	r0, r5
 800b0aa:	47b8      	blx	r7
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	f43f ae52 	beq.w	800ad56 <_printf_float+0xc2>
 800b0b2:	f108 0801 	add.w	r8, r8, #1
 800b0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0b8:	3b01      	subs	r3, #1
 800b0ba:	4543      	cmp	r3, r8
 800b0bc:	dcf1      	bgt.n	800b0a2 <_printf_float+0x40e>
 800b0be:	464b      	mov	r3, r9
 800b0c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b0c4:	e6dc      	b.n	800ae80 <_printf_float+0x1ec>
 800b0c6:	f04f 0800 	mov.w	r8, #0
 800b0ca:	f104 0a1a 	add.w	sl, r4, #26
 800b0ce:	e7f2      	b.n	800b0b6 <_printf_float+0x422>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4642      	mov	r2, r8
 800b0d4:	e7df      	b.n	800b096 <_printf_float+0x402>
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	464a      	mov	r2, r9
 800b0da:	4631      	mov	r1, r6
 800b0dc:	4628      	mov	r0, r5
 800b0de:	47b8      	blx	r7
 800b0e0:	3001      	adds	r0, #1
 800b0e2:	f43f ae38 	beq.w	800ad56 <_printf_float+0xc2>
 800b0e6:	f108 0801 	add.w	r8, r8, #1
 800b0ea:	68e3      	ldr	r3, [r4, #12]
 800b0ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0ee:	1a5b      	subs	r3, r3, r1
 800b0f0:	4543      	cmp	r3, r8
 800b0f2:	dcf0      	bgt.n	800b0d6 <_printf_float+0x442>
 800b0f4:	e6fa      	b.n	800aeec <_printf_float+0x258>
 800b0f6:	f04f 0800 	mov.w	r8, #0
 800b0fa:	f104 0919 	add.w	r9, r4, #25
 800b0fe:	e7f4      	b.n	800b0ea <_printf_float+0x456>

0800b100 <_printf_common>:
 800b100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b104:	4616      	mov	r6, r2
 800b106:	4699      	mov	r9, r3
 800b108:	688a      	ldr	r2, [r1, #8]
 800b10a:	690b      	ldr	r3, [r1, #16]
 800b10c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b110:	4293      	cmp	r3, r2
 800b112:	bfb8      	it	lt
 800b114:	4613      	movlt	r3, r2
 800b116:	6033      	str	r3, [r6, #0]
 800b118:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b11c:	4607      	mov	r7, r0
 800b11e:	460c      	mov	r4, r1
 800b120:	b10a      	cbz	r2, 800b126 <_printf_common+0x26>
 800b122:	3301      	adds	r3, #1
 800b124:	6033      	str	r3, [r6, #0]
 800b126:	6823      	ldr	r3, [r4, #0]
 800b128:	0699      	lsls	r1, r3, #26
 800b12a:	bf42      	ittt	mi
 800b12c:	6833      	ldrmi	r3, [r6, #0]
 800b12e:	3302      	addmi	r3, #2
 800b130:	6033      	strmi	r3, [r6, #0]
 800b132:	6825      	ldr	r5, [r4, #0]
 800b134:	f015 0506 	ands.w	r5, r5, #6
 800b138:	d106      	bne.n	800b148 <_printf_common+0x48>
 800b13a:	f104 0a19 	add.w	sl, r4, #25
 800b13e:	68e3      	ldr	r3, [r4, #12]
 800b140:	6832      	ldr	r2, [r6, #0]
 800b142:	1a9b      	subs	r3, r3, r2
 800b144:	42ab      	cmp	r3, r5
 800b146:	dc26      	bgt.n	800b196 <_printf_common+0x96>
 800b148:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b14c:	1e13      	subs	r3, r2, #0
 800b14e:	6822      	ldr	r2, [r4, #0]
 800b150:	bf18      	it	ne
 800b152:	2301      	movne	r3, #1
 800b154:	0692      	lsls	r2, r2, #26
 800b156:	d42b      	bmi.n	800b1b0 <_printf_common+0xb0>
 800b158:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b15c:	4649      	mov	r1, r9
 800b15e:	4638      	mov	r0, r7
 800b160:	47c0      	blx	r8
 800b162:	3001      	adds	r0, #1
 800b164:	d01e      	beq.n	800b1a4 <_printf_common+0xa4>
 800b166:	6823      	ldr	r3, [r4, #0]
 800b168:	68e5      	ldr	r5, [r4, #12]
 800b16a:	6832      	ldr	r2, [r6, #0]
 800b16c:	f003 0306 	and.w	r3, r3, #6
 800b170:	2b04      	cmp	r3, #4
 800b172:	bf08      	it	eq
 800b174:	1aad      	subeq	r5, r5, r2
 800b176:	68a3      	ldr	r3, [r4, #8]
 800b178:	6922      	ldr	r2, [r4, #16]
 800b17a:	bf0c      	ite	eq
 800b17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b180:	2500      	movne	r5, #0
 800b182:	4293      	cmp	r3, r2
 800b184:	bfc4      	itt	gt
 800b186:	1a9b      	subgt	r3, r3, r2
 800b188:	18ed      	addgt	r5, r5, r3
 800b18a:	2600      	movs	r6, #0
 800b18c:	341a      	adds	r4, #26
 800b18e:	42b5      	cmp	r5, r6
 800b190:	d11a      	bne.n	800b1c8 <_printf_common+0xc8>
 800b192:	2000      	movs	r0, #0
 800b194:	e008      	b.n	800b1a8 <_printf_common+0xa8>
 800b196:	2301      	movs	r3, #1
 800b198:	4652      	mov	r2, sl
 800b19a:	4649      	mov	r1, r9
 800b19c:	4638      	mov	r0, r7
 800b19e:	47c0      	blx	r8
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	d103      	bne.n	800b1ac <_printf_common+0xac>
 800b1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1ac:	3501      	adds	r5, #1
 800b1ae:	e7c6      	b.n	800b13e <_printf_common+0x3e>
 800b1b0:	18e1      	adds	r1, r4, r3
 800b1b2:	1c5a      	adds	r2, r3, #1
 800b1b4:	2030      	movs	r0, #48	; 0x30
 800b1b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b1ba:	4422      	add	r2, r4
 800b1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b1c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b1c4:	3302      	adds	r3, #2
 800b1c6:	e7c7      	b.n	800b158 <_printf_common+0x58>
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	4649      	mov	r1, r9
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	47c0      	blx	r8
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	d0e6      	beq.n	800b1a4 <_printf_common+0xa4>
 800b1d6:	3601      	adds	r6, #1
 800b1d8:	e7d9      	b.n	800b18e <_printf_common+0x8e>
	...

0800b1dc <_printf_i>:
 800b1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1e0:	7e0f      	ldrb	r7, [r1, #24]
 800b1e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1e4:	2f78      	cmp	r7, #120	; 0x78
 800b1e6:	4691      	mov	r9, r2
 800b1e8:	4680      	mov	r8, r0
 800b1ea:	460c      	mov	r4, r1
 800b1ec:	469a      	mov	sl, r3
 800b1ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b1f2:	d807      	bhi.n	800b204 <_printf_i+0x28>
 800b1f4:	2f62      	cmp	r7, #98	; 0x62
 800b1f6:	d80a      	bhi.n	800b20e <_printf_i+0x32>
 800b1f8:	2f00      	cmp	r7, #0
 800b1fa:	f000 80d8 	beq.w	800b3ae <_printf_i+0x1d2>
 800b1fe:	2f58      	cmp	r7, #88	; 0x58
 800b200:	f000 80a3 	beq.w	800b34a <_printf_i+0x16e>
 800b204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b208:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b20c:	e03a      	b.n	800b284 <_printf_i+0xa8>
 800b20e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b212:	2b15      	cmp	r3, #21
 800b214:	d8f6      	bhi.n	800b204 <_printf_i+0x28>
 800b216:	a101      	add	r1, pc, #4	; (adr r1, 800b21c <_printf_i+0x40>)
 800b218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b21c:	0800b275 	.word	0x0800b275
 800b220:	0800b289 	.word	0x0800b289
 800b224:	0800b205 	.word	0x0800b205
 800b228:	0800b205 	.word	0x0800b205
 800b22c:	0800b205 	.word	0x0800b205
 800b230:	0800b205 	.word	0x0800b205
 800b234:	0800b289 	.word	0x0800b289
 800b238:	0800b205 	.word	0x0800b205
 800b23c:	0800b205 	.word	0x0800b205
 800b240:	0800b205 	.word	0x0800b205
 800b244:	0800b205 	.word	0x0800b205
 800b248:	0800b395 	.word	0x0800b395
 800b24c:	0800b2b9 	.word	0x0800b2b9
 800b250:	0800b377 	.word	0x0800b377
 800b254:	0800b205 	.word	0x0800b205
 800b258:	0800b205 	.word	0x0800b205
 800b25c:	0800b3b7 	.word	0x0800b3b7
 800b260:	0800b205 	.word	0x0800b205
 800b264:	0800b2b9 	.word	0x0800b2b9
 800b268:	0800b205 	.word	0x0800b205
 800b26c:	0800b205 	.word	0x0800b205
 800b270:	0800b37f 	.word	0x0800b37f
 800b274:	682b      	ldr	r3, [r5, #0]
 800b276:	1d1a      	adds	r2, r3, #4
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	602a      	str	r2, [r5, #0]
 800b27c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b280:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b284:	2301      	movs	r3, #1
 800b286:	e0a3      	b.n	800b3d0 <_printf_i+0x1f4>
 800b288:	6820      	ldr	r0, [r4, #0]
 800b28a:	6829      	ldr	r1, [r5, #0]
 800b28c:	0606      	lsls	r6, r0, #24
 800b28e:	f101 0304 	add.w	r3, r1, #4
 800b292:	d50a      	bpl.n	800b2aa <_printf_i+0xce>
 800b294:	680e      	ldr	r6, [r1, #0]
 800b296:	602b      	str	r3, [r5, #0]
 800b298:	2e00      	cmp	r6, #0
 800b29a:	da03      	bge.n	800b2a4 <_printf_i+0xc8>
 800b29c:	232d      	movs	r3, #45	; 0x2d
 800b29e:	4276      	negs	r6, r6
 800b2a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2a4:	485e      	ldr	r0, [pc, #376]	; (800b420 <_printf_i+0x244>)
 800b2a6:	230a      	movs	r3, #10
 800b2a8:	e019      	b.n	800b2de <_printf_i+0x102>
 800b2aa:	680e      	ldr	r6, [r1, #0]
 800b2ac:	602b      	str	r3, [r5, #0]
 800b2ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b2b2:	bf18      	it	ne
 800b2b4:	b236      	sxthne	r6, r6
 800b2b6:	e7ef      	b.n	800b298 <_printf_i+0xbc>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	6820      	ldr	r0, [r4, #0]
 800b2bc:	1d19      	adds	r1, r3, #4
 800b2be:	6029      	str	r1, [r5, #0]
 800b2c0:	0601      	lsls	r1, r0, #24
 800b2c2:	d501      	bpl.n	800b2c8 <_printf_i+0xec>
 800b2c4:	681e      	ldr	r6, [r3, #0]
 800b2c6:	e002      	b.n	800b2ce <_printf_i+0xf2>
 800b2c8:	0646      	lsls	r6, r0, #25
 800b2ca:	d5fb      	bpl.n	800b2c4 <_printf_i+0xe8>
 800b2cc:	881e      	ldrh	r6, [r3, #0]
 800b2ce:	4854      	ldr	r0, [pc, #336]	; (800b420 <_printf_i+0x244>)
 800b2d0:	2f6f      	cmp	r7, #111	; 0x6f
 800b2d2:	bf0c      	ite	eq
 800b2d4:	2308      	moveq	r3, #8
 800b2d6:	230a      	movne	r3, #10
 800b2d8:	2100      	movs	r1, #0
 800b2da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b2de:	6865      	ldr	r5, [r4, #4]
 800b2e0:	60a5      	str	r5, [r4, #8]
 800b2e2:	2d00      	cmp	r5, #0
 800b2e4:	bfa2      	ittt	ge
 800b2e6:	6821      	ldrge	r1, [r4, #0]
 800b2e8:	f021 0104 	bicge.w	r1, r1, #4
 800b2ec:	6021      	strge	r1, [r4, #0]
 800b2ee:	b90e      	cbnz	r6, 800b2f4 <_printf_i+0x118>
 800b2f0:	2d00      	cmp	r5, #0
 800b2f2:	d04d      	beq.n	800b390 <_printf_i+0x1b4>
 800b2f4:	4615      	mov	r5, r2
 800b2f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b2fa:	fb03 6711 	mls	r7, r3, r1, r6
 800b2fe:	5dc7      	ldrb	r7, [r0, r7]
 800b300:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b304:	4637      	mov	r7, r6
 800b306:	42bb      	cmp	r3, r7
 800b308:	460e      	mov	r6, r1
 800b30a:	d9f4      	bls.n	800b2f6 <_printf_i+0x11a>
 800b30c:	2b08      	cmp	r3, #8
 800b30e:	d10b      	bne.n	800b328 <_printf_i+0x14c>
 800b310:	6823      	ldr	r3, [r4, #0]
 800b312:	07de      	lsls	r6, r3, #31
 800b314:	d508      	bpl.n	800b328 <_printf_i+0x14c>
 800b316:	6923      	ldr	r3, [r4, #16]
 800b318:	6861      	ldr	r1, [r4, #4]
 800b31a:	4299      	cmp	r1, r3
 800b31c:	bfde      	ittt	le
 800b31e:	2330      	movle	r3, #48	; 0x30
 800b320:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b324:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b328:	1b52      	subs	r2, r2, r5
 800b32a:	6122      	str	r2, [r4, #16]
 800b32c:	f8cd a000 	str.w	sl, [sp]
 800b330:	464b      	mov	r3, r9
 800b332:	aa03      	add	r2, sp, #12
 800b334:	4621      	mov	r1, r4
 800b336:	4640      	mov	r0, r8
 800b338:	f7ff fee2 	bl	800b100 <_printf_common>
 800b33c:	3001      	adds	r0, #1
 800b33e:	d14c      	bne.n	800b3da <_printf_i+0x1fe>
 800b340:	f04f 30ff 	mov.w	r0, #4294967295
 800b344:	b004      	add	sp, #16
 800b346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b34a:	4835      	ldr	r0, [pc, #212]	; (800b420 <_printf_i+0x244>)
 800b34c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b350:	6829      	ldr	r1, [r5, #0]
 800b352:	6823      	ldr	r3, [r4, #0]
 800b354:	f851 6b04 	ldr.w	r6, [r1], #4
 800b358:	6029      	str	r1, [r5, #0]
 800b35a:	061d      	lsls	r5, r3, #24
 800b35c:	d514      	bpl.n	800b388 <_printf_i+0x1ac>
 800b35e:	07df      	lsls	r7, r3, #31
 800b360:	bf44      	itt	mi
 800b362:	f043 0320 	orrmi.w	r3, r3, #32
 800b366:	6023      	strmi	r3, [r4, #0]
 800b368:	b91e      	cbnz	r6, 800b372 <_printf_i+0x196>
 800b36a:	6823      	ldr	r3, [r4, #0]
 800b36c:	f023 0320 	bic.w	r3, r3, #32
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	2310      	movs	r3, #16
 800b374:	e7b0      	b.n	800b2d8 <_printf_i+0xfc>
 800b376:	6823      	ldr	r3, [r4, #0]
 800b378:	f043 0320 	orr.w	r3, r3, #32
 800b37c:	6023      	str	r3, [r4, #0]
 800b37e:	2378      	movs	r3, #120	; 0x78
 800b380:	4828      	ldr	r0, [pc, #160]	; (800b424 <_printf_i+0x248>)
 800b382:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b386:	e7e3      	b.n	800b350 <_printf_i+0x174>
 800b388:	0659      	lsls	r1, r3, #25
 800b38a:	bf48      	it	mi
 800b38c:	b2b6      	uxthmi	r6, r6
 800b38e:	e7e6      	b.n	800b35e <_printf_i+0x182>
 800b390:	4615      	mov	r5, r2
 800b392:	e7bb      	b.n	800b30c <_printf_i+0x130>
 800b394:	682b      	ldr	r3, [r5, #0]
 800b396:	6826      	ldr	r6, [r4, #0]
 800b398:	6961      	ldr	r1, [r4, #20]
 800b39a:	1d18      	adds	r0, r3, #4
 800b39c:	6028      	str	r0, [r5, #0]
 800b39e:	0635      	lsls	r5, r6, #24
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	d501      	bpl.n	800b3a8 <_printf_i+0x1cc>
 800b3a4:	6019      	str	r1, [r3, #0]
 800b3a6:	e002      	b.n	800b3ae <_printf_i+0x1d2>
 800b3a8:	0670      	lsls	r0, r6, #25
 800b3aa:	d5fb      	bpl.n	800b3a4 <_printf_i+0x1c8>
 800b3ac:	8019      	strh	r1, [r3, #0]
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	6123      	str	r3, [r4, #16]
 800b3b2:	4615      	mov	r5, r2
 800b3b4:	e7ba      	b.n	800b32c <_printf_i+0x150>
 800b3b6:	682b      	ldr	r3, [r5, #0]
 800b3b8:	1d1a      	adds	r2, r3, #4
 800b3ba:	602a      	str	r2, [r5, #0]
 800b3bc:	681d      	ldr	r5, [r3, #0]
 800b3be:	6862      	ldr	r2, [r4, #4]
 800b3c0:	2100      	movs	r1, #0
 800b3c2:	4628      	mov	r0, r5
 800b3c4:	f7f4 ff34 	bl	8000230 <memchr>
 800b3c8:	b108      	cbz	r0, 800b3ce <_printf_i+0x1f2>
 800b3ca:	1b40      	subs	r0, r0, r5
 800b3cc:	6060      	str	r0, [r4, #4]
 800b3ce:	6863      	ldr	r3, [r4, #4]
 800b3d0:	6123      	str	r3, [r4, #16]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3d8:	e7a8      	b.n	800b32c <_printf_i+0x150>
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	462a      	mov	r2, r5
 800b3de:	4649      	mov	r1, r9
 800b3e0:	4640      	mov	r0, r8
 800b3e2:	47d0      	blx	sl
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d0ab      	beq.n	800b340 <_printf_i+0x164>
 800b3e8:	6823      	ldr	r3, [r4, #0]
 800b3ea:	079b      	lsls	r3, r3, #30
 800b3ec:	d413      	bmi.n	800b416 <_printf_i+0x23a>
 800b3ee:	68e0      	ldr	r0, [r4, #12]
 800b3f0:	9b03      	ldr	r3, [sp, #12]
 800b3f2:	4298      	cmp	r0, r3
 800b3f4:	bfb8      	it	lt
 800b3f6:	4618      	movlt	r0, r3
 800b3f8:	e7a4      	b.n	800b344 <_printf_i+0x168>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	4632      	mov	r2, r6
 800b3fe:	4649      	mov	r1, r9
 800b400:	4640      	mov	r0, r8
 800b402:	47d0      	blx	sl
 800b404:	3001      	adds	r0, #1
 800b406:	d09b      	beq.n	800b340 <_printf_i+0x164>
 800b408:	3501      	adds	r5, #1
 800b40a:	68e3      	ldr	r3, [r4, #12]
 800b40c:	9903      	ldr	r1, [sp, #12]
 800b40e:	1a5b      	subs	r3, r3, r1
 800b410:	42ab      	cmp	r3, r5
 800b412:	dcf2      	bgt.n	800b3fa <_printf_i+0x21e>
 800b414:	e7eb      	b.n	800b3ee <_printf_i+0x212>
 800b416:	2500      	movs	r5, #0
 800b418:	f104 0619 	add.w	r6, r4, #25
 800b41c:	e7f5      	b.n	800b40a <_printf_i+0x22e>
 800b41e:	bf00      	nop
 800b420:	0800e806 	.word	0x0800e806
 800b424:	0800e817 	.word	0x0800e817

0800b428 <siprintf>:
 800b428:	b40e      	push	{r1, r2, r3}
 800b42a:	b500      	push	{lr}
 800b42c:	b09c      	sub	sp, #112	; 0x70
 800b42e:	ab1d      	add	r3, sp, #116	; 0x74
 800b430:	9002      	str	r0, [sp, #8]
 800b432:	9006      	str	r0, [sp, #24]
 800b434:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b438:	4809      	ldr	r0, [pc, #36]	; (800b460 <siprintf+0x38>)
 800b43a:	9107      	str	r1, [sp, #28]
 800b43c:	9104      	str	r1, [sp, #16]
 800b43e:	4909      	ldr	r1, [pc, #36]	; (800b464 <siprintf+0x3c>)
 800b440:	f853 2b04 	ldr.w	r2, [r3], #4
 800b444:	9105      	str	r1, [sp, #20]
 800b446:	6800      	ldr	r0, [r0, #0]
 800b448:	9301      	str	r3, [sp, #4]
 800b44a:	a902      	add	r1, sp, #8
 800b44c:	f001 fb76 	bl	800cb3c <_svfiprintf_r>
 800b450:	9b02      	ldr	r3, [sp, #8]
 800b452:	2200      	movs	r2, #0
 800b454:	701a      	strb	r2, [r3, #0]
 800b456:	b01c      	add	sp, #112	; 0x70
 800b458:	f85d eb04 	ldr.w	lr, [sp], #4
 800b45c:	b003      	add	sp, #12
 800b45e:	4770      	bx	lr
 800b460:	2000000c 	.word	0x2000000c
 800b464:	ffff0208 	.word	0xffff0208

0800b468 <quorem>:
 800b468:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46c:	6903      	ldr	r3, [r0, #16]
 800b46e:	690c      	ldr	r4, [r1, #16]
 800b470:	42a3      	cmp	r3, r4
 800b472:	4607      	mov	r7, r0
 800b474:	f2c0 8081 	blt.w	800b57a <quorem+0x112>
 800b478:	3c01      	subs	r4, #1
 800b47a:	f101 0814 	add.w	r8, r1, #20
 800b47e:	f100 0514 	add.w	r5, r0, #20
 800b482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b486:	9301      	str	r3, [sp, #4]
 800b488:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b48c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b490:	3301      	adds	r3, #1
 800b492:	429a      	cmp	r2, r3
 800b494:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b498:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b49c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4a0:	d331      	bcc.n	800b506 <quorem+0x9e>
 800b4a2:	f04f 0e00 	mov.w	lr, #0
 800b4a6:	4640      	mov	r0, r8
 800b4a8:	46ac      	mov	ip, r5
 800b4aa:	46f2      	mov	sl, lr
 800b4ac:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4b0:	b293      	uxth	r3, r2
 800b4b2:	fb06 e303 	mla	r3, r6, r3, lr
 800b4b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	ebaa 0303 	sub.w	r3, sl, r3
 800b4c0:	f8dc a000 	ldr.w	sl, [ip]
 800b4c4:	0c12      	lsrs	r2, r2, #16
 800b4c6:	fa13 f38a 	uxtah	r3, r3, sl
 800b4ca:	fb06 e202 	mla	r2, r6, r2, lr
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	9b00      	ldr	r3, [sp, #0]
 800b4d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4d6:	b292      	uxth	r2, r2
 800b4d8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b4dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b4e0:	f8bd 3000 	ldrh.w	r3, [sp]
 800b4e4:	4581      	cmp	r9, r0
 800b4e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4ea:	f84c 3b04 	str.w	r3, [ip], #4
 800b4ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b4f2:	d2db      	bcs.n	800b4ac <quorem+0x44>
 800b4f4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b4f8:	b92b      	cbnz	r3, 800b506 <quorem+0x9e>
 800b4fa:	9b01      	ldr	r3, [sp, #4]
 800b4fc:	3b04      	subs	r3, #4
 800b4fe:	429d      	cmp	r5, r3
 800b500:	461a      	mov	r2, r3
 800b502:	d32e      	bcc.n	800b562 <quorem+0xfa>
 800b504:	613c      	str	r4, [r7, #16]
 800b506:	4638      	mov	r0, r7
 800b508:	f001 f8c4 	bl	800c694 <__mcmp>
 800b50c:	2800      	cmp	r0, #0
 800b50e:	db24      	blt.n	800b55a <quorem+0xf2>
 800b510:	3601      	adds	r6, #1
 800b512:	4628      	mov	r0, r5
 800b514:	f04f 0c00 	mov.w	ip, #0
 800b518:	f858 2b04 	ldr.w	r2, [r8], #4
 800b51c:	f8d0 e000 	ldr.w	lr, [r0]
 800b520:	b293      	uxth	r3, r2
 800b522:	ebac 0303 	sub.w	r3, ip, r3
 800b526:	0c12      	lsrs	r2, r2, #16
 800b528:	fa13 f38e 	uxtah	r3, r3, lr
 800b52c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b530:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b534:	b29b      	uxth	r3, r3
 800b536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b53a:	45c1      	cmp	r9, r8
 800b53c:	f840 3b04 	str.w	r3, [r0], #4
 800b540:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b544:	d2e8      	bcs.n	800b518 <quorem+0xb0>
 800b546:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b54a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b54e:	b922      	cbnz	r2, 800b55a <quorem+0xf2>
 800b550:	3b04      	subs	r3, #4
 800b552:	429d      	cmp	r5, r3
 800b554:	461a      	mov	r2, r3
 800b556:	d30a      	bcc.n	800b56e <quorem+0x106>
 800b558:	613c      	str	r4, [r7, #16]
 800b55a:	4630      	mov	r0, r6
 800b55c:	b003      	add	sp, #12
 800b55e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b562:	6812      	ldr	r2, [r2, #0]
 800b564:	3b04      	subs	r3, #4
 800b566:	2a00      	cmp	r2, #0
 800b568:	d1cc      	bne.n	800b504 <quorem+0x9c>
 800b56a:	3c01      	subs	r4, #1
 800b56c:	e7c7      	b.n	800b4fe <quorem+0x96>
 800b56e:	6812      	ldr	r2, [r2, #0]
 800b570:	3b04      	subs	r3, #4
 800b572:	2a00      	cmp	r2, #0
 800b574:	d1f0      	bne.n	800b558 <quorem+0xf0>
 800b576:	3c01      	subs	r4, #1
 800b578:	e7eb      	b.n	800b552 <quorem+0xea>
 800b57a:	2000      	movs	r0, #0
 800b57c:	e7ee      	b.n	800b55c <quorem+0xf4>
	...

0800b580 <_dtoa_r>:
 800b580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b584:	ed2d 8b04 	vpush	{d8-d9}
 800b588:	ec57 6b10 	vmov	r6, r7, d0
 800b58c:	b093      	sub	sp, #76	; 0x4c
 800b58e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b590:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b594:	9106      	str	r1, [sp, #24]
 800b596:	ee10 aa10 	vmov	sl, s0
 800b59a:	4604      	mov	r4, r0
 800b59c:	9209      	str	r2, [sp, #36]	; 0x24
 800b59e:	930c      	str	r3, [sp, #48]	; 0x30
 800b5a0:	46bb      	mov	fp, r7
 800b5a2:	b975      	cbnz	r5, 800b5c2 <_dtoa_r+0x42>
 800b5a4:	2010      	movs	r0, #16
 800b5a6:	f000 fddd 	bl	800c164 <malloc>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	6260      	str	r0, [r4, #36]	; 0x24
 800b5ae:	b920      	cbnz	r0, 800b5ba <_dtoa_r+0x3a>
 800b5b0:	4ba7      	ldr	r3, [pc, #668]	; (800b850 <_dtoa_r+0x2d0>)
 800b5b2:	21ea      	movs	r1, #234	; 0xea
 800b5b4:	48a7      	ldr	r0, [pc, #668]	; (800b854 <_dtoa_r+0x2d4>)
 800b5b6:	f001 fbd1 	bl	800cd5c <__assert_func>
 800b5ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5be:	6005      	str	r5, [r0, #0]
 800b5c0:	60c5      	str	r5, [r0, #12]
 800b5c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5c4:	6819      	ldr	r1, [r3, #0]
 800b5c6:	b151      	cbz	r1, 800b5de <_dtoa_r+0x5e>
 800b5c8:	685a      	ldr	r2, [r3, #4]
 800b5ca:	604a      	str	r2, [r1, #4]
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	4093      	lsls	r3, r2
 800b5d0:	608b      	str	r3, [r1, #8]
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	f000 fe1c 	bl	800c210 <_Bfree>
 800b5d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5da:	2200      	movs	r2, #0
 800b5dc:	601a      	str	r2, [r3, #0]
 800b5de:	1e3b      	subs	r3, r7, #0
 800b5e0:	bfaa      	itet	ge
 800b5e2:	2300      	movge	r3, #0
 800b5e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b5e8:	f8c8 3000 	strge.w	r3, [r8]
 800b5ec:	4b9a      	ldr	r3, [pc, #616]	; (800b858 <_dtoa_r+0x2d8>)
 800b5ee:	bfbc      	itt	lt
 800b5f0:	2201      	movlt	r2, #1
 800b5f2:	f8c8 2000 	strlt.w	r2, [r8]
 800b5f6:	ea33 030b 	bics.w	r3, r3, fp
 800b5fa:	d11b      	bne.n	800b634 <_dtoa_r+0xb4>
 800b5fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5fe:	f242 730f 	movw	r3, #9999	; 0x270f
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b608:	4333      	orrs	r3, r6
 800b60a:	f000 8592 	beq.w	800c132 <_dtoa_r+0xbb2>
 800b60e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b610:	b963      	cbnz	r3, 800b62c <_dtoa_r+0xac>
 800b612:	4b92      	ldr	r3, [pc, #584]	; (800b85c <_dtoa_r+0x2dc>)
 800b614:	e022      	b.n	800b65c <_dtoa_r+0xdc>
 800b616:	4b92      	ldr	r3, [pc, #584]	; (800b860 <_dtoa_r+0x2e0>)
 800b618:	9301      	str	r3, [sp, #4]
 800b61a:	3308      	adds	r3, #8
 800b61c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b61e:	6013      	str	r3, [r2, #0]
 800b620:	9801      	ldr	r0, [sp, #4]
 800b622:	b013      	add	sp, #76	; 0x4c
 800b624:	ecbd 8b04 	vpop	{d8-d9}
 800b628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62c:	4b8b      	ldr	r3, [pc, #556]	; (800b85c <_dtoa_r+0x2dc>)
 800b62e:	9301      	str	r3, [sp, #4]
 800b630:	3303      	adds	r3, #3
 800b632:	e7f3      	b.n	800b61c <_dtoa_r+0x9c>
 800b634:	2200      	movs	r2, #0
 800b636:	2300      	movs	r3, #0
 800b638:	4650      	mov	r0, sl
 800b63a:	4659      	mov	r1, fp
 800b63c:	f7f5 fa6c 	bl	8000b18 <__aeabi_dcmpeq>
 800b640:	ec4b ab19 	vmov	d9, sl, fp
 800b644:	4680      	mov	r8, r0
 800b646:	b158      	cbz	r0, 800b660 <_dtoa_r+0xe0>
 800b648:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b64a:	2301      	movs	r3, #1
 800b64c:	6013      	str	r3, [r2, #0]
 800b64e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b650:	2b00      	cmp	r3, #0
 800b652:	f000 856b 	beq.w	800c12c <_dtoa_r+0xbac>
 800b656:	4883      	ldr	r0, [pc, #524]	; (800b864 <_dtoa_r+0x2e4>)
 800b658:	6018      	str	r0, [r3, #0]
 800b65a:	1e43      	subs	r3, r0, #1
 800b65c:	9301      	str	r3, [sp, #4]
 800b65e:	e7df      	b.n	800b620 <_dtoa_r+0xa0>
 800b660:	ec4b ab10 	vmov	d0, sl, fp
 800b664:	aa10      	add	r2, sp, #64	; 0x40
 800b666:	a911      	add	r1, sp, #68	; 0x44
 800b668:	4620      	mov	r0, r4
 800b66a:	f001 f8b9 	bl	800c7e0 <__d2b>
 800b66e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b672:	ee08 0a10 	vmov	s16, r0
 800b676:	2d00      	cmp	r5, #0
 800b678:	f000 8084 	beq.w	800b784 <_dtoa_r+0x204>
 800b67c:	ee19 3a90 	vmov	r3, s19
 800b680:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b684:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b688:	4656      	mov	r6, sl
 800b68a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b68e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b692:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b696:	4b74      	ldr	r3, [pc, #464]	; (800b868 <_dtoa_r+0x2e8>)
 800b698:	2200      	movs	r2, #0
 800b69a:	4630      	mov	r0, r6
 800b69c:	4639      	mov	r1, r7
 800b69e:	f7f4 fe1b 	bl	80002d8 <__aeabi_dsub>
 800b6a2:	a365      	add	r3, pc, #404	; (adr r3, 800b838 <_dtoa_r+0x2b8>)
 800b6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a8:	f7f4 ffce 	bl	8000648 <__aeabi_dmul>
 800b6ac:	a364      	add	r3, pc, #400	; (adr r3, 800b840 <_dtoa_r+0x2c0>)
 800b6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b2:	f7f4 fe13 	bl	80002dc <__adddf3>
 800b6b6:	4606      	mov	r6, r0
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	460f      	mov	r7, r1
 800b6bc:	f7f4 ff5a 	bl	8000574 <__aeabi_i2d>
 800b6c0:	a361      	add	r3, pc, #388	; (adr r3, 800b848 <_dtoa_r+0x2c8>)
 800b6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c6:	f7f4 ffbf 	bl	8000648 <__aeabi_dmul>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	4630      	mov	r0, r6
 800b6d0:	4639      	mov	r1, r7
 800b6d2:	f7f4 fe03 	bl	80002dc <__adddf3>
 800b6d6:	4606      	mov	r6, r0
 800b6d8:	460f      	mov	r7, r1
 800b6da:	f7f5 fa65 	bl	8000ba8 <__aeabi_d2iz>
 800b6de:	2200      	movs	r2, #0
 800b6e0:	9000      	str	r0, [sp, #0]
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	4630      	mov	r0, r6
 800b6e6:	4639      	mov	r1, r7
 800b6e8:	f7f5 fa20 	bl	8000b2c <__aeabi_dcmplt>
 800b6ec:	b150      	cbz	r0, 800b704 <_dtoa_r+0x184>
 800b6ee:	9800      	ldr	r0, [sp, #0]
 800b6f0:	f7f4 ff40 	bl	8000574 <__aeabi_i2d>
 800b6f4:	4632      	mov	r2, r6
 800b6f6:	463b      	mov	r3, r7
 800b6f8:	f7f5 fa0e 	bl	8000b18 <__aeabi_dcmpeq>
 800b6fc:	b910      	cbnz	r0, 800b704 <_dtoa_r+0x184>
 800b6fe:	9b00      	ldr	r3, [sp, #0]
 800b700:	3b01      	subs	r3, #1
 800b702:	9300      	str	r3, [sp, #0]
 800b704:	9b00      	ldr	r3, [sp, #0]
 800b706:	2b16      	cmp	r3, #22
 800b708:	d85a      	bhi.n	800b7c0 <_dtoa_r+0x240>
 800b70a:	9a00      	ldr	r2, [sp, #0]
 800b70c:	4b57      	ldr	r3, [pc, #348]	; (800b86c <_dtoa_r+0x2ec>)
 800b70e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b716:	ec51 0b19 	vmov	r0, r1, d9
 800b71a:	f7f5 fa07 	bl	8000b2c <__aeabi_dcmplt>
 800b71e:	2800      	cmp	r0, #0
 800b720:	d050      	beq.n	800b7c4 <_dtoa_r+0x244>
 800b722:	9b00      	ldr	r3, [sp, #0]
 800b724:	3b01      	subs	r3, #1
 800b726:	9300      	str	r3, [sp, #0]
 800b728:	2300      	movs	r3, #0
 800b72a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b72c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b72e:	1b5d      	subs	r5, r3, r5
 800b730:	1e6b      	subs	r3, r5, #1
 800b732:	9305      	str	r3, [sp, #20]
 800b734:	bf45      	ittet	mi
 800b736:	f1c5 0301 	rsbmi	r3, r5, #1
 800b73a:	9304      	strmi	r3, [sp, #16]
 800b73c:	2300      	movpl	r3, #0
 800b73e:	2300      	movmi	r3, #0
 800b740:	bf4c      	ite	mi
 800b742:	9305      	strmi	r3, [sp, #20]
 800b744:	9304      	strpl	r3, [sp, #16]
 800b746:	9b00      	ldr	r3, [sp, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	db3d      	blt.n	800b7c8 <_dtoa_r+0x248>
 800b74c:	9b05      	ldr	r3, [sp, #20]
 800b74e:	9a00      	ldr	r2, [sp, #0]
 800b750:	920a      	str	r2, [sp, #40]	; 0x28
 800b752:	4413      	add	r3, r2
 800b754:	9305      	str	r3, [sp, #20]
 800b756:	2300      	movs	r3, #0
 800b758:	9307      	str	r3, [sp, #28]
 800b75a:	9b06      	ldr	r3, [sp, #24]
 800b75c:	2b09      	cmp	r3, #9
 800b75e:	f200 8089 	bhi.w	800b874 <_dtoa_r+0x2f4>
 800b762:	2b05      	cmp	r3, #5
 800b764:	bfc4      	itt	gt
 800b766:	3b04      	subgt	r3, #4
 800b768:	9306      	strgt	r3, [sp, #24]
 800b76a:	9b06      	ldr	r3, [sp, #24]
 800b76c:	f1a3 0302 	sub.w	r3, r3, #2
 800b770:	bfcc      	ite	gt
 800b772:	2500      	movgt	r5, #0
 800b774:	2501      	movle	r5, #1
 800b776:	2b03      	cmp	r3, #3
 800b778:	f200 8087 	bhi.w	800b88a <_dtoa_r+0x30a>
 800b77c:	e8df f003 	tbb	[pc, r3]
 800b780:	59383a2d 	.word	0x59383a2d
 800b784:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b788:	441d      	add	r5, r3
 800b78a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b78e:	2b20      	cmp	r3, #32
 800b790:	bfc1      	itttt	gt
 800b792:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b796:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b79a:	fa0b f303 	lslgt.w	r3, fp, r3
 800b79e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b7a2:	bfda      	itte	le
 800b7a4:	f1c3 0320 	rsble	r3, r3, #32
 800b7a8:	fa06 f003 	lslle.w	r0, r6, r3
 800b7ac:	4318      	orrgt	r0, r3
 800b7ae:	f7f4 fed1 	bl	8000554 <__aeabi_ui2d>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	4606      	mov	r6, r0
 800b7b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b7ba:	3d01      	subs	r5, #1
 800b7bc:	930e      	str	r3, [sp, #56]	; 0x38
 800b7be:	e76a      	b.n	800b696 <_dtoa_r+0x116>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e7b2      	b.n	800b72a <_dtoa_r+0x1aa>
 800b7c4:	900b      	str	r0, [sp, #44]	; 0x2c
 800b7c6:	e7b1      	b.n	800b72c <_dtoa_r+0x1ac>
 800b7c8:	9b04      	ldr	r3, [sp, #16]
 800b7ca:	9a00      	ldr	r2, [sp, #0]
 800b7cc:	1a9b      	subs	r3, r3, r2
 800b7ce:	9304      	str	r3, [sp, #16]
 800b7d0:	4253      	negs	r3, r2
 800b7d2:	9307      	str	r3, [sp, #28]
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	930a      	str	r3, [sp, #40]	; 0x28
 800b7d8:	e7bf      	b.n	800b75a <_dtoa_r+0x1da>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	9308      	str	r3, [sp, #32]
 800b7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	dc55      	bgt.n	800b890 <_dtoa_r+0x310>
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b7ea:	461a      	mov	r2, r3
 800b7ec:	9209      	str	r2, [sp, #36]	; 0x24
 800b7ee:	e00c      	b.n	800b80a <_dtoa_r+0x28a>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	e7f3      	b.n	800b7dc <_dtoa_r+0x25c>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7f8:	9308      	str	r3, [sp, #32]
 800b7fa:	9b00      	ldr	r3, [sp, #0]
 800b7fc:	4413      	add	r3, r2
 800b7fe:	9302      	str	r3, [sp, #8]
 800b800:	3301      	adds	r3, #1
 800b802:	2b01      	cmp	r3, #1
 800b804:	9303      	str	r3, [sp, #12]
 800b806:	bfb8      	it	lt
 800b808:	2301      	movlt	r3, #1
 800b80a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b80c:	2200      	movs	r2, #0
 800b80e:	6042      	str	r2, [r0, #4]
 800b810:	2204      	movs	r2, #4
 800b812:	f102 0614 	add.w	r6, r2, #20
 800b816:	429e      	cmp	r6, r3
 800b818:	6841      	ldr	r1, [r0, #4]
 800b81a:	d93d      	bls.n	800b898 <_dtoa_r+0x318>
 800b81c:	4620      	mov	r0, r4
 800b81e:	f000 fcb7 	bl	800c190 <_Balloc>
 800b822:	9001      	str	r0, [sp, #4]
 800b824:	2800      	cmp	r0, #0
 800b826:	d13b      	bne.n	800b8a0 <_dtoa_r+0x320>
 800b828:	4b11      	ldr	r3, [pc, #68]	; (800b870 <_dtoa_r+0x2f0>)
 800b82a:	4602      	mov	r2, r0
 800b82c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b830:	e6c0      	b.n	800b5b4 <_dtoa_r+0x34>
 800b832:	2301      	movs	r3, #1
 800b834:	e7df      	b.n	800b7f6 <_dtoa_r+0x276>
 800b836:	bf00      	nop
 800b838:	636f4361 	.word	0x636f4361
 800b83c:	3fd287a7 	.word	0x3fd287a7
 800b840:	8b60c8b3 	.word	0x8b60c8b3
 800b844:	3fc68a28 	.word	0x3fc68a28
 800b848:	509f79fb 	.word	0x509f79fb
 800b84c:	3fd34413 	.word	0x3fd34413
 800b850:	0800e835 	.word	0x0800e835
 800b854:	0800e84c 	.word	0x0800e84c
 800b858:	7ff00000 	.word	0x7ff00000
 800b85c:	0800e831 	.word	0x0800e831
 800b860:	0800e828 	.word	0x0800e828
 800b864:	0800e805 	.word	0x0800e805
 800b868:	3ff80000 	.word	0x3ff80000
 800b86c:	0800e940 	.word	0x0800e940
 800b870:	0800e8a7 	.word	0x0800e8a7
 800b874:	2501      	movs	r5, #1
 800b876:	2300      	movs	r3, #0
 800b878:	9306      	str	r3, [sp, #24]
 800b87a:	9508      	str	r5, [sp, #32]
 800b87c:	f04f 33ff 	mov.w	r3, #4294967295
 800b880:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b884:	2200      	movs	r2, #0
 800b886:	2312      	movs	r3, #18
 800b888:	e7b0      	b.n	800b7ec <_dtoa_r+0x26c>
 800b88a:	2301      	movs	r3, #1
 800b88c:	9308      	str	r3, [sp, #32]
 800b88e:	e7f5      	b.n	800b87c <_dtoa_r+0x2fc>
 800b890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b892:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b896:	e7b8      	b.n	800b80a <_dtoa_r+0x28a>
 800b898:	3101      	adds	r1, #1
 800b89a:	6041      	str	r1, [r0, #4]
 800b89c:	0052      	lsls	r2, r2, #1
 800b89e:	e7b8      	b.n	800b812 <_dtoa_r+0x292>
 800b8a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b8a2:	9a01      	ldr	r2, [sp, #4]
 800b8a4:	601a      	str	r2, [r3, #0]
 800b8a6:	9b03      	ldr	r3, [sp, #12]
 800b8a8:	2b0e      	cmp	r3, #14
 800b8aa:	f200 809d 	bhi.w	800b9e8 <_dtoa_r+0x468>
 800b8ae:	2d00      	cmp	r5, #0
 800b8b0:	f000 809a 	beq.w	800b9e8 <_dtoa_r+0x468>
 800b8b4:	9b00      	ldr	r3, [sp, #0]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	dd32      	ble.n	800b920 <_dtoa_r+0x3a0>
 800b8ba:	4ab7      	ldr	r2, [pc, #732]	; (800bb98 <_dtoa_r+0x618>)
 800b8bc:	f003 030f 	and.w	r3, r3, #15
 800b8c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b8c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b8c8:	9b00      	ldr	r3, [sp, #0]
 800b8ca:	05d8      	lsls	r0, r3, #23
 800b8cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b8d0:	d516      	bpl.n	800b900 <_dtoa_r+0x380>
 800b8d2:	4bb2      	ldr	r3, [pc, #712]	; (800bb9c <_dtoa_r+0x61c>)
 800b8d4:	ec51 0b19 	vmov	r0, r1, d9
 800b8d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8dc:	f7f4 ffde 	bl	800089c <__aeabi_ddiv>
 800b8e0:	f007 070f 	and.w	r7, r7, #15
 800b8e4:	4682      	mov	sl, r0
 800b8e6:	468b      	mov	fp, r1
 800b8e8:	2503      	movs	r5, #3
 800b8ea:	4eac      	ldr	r6, [pc, #688]	; (800bb9c <_dtoa_r+0x61c>)
 800b8ec:	b957      	cbnz	r7, 800b904 <_dtoa_r+0x384>
 800b8ee:	4642      	mov	r2, r8
 800b8f0:	464b      	mov	r3, r9
 800b8f2:	4650      	mov	r0, sl
 800b8f4:	4659      	mov	r1, fp
 800b8f6:	f7f4 ffd1 	bl	800089c <__aeabi_ddiv>
 800b8fa:	4682      	mov	sl, r0
 800b8fc:	468b      	mov	fp, r1
 800b8fe:	e028      	b.n	800b952 <_dtoa_r+0x3d2>
 800b900:	2502      	movs	r5, #2
 800b902:	e7f2      	b.n	800b8ea <_dtoa_r+0x36a>
 800b904:	07f9      	lsls	r1, r7, #31
 800b906:	d508      	bpl.n	800b91a <_dtoa_r+0x39a>
 800b908:	4640      	mov	r0, r8
 800b90a:	4649      	mov	r1, r9
 800b90c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b910:	f7f4 fe9a 	bl	8000648 <__aeabi_dmul>
 800b914:	3501      	adds	r5, #1
 800b916:	4680      	mov	r8, r0
 800b918:	4689      	mov	r9, r1
 800b91a:	107f      	asrs	r7, r7, #1
 800b91c:	3608      	adds	r6, #8
 800b91e:	e7e5      	b.n	800b8ec <_dtoa_r+0x36c>
 800b920:	f000 809b 	beq.w	800ba5a <_dtoa_r+0x4da>
 800b924:	9b00      	ldr	r3, [sp, #0]
 800b926:	4f9d      	ldr	r7, [pc, #628]	; (800bb9c <_dtoa_r+0x61c>)
 800b928:	425e      	negs	r6, r3
 800b92a:	4b9b      	ldr	r3, [pc, #620]	; (800bb98 <_dtoa_r+0x618>)
 800b92c:	f006 020f 	and.w	r2, r6, #15
 800b930:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b938:	ec51 0b19 	vmov	r0, r1, d9
 800b93c:	f7f4 fe84 	bl	8000648 <__aeabi_dmul>
 800b940:	1136      	asrs	r6, r6, #4
 800b942:	4682      	mov	sl, r0
 800b944:	468b      	mov	fp, r1
 800b946:	2300      	movs	r3, #0
 800b948:	2502      	movs	r5, #2
 800b94a:	2e00      	cmp	r6, #0
 800b94c:	d17a      	bne.n	800ba44 <_dtoa_r+0x4c4>
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1d3      	bne.n	800b8fa <_dtoa_r+0x37a>
 800b952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b954:	2b00      	cmp	r3, #0
 800b956:	f000 8082 	beq.w	800ba5e <_dtoa_r+0x4de>
 800b95a:	4b91      	ldr	r3, [pc, #580]	; (800bba0 <_dtoa_r+0x620>)
 800b95c:	2200      	movs	r2, #0
 800b95e:	4650      	mov	r0, sl
 800b960:	4659      	mov	r1, fp
 800b962:	f7f5 f8e3 	bl	8000b2c <__aeabi_dcmplt>
 800b966:	2800      	cmp	r0, #0
 800b968:	d079      	beq.n	800ba5e <_dtoa_r+0x4de>
 800b96a:	9b03      	ldr	r3, [sp, #12]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d076      	beq.n	800ba5e <_dtoa_r+0x4de>
 800b970:	9b02      	ldr	r3, [sp, #8]
 800b972:	2b00      	cmp	r3, #0
 800b974:	dd36      	ble.n	800b9e4 <_dtoa_r+0x464>
 800b976:	9b00      	ldr	r3, [sp, #0]
 800b978:	4650      	mov	r0, sl
 800b97a:	4659      	mov	r1, fp
 800b97c:	1e5f      	subs	r7, r3, #1
 800b97e:	2200      	movs	r2, #0
 800b980:	4b88      	ldr	r3, [pc, #544]	; (800bba4 <_dtoa_r+0x624>)
 800b982:	f7f4 fe61 	bl	8000648 <__aeabi_dmul>
 800b986:	9e02      	ldr	r6, [sp, #8]
 800b988:	4682      	mov	sl, r0
 800b98a:	468b      	mov	fp, r1
 800b98c:	3501      	adds	r5, #1
 800b98e:	4628      	mov	r0, r5
 800b990:	f7f4 fdf0 	bl	8000574 <__aeabi_i2d>
 800b994:	4652      	mov	r2, sl
 800b996:	465b      	mov	r3, fp
 800b998:	f7f4 fe56 	bl	8000648 <__aeabi_dmul>
 800b99c:	4b82      	ldr	r3, [pc, #520]	; (800bba8 <_dtoa_r+0x628>)
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f7f4 fc9c 	bl	80002dc <__adddf3>
 800b9a4:	46d0      	mov	r8, sl
 800b9a6:	46d9      	mov	r9, fp
 800b9a8:	4682      	mov	sl, r0
 800b9aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b9ae:	2e00      	cmp	r6, #0
 800b9b0:	d158      	bne.n	800ba64 <_dtoa_r+0x4e4>
 800b9b2:	4b7e      	ldr	r3, [pc, #504]	; (800bbac <_dtoa_r+0x62c>)
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	4640      	mov	r0, r8
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	f7f4 fc8d 	bl	80002d8 <__aeabi_dsub>
 800b9be:	4652      	mov	r2, sl
 800b9c0:	465b      	mov	r3, fp
 800b9c2:	4680      	mov	r8, r0
 800b9c4:	4689      	mov	r9, r1
 800b9c6:	f7f5 f8cf 	bl	8000b68 <__aeabi_dcmpgt>
 800b9ca:	2800      	cmp	r0, #0
 800b9cc:	f040 8295 	bne.w	800befa <_dtoa_r+0x97a>
 800b9d0:	4652      	mov	r2, sl
 800b9d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b9d6:	4640      	mov	r0, r8
 800b9d8:	4649      	mov	r1, r9
 800b9da:	f7f5 f8a7 	bl	8000b2c <__aeabi_dcmplt>
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	f040 8289 	bne.w	800bef6 <_dtoa_r+0x976>
 800b9e4:	ec5b ab19 	vmov	sl, fp, d9
 800b9e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	f2c0 8148 	blt.w	800bc80 <_dtoa_r+0x700>
 800b9f0:	9a00      	ldr	r2, [sp, #0]
 800b9f2:	2a0e      	cmp	r2, #14
 800b9f4:	f300 8144 	bgt.w	800bc80 <_dtoa_r+0x700>
 800b9f8:	4b67      	ldr	r3, [pc, #412]	; (800bb98 <_dtoa_r+0x618>)
 800b9fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f280 80d5 	bge.w	800bbb4 <_dtoa_r+0x634>
 800ba0a:	9b03      	ldr	r3, [sp, #12]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	f300 80d1 	bgt.w	800bbb4 <_dtoa_r+0x634>
 800ba12:	f040 826f 	bne.w	800bef4 <_dtoa_r+0x974>
 800ba16:	4b65      	ldr	r3, [pc, #404]	; (800bbac <_dtoa_r+0x62c>)
 800ba18:	2200      	movs	r2, #0
 800ba1a:	4640      	mov	r0, r8
 800ba1c:	4649      	mov	r1, r9
 800ba1e:	f7f4 fe13 	bl	8000648 <__aeabi_dmul>
 800ba22:	4652      	mov	r2, sl
 800ba24:	465b      	mov	r3, fp
 800ba26:	f7f5 f895 	bl	8000b54 <__aeabi_dcmpge>
 800ba2a:	9e03      	ldr	r6, [sp, #12]
 800ba2c:	4637      	mov	r7, r6
 800ba2e:	2800      	cmp	r0, #0
 800ba30:	f040 8245 	bne.w	800bebe <_dtoa_r+0x93e>
 800ba34:	9d01      	ldr	r5, [sp, #4]
 800ba36:	2331      	movs	r3, #49	; 0x31
 800ba38:	f805 3b01 	strb.w	r3, [r5], #1
 800ba3c:	9b00      	ldr	r3, [sp, #0]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	e240      	b.n	800bec6 <_dtoa_r+0x946>
 800ba44:	07f2      	lsls	r2, r6, #31
 800ba46:	d505      	bpl.n	800ba54 <_dtoa_r+0x4d4>
 800ba48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba4c:	f7f4 fdfc 	bl	8000648 <__aeabi_dmul>
 800ba50:	3501      	adds	r5, #1
 800ba52:	2301      	movs	r3, #1
 800ba54:	1076      	asrs	r6, r6, #1
 800ba56:	3708      	adds	r7, #8
 800ba58:	e777      	b.n	800b94a <_dtoa_r+0x3ca>
 800ba5a:	2502      	movs	r5, #2
 800ba5c:	e779      	b.n	800b952 <_dtoa_r+0x3d2>
 800ba5e:	9f00      	ldr	r7, [sp, #0]
 800ba60:	9e03      	ldr	r6, [sp, #12]
 800ba62:	e794      	b.n	800b98e <_dtoa_r+0x40e>
 800ba64:	9901      	ldr	r1, [sp, #4]
 800ba66:	4b4c      	ldr	r3, [pc, #304]	; (800bb98 <_dtoa_r+0x618>)
 800ba68:	4431      	add	r1, r6
 800ba6a:	910d      	str	r1, [sp, #52]	; 0x34
 800ba6c:	9908      	ldr	r1, [sp, #32]
 800ba6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ba72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ba76:	2900      	cmp	r1, #0
 800ba78:	d043      	beq.n	800bb02 <_dtoa_r+0x582>
 800ba7a:	494d      	ldr	r1, [pc, #308]	; (800bbb0 <_dtoa_r+0x630>)
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	f7f4 ff0d 	bl	800089c <__aeabi_ddiv>
 800ba82:	4652      	mov	r2, sl
 800ba84:	465b      	mov	r3, fp
 800ba86:	f7f4 fc27 	bl	80002d8 <__aeabi_dsub>
 800ba8a:	9d01      	ldr	r5, [sp, #4]
 800ba8c:	4682      	mov	sl, r0
 800ba8e:	468b      	mov	fp, r1
 800ba90:	4649      	mov	r1, r9
 800ba92:	4640      	mov	r0, r8
 800ba94:	f7f5 f888 	bl	8000ba8 <__aeabi_d2iz>
 800ba98:	4606      	mov	r6, r0
 800ba9a:	f7f4 fd6b 	bl	8000574 <__aeabi_i2d>
 800ba9e:	4602      	mov	r2, r0
 800baa0:	460b      	mov	r3, r1
 800baa2:	4640      	mov	r0, r8
 800baa4:	4649      	mov	r1, r9
 800baa6:	f7f4 fc17 	bl	80002d8 <__aeabi_dsub>
 800baaa:	3630      	adds	r6, #48	; 0x30
 800baac:	f805 6b01 	strb.w	r6, [r5], #1
 800bab0:	4652      	mov	r2, sl
 800bab2:	465b      	mov	r3, fp
 800bab4:	4680      	mov	r8, r0
 800bab6:	4689      	mov	r9, r1
 800bab8:	f7f5 f838 	bl	8000b2c <__aeabi_dcmplt>
 800babc:	2800      	cmp	r0, #0
 800babe:	d163      	bne.n	800bb88 <_dtoa_r+0x608>
 800bac0:	4642      	mov	r2, r8
 800bac2:	464b      	mov	r3, r9
 800bac4:	4936      	ldr	r1, [pc, #216]	; (800bba0 <_dtoa_r+0x620>)
 800bac6:	2000      	movs	r0, #0
 800bac8:	f7f4 fc06 	bl	80002d8 <__aeabi_dsub>
 800bacc:	4652      	mov	r2, sl
 800bace:	465b      	mov	r3, fp
 800bad0:	f7f5 f82c 	bl	8000b2c <__aeabi_dcmplt>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	f040 80b5 	bne.w	800bc44 <_dtoa_r+0x6c4>
 800bada:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800badc:	429d      	cmp	r5, r3
 800bade:	d081      	beq.n	800b9e4 <_dtoa_r+0x464>
 800bae0:	4b30      	ldr	r3, [pc, #192]	; (800bba4 <_dtoa_r+0x624>)
 800bae2:	2200      	movs	r2, #0
 800bae4:	4650      	mov	r0, sl
 800bae6:	4659      	mov	r1, fp
 800bae8:	f7f4 fdae 	bl	8000648 <__aeabi_dmul>
 800baec:	4b2d      	ldr	r3, [pc, #180]	; (800bba4 <_dtoa_r+0x624>)
 800baee:	4682      	mov	sl, r0
 800baf0:	468b      	mov	fp, r1
 800baf2:	4640      	mov	r0, r8
 800baf4:	4649      	mov	r1, r9
 800baf6:	2200      	movs	r2, #0
 800baf8:	f7f4 fda6 	bl	8000648 <__aeabi_dmul>
 800bafc:	4680      	mov	r8, r0
 800bafe:	4689      	mov	r9, r1
 800bb00:	e7c6      	b.n	800ba90 <_dtoa_r+0x510>
 800bb02:	4650      	mov	r0, sl
 800bb04:	4659      	mov	r1, fp
 800bb06:	f7f4 fd9f 	bl	8000648 <__aeabi_dmul>
 800bb0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb0c:	9d01      	ldr	r5, [sp, #4]
 800bb0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb10:	4682      	mov	sl, r0
 800bb12:	468b      	mov	fp, r1
 800bb14:	4649      	mov	r1, r9
 800bb16:	4640      	mov	r0, r8
 800bb18:	f7f5 f846 	bl	8000ba8 <__aeabi_d2iz>
 800bb1c:	4606      	mov	r6, r0
 800bb1e:	f7f4 fd29 	bl	8000574 <__aeabi_i2d>
 800bb22:	3630      	adds	r6, #48	; 0x30
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	4640      	mov	r0, r8
 800bb2a:	4649      	mov	r1, r9
 800bb2c:	f7f4 fbd4 	bl	80002d8 <__aeabi_dsub>
 800bb30:	f805 6b01 	strb.w	r6, [r5], #1
 800bb34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb36:	429d      	cmp	r5, r3
 800bb38:	4680      	mov	r8, r0
 800bb3a:	4689      	mov	r9, r1
 800bb3c:	f04f 0200 	mov.w	r2, #0
 800bb40:	d124      	bne.n	800bb8c <_dtoa_r+0x60c>
 800bb42:	4b1b      	ldr	r3, [pc, #108]	; (800bbb0 <_dtoa_r+0x630>)
 800bb44:	4650      	mov	r0, sl
 800bb46:	4659      	mov	r1, fp
 800bb48:	f7f4 fbc8 	bl	80002dc <__adddf3>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	460b      	mov	r3, r1
 800bb50:	4640      	mov	r0, r8
 800bb52:	4649      	mov	r1, r9
 800bb54:	f7f5 f808 	bl	8000b68 <__aeabi_dcmpgt>
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d173      	bne.n	800bc44 <_dtoa_r+0x6c4>
 800bb5c:	4652      	mov	r2, sl
 800bb5e:	465b      	mov	r3, fp
 800bb60:	4913      	ldr	r1, [pc, #76]	; (800bbb0 <_dtoa_r+0x630>)
 800bb62:	2000      	movs	r0, #0
 800bb64:	f7f4 fbb8 	bl	80002d8 <__aeabi_dsub>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	4640      	mov	r0, r8
 800bb6e:	4649      	mov	r1, r9
 800bb70:	f7f4 ffdc 	bl	8000b2c <__aeabi_dcmplt>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	f43f af35 	beq.w	800b9e4 <_dtoa_r+0x464>
 800bb7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bb7c:	1e6b      	subs	r3, r5, #1
 800bb7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bb84:	2b30      	cmp	r3, #48	; 0x30
 800bb86:	d0f8      	beq.n	800bb7a <_dtoa_r+0x5fa>
 800bb88:	9700      	str	r7, [sp, #0]
 800bb8a:	e049      	b.n	800bc20 <_dtoa_r+0x6a0>
 800bb8c:	4b05      	ldr	r3, [pc, #20]	; (800bba4 <_dtoa_r+0x624>)
 800bb8e:	f7f4 fd5b 	bl	8000648 <__aeabi_dmul>
 800bb92:	4680      	mov	r8, r0
 800bb94:	4689      	mov	r9, r1
 800bb96:	e7bd      	b.n	800bb14 <_dtoa_r+0x594>
 800bb98:	0800e940 	.word	0x0800e940
 800bb9c:	0800e918 	.word	0x0800e918
 800bba0:	3ff00000 	.word	0x3ff00000
 800bba4:	40240000 	.word	0x40240000
 800bba8:	401c0000 	.word	0x401c0000
 800bbac:	40140000 	.word	0x40140000
 800bbb0:	3fe00000 	.word	0x3fe00000
 800bbb4:	9d01      	ldr	r5, [sp, #4]
 800bbb6:	4656      	mov	r6, sl
 800bbb8:	465f      	mov	r7, fp
 800bbba:	4642      	mov	r2, r8
 800bbbc:	464b      	mov	r3, r9
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	4639      	mov	r1, r7
 800bbc2:	f7f4 fe6b 	bl	800089c <__aeabi_ddiv>
 800bbc6:	f7f4 ffef 	bl	8000ba8 <__aeabi_d2iz>
 800bbca:	4682      	mov	sl, r0
 800bbcc:	f7f4 fcd2 	bl	8000574 <__aeabi_i2d>
 800bbd0:	4642      	mov	r2, r8
 800bbd2:	464b      	mov	r3, r9
 800bbd4:	f7f4 fd38 	bl	8000648 <__aeabi_dmul>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	460b      	mov	r3, r1
 800bbdc:	4630      	mov	r0, r6
 800bbde:	4639      	mov	r1, r7
 800bbe0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bbe4:	f7f4 fb78 	bl	80002d8 <__aeabi_dsub>
 800bbe8:	f805 6b01 	strb.w	r6, [r5], #1
 800bbec:	9e01      	ldr	r6, [sp, #4]
 800bbee:	9f03      	ldr	r7, [sp, #12]
 800bbf0:	1bae      	subs	r6, r5, r6
 800bbf2:	42b7      	cmp	r7, r6
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	d135      	bne.n	800bc66 <_dtoa_r+0x6e6>
 800bbfa:	f7f4 fb6f 	bl	80002dc <__adddf3>
 800bbfe:	4642      	mov	r2, r8
 800bc00:	464b      	mov	r3, r9
 800bc02:	4606      	mov	r6, r0
 800bc04:	460f      	mov	r7, r1
 800bc06:	f7f4 ffaf 	bl	8000b68 <__aeabi_dcmpgt>
 800bc0a:	b9d0      	cbnz	r0, 800bc42 <_dtoa_r+0x6c2>
 800bc0c:	4642      	mov	r2, r8
 800bc0e:	464b      	mov	r3, r9
 800bc10:	4630      	mov	r0, r6
 800bc12:	4639      	mov	r1, r7
 800bc14:	f7f4 ff80 	bl	8000b18 <__aeabi_dcmpeq>
 800bc18:	b110      	cbz	r0, 800bc20 <_dtoa_r+0x6a0>
 800bc1a:	f01a 0f01 	tst.w	sl, #1
 800bc1e:	d110      	bne.n	800bc42 <_dtoa_r+0x6c2>
 800bc20:	4620      	mov	r0, r4
 800bc22:	ee18 1a10 	vmov	r1, s16
 800bc26:	f000 faf3 	bl	800c210 <_Bfree>
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	9800      	ldr	r0, [sp, #0]
 800bc2e:	702b      	strb	r3, [r5, #0]
 800bc30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc32:	3001      	adds	r0, #1
 800bc34:	6018      	str	r0, [r3, #0]
 800bc36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f43f acf1 	beq.w	800b620 <_dtoa_r+0xa0>
 800bc3e:	601d      	str	r5, [r3, #0]
 800bc40:	e4ee      	b.n	800b620 <_dtoa_r+0xa0>
 800bc42:	9f00      	ldr	r7, [sp, #0]
 800bc44:	462b      	mov	r3, r5
 800bc46:	461d      	mov	r5, r3
 800bc48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc4c:	2a39      	cmp	r2, #57	; 0x39
 800bc4e:	d106      	bne.n	800bc5e <_dtoa_r+0x6de>
 800bc50:	9a01      	ldr	r2, [sp, #4]
 800bc52:	429a      	cmp	r2, r3
 800bc54:	d1f7      	bne.n	800bc46 <_dtoa_r+0x6c6>
 800bc56:	9901      	ldr	r1, [sp, #4]
 800bc58:	2230      	movs	r2, #48	; 0x30
 800bc5a:	3701      	adds	r7, #1
 800bc5c:	700a      	strb	r2, [r1, #0]
 800bc5e:	781a      	ldrb	r2, [r3, #0]
 800bc60:	3201      	adds	r2, #1
 800bc62:	701a      	strb	r2, [r3, #0]
 800bc64:	e790      	b.n	800bb88 <_dtoa_r+0x608>
 800bc66:	4ba6      	ldr	r3, [pc, #664]	; (800bf00 <_dtoa_r+0x980>)
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f7f4 fced 	bl	8000648 <__aeabi_dmul>
 800bc6e:	2200      	movs	r2, #0
 800bc70:	2300      	movs	r3, #0
 800bc72:	4606      	mov	r6, r0
 800bc74:	460f      	mov	r7, r1
 800bc76:	f7f4 ff4f 	bl	8000b18 <__aeabi_dcmpeq>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	d09d      	beq.n	800bbba <_dtoa_r+0x63a>
 800bc7e:	e7cf      	b.n	800bc20 <_dtoa_r+0x6a0>
 800bc80:	9a08      	ldr	r2, [sp, #32]
 800bc82:	2a00      	cmp	r2, #0
 800bc84:	f000 80d7 	beq.w	800be36 <_dtoa_r+0x8b6>
 800bc88:	9a06      	ldr	r2, [sp, #24]
 800bc8a:	2a01      	cmp	r2, #1
 800bc8c:	f300 80ba 	bgt.w	800be04 <_dtoa_r+0x884>
 800bc90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc92:	2a00      	cmp	r2, #0
 800bc94:	f000 80b2 	beq.w	800bdfc <_dtoa_r+0x87c>
 800bc98:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bc9c:	9e07      	ldr	r6, [sp, #28]
 800bc9e:	9d04      	ldr	r5, [sp, #16]
 800bca0:	9a04      	ldr	r2, [sp, #16]
 800bca2:	441a      	add	r2, r3
 800bca4:	9204      	str	r2, [sp, #16]
 800bca6:	9a05      	ldr	r2, [sp, #20]
 800bca8:	2101      	movs	r1, #1
 800bcaa:	441a      	add	r2, r3
 800bcac:	4620      	mov	r0, r4
 800bcae:	9205      	str	r2, [sp, #20]
 800bcb0:	f000 fb66 	bl	800c380 <__i2b>
 800bcb4:	4607      	mov	r7, r0
 800bcb6:	2d00      	cmp	r5, #0
 800bcb8:	dd0c      	ble.n	800bcd4 <_dtoa_r+0x754>
 800bcba:	9b05      	ldr	r3, [sp, #20]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	dd09      	ble.n	800bcd4 <_dtoa_r+0x754>
 800bcc0:	42ab      	cmp	r3, r5
 800bcc2:	9a04      	ldr	r2, [sp, #16]
 800bcc4:	bfa8      	it	ge
 800bcc6:	462b      	movge	r3, r5
 800bcc8:	1ad2      	subs	r2, r2, r3
 800bcca:	9204      	str	r2, [sp, #16]
 800bccc:	9a05      	ldr	r2, [sp, #20]
 800bcce:	1aed      	subs	r5, r5, r3
 800bcd0:	1ad3      	subs	r3, r2, r3
 800bcd2:	9305      	str	r3, [sp, #20]
 800bcd4:	9b07      	ldr	r3, [sp, #28]
 800bcd6:	b31b      	cbz	r3, 800bd20 <_dtoa_r+0x7a0>
 800bcd8:	9b08      	ldr	r3, [sp, #32]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	f000 80af 	beq.w	800be3e <_dtoa_r+0x8be>
 800bce0:	2e00      	cmp	r6, #0
 800bce2:	dd13      	ble.n	800bd0c <_dtoa_r+0x78c>
 800bce4:	4639      	mov	r1, r7
 800bce6:	4632      	mov	r2, r6
 800bce8:	4620      	mov	r0, r4
 800bcea:	f000 fc09 	bl	800c500 <__pow5mult>
 800bcee:	ee18 2a10 	vmov	r2, s16
 800bcf2:	4601      	mov	r1, r0
 800bcf4:	4607      	mov	r7, r0
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	f000 fb58 	bl	800c3ac <__multiply>
 800bcfc:	ee18 1a10 	vmov	r1, s16
 800bd00:	4680      	mov	r8, r0
 800bd02:	4620      	mov	r0, r4
 800bd04:	f000 fa84 	bl	800c210 <_Bfree>
 800bd08:	ee08 8a10 	vmov	s16, r8
 800bd0c:	9b07      	ldr	r3, [sp, #28]
 800bd0e:	1b9a      	subs	r2, r3, r6
 800bd10:	d006      	beq.n	800bd20 <_dtoa_r+0x7a0>
 800bd12:	ee18 1a10 	vmov	r1, s16
 800bd16:	4620      	mov	r0, r4
 800bd18:	f000 fbf2 	bl	800c500 <__pow5mult>
 800bd1c:	ee08 0a10 	vmov	s16, r0
 800bd20:	2101      	movs	r1, #1
 800bd22:	4620      	mov	r0, r4
 800bd24:	f000 fb2c 	bl	800c380 <__i2b>
 800bd28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	4606      	mov	r6, r0
 800bd2e:	f340 8088 	ble.w	800be42 <_dtoa_r+0x8c2>
 800bd32:	461a      	mov	r2, r3
 800bd34:	4601      	mov	r1, r0
 800bd36:	4620      	mov	r0, r4
 800bd38:	f000 fbe2 	bl	800c500 <__pow5mult>
 800bd3c:	9b06      	ldr	r3, [sp, #24]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	4606      	mov	r6, r0
 800bd42:	f340 8081 	ble.w	800be48 <_dtoa_r+0x8c8>
 800bd46:	f04f 0800 	mov.w	r8, #0
 800bd4a:	6933      	ldr	r3, [r6, #16]
 800bd4c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd50:	6918      	ldr	r0, [r3, #16]
 800bd52:	f000 fac5 	bl	800c2e0 <__hi0bits>
 800bd56:	f1c0 0020 	rsb	r0, r0, #32
 800bd5a:	9b05      	ldr	r3, [sp, #20]
 800bd5c:	4418      	add	r0, r3
 800bd5e:	f010 001f 	ands.w	r0, r0, #31
 800bd62:	f000 8092 	beq.w	800be8a <_dtoa_r+0x90a>
 800bd66:	f1c0 0320 	rsb	r3, r0, #32
 800bd6a:	2b04      	cmp	r3, #4
 800bd6c:	f340 808a 	ble.w	800be84 <_dtoa_r+0x904>
 800bd70:	f1c0 001c 	rsb	r0, r0, #28
 800bd74:	9b04      	ldr	r3, [sp, #16]
 800bd76:	4403      	add	r3, r0
 800bd78:	9304      	str	r3, [sp, #16]
 800bd7a:	9b05      	ldr	r3, [sp, #20]
 800bd7c:	4403      	add	r3, r0
 800bd7e:	4405      	add	r5, r0
 800bd80:	9305      	str	r3, [sp, #20]
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	dd07      	ble.n	800bd98 <_dtoa_r+0x818>
 800bd88:	ee18 1a10 	vmov	r1, s16
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	4620      	mov	r0, r4
 800bd90:	f000 fc10 	bl	800c5b4 <__lshift>
 800bd94:	ee08 0a10 	vmov	s16, r0
 800bd98:	9b05      	ldr	r3, [sp, #20]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	dd05      	ble.n	800bdaa <_dtoa_r+0x82a>
 800bd9e:	4631      	mov	r1, r6
 800bda0:	461a      	mov	r2, r3
 800bda2:	4620      	mov	r0, r4
 800bda4:	f000 fc06 	bl	800c5b4 <__lshift>
 800bda8:	4606      	mov	r6, r0
 800bdaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d06e      	beq.n	800be8e <_dtoa_r+0x90e>
 800bdb0:	ee18 0a10 	vmov	r0, s16
 800bdb4:	4631      	mov	r1, r6
 800bdb6:	f000 fc6d 	bl	800c694 <__mcmp>
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	da67      	bge.n	800be8e <_dtoa_r+0x90e>
 800bdbe:	9b00      	ldr	r3, [sp, #0]
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	ee18 1a10 	vmov	r1, s16
 800bdc6:	9300      	str	r3, [sp, #0]
 800bdc8:	220a      	movs	r2, #10
 800bdca:	2300      	movs	r3, #0
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f000 fa41 	bl	800c254 <__multadd>
 800bdd2:	9b08      	ldr	r3, [sp, #32]
 800bdd4:	ee08 0a10 	vmov	s16, r0
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	f000 81b1 	beq.w	800c140 <_dtoa_r+0xbc0>
 800bdde:	2300      	movs	r3, #0
 800bde0:	4639      	mov	r1, r7
 800bde2:	220a      	movs	r2, #10
 800bde4:	4620      	mov	r0, r4
 800bde6:	f000 fa35 	bl	800c254 <__multadd>
 800bdea:	9b02      	ldr	r3, [sp, #8]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	4607      	mov	r7, r0
 800bdf0:	f300 808e 	bgt.w	800bf10 <_dtoa_r+0x990>
 800bdf4:	9b06      	ldr	r3, [sp, #24]
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	dc51      	bgt.n	800be9e <_dtoa_r+0x91e>
 800bdfa:	e089      	b.n	800bf10 <_dtoa_r+0x990>
 800bdfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bdfe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800be02:	e74b      	b.n	800bc9c <_dtoa_r+0x71c>
 800be04:	9b03      	ldr	r3, [sp, #12]
 800be06:	1e5e      	subs	r6, r3, #1
 800be08:	9b07      	ldr	r3, [sp, #28]
 800be0a:	42b3      	cmp	r3, r6
 800be0c:	bfbf      	itttt	lt
 800be0e:	9b07      	ldrlt	r3, [sp, #28]
 800be10:	9607      	strlt	r6, [sp, #28]
 800be12:	1af2      	sublt	r2, r6, r3
 800be14:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800be16:	bfb6      	itet	lt
 800be18:	189b      	addlt	r3, r3, r2
 800be1a:	1b9e      	subge	r6, r3, r6
 800be1c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800be1e:	9b03      	ldr	r3, [sp, #12]
 800be20:	bfb8      	it	lt
 800be22:	2600      	movlt	r6, #0
 800be24:	2b00      	cmp	r3, #0
 800be26:	bfb7      	itett	lt
 800be28:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800be2c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800be30:	1a9d      	sublt	r5, r3, r2
 800be32:	2300      	movlt	r3, #0
 800be34:	e734      	b.n	800bca0 <_dtoa_r+0x720>
 800be36:	9e07      	ldr	r6, [sp, #28]
 800be38:	9d04      	ldr	r5, [sp, #16]
 800be3a:	9f08      	ldr	r7, [sp, #32]
 800be3c:	e73b      	b.n	800bcb6 <_dtoa_r+0x736>
 800be3e:	9a07      	ldr	r2, [sp, #28]
 800be40:	e767      	b.n	800bd12 <_dtoa_r+0x792>
 800be42:	9b06      	ldr	r3, [sp, #24]
 800be44:	2b01      	cmp	r3, #1
 800be46:	dc18      	bgt.n	800be7a <_dtoa_r+0x8fa>
 800be48:	f1ba 0f00 	cmp.w	sl, #0
 800be4c:	d115      	bne.n	800be7a <_dtoa_r+0x8fa>
 800be4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be52:	b993      	cbnz	r3, 800be7a <_dtoa_r+0x8fa>
 800be54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be58:	0d1b      	lsrs	r3, r3, #20
 800be5a:	051b      	lsls	r3, r3, #20
 800be5c:	b183      	cbz	r3, 800be80 <_dtoa_r+0x900>
 800be5e:	9b04      	ldr	r3, [sp, #16]
 800be60:	3301      	adds	r3, #1
 800be62:	9304      	str	r3, [sp, #16]
 800be64:	9b05      	ldr	r3, [sp, #20]
 800be66:	3301      	adds	r3, #1
 800be68:	9305      	str	r3, [sp, #20]
 800be6a:	f04f 0801 	mov.w	r8, #1
 800be6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be70:	2b00      	cmp	r3, #0
 800be72:	f47f af6a 	bne.w	800bd4a <_dtoa_r+0x7ca>
 800be76:	2001      	movs	r0, #1
 800be78:	e76f      	b.n	800bd5a <_dtoa_r+0x7da>
 800be7a:	f04f 0800 	mov.w	r8, #0
 800be7e:	e7f6      	b.n	800be6e <_dtoa_r+0x8ee>
 800be80:	4698      	mov	r8, r3
 800be82:	e7f4      	b.n	800be6e <_dtoa_r+0x8ee>
 800be84:	f43f af7d 	beq.w	800bd82 <_dtoa_r+0x802>
 800be88:	4618      	mov	r0, r3
 800be8a:	301c      	adds	r0, #28
 800be8c:	e772      	b.n	800bd74 <_dtoa_r+0x7f4>
 800be8e:	9b03      	ldr	r3, [sp, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	dc37      	bgt.n	800bf04 <_dtoa_r+0x984>
 800be94:	9b06      	ldr	r3, [sp, #24]
 800be96:	2b02      	cmp	r3, #2
 800be98:	dd34      	ble.n	800bf04 <_dtoa_r+0x984>
 800be9a:	9b03      	ldr	r3, [sp, #12]
 800be9c:	9302      	str	r3, [sp, #8]
 800be9e:	9b02      	ldr	r3, [sp, #8]
 800bea0:	b96b      	cbnz	r3, 800bebe <_dtoa_r+0x93e>
 800bea2:	4631      	mov	r1, r6
 800bea4:	2205      	movs	r2, #5
 800bea6:	4620      	mov	r0, r4
 800bea8:	f000 f9d4 	bl	800c254 <__multadd>
 800beac:	4601      	mov	r1, r0
 800beae:	4606      	mov	r6, r0
 800beb0:	ee18 0a10 	vmov	r0, s16
 800beb4:	f000 fbee 	bl	800c694 <__mcmp>
 800beb8:	2800      	cmp	r0, #0
 800beba:	f73f adbb 	bgt.w	800ba34 <_dtoa_r+0x4b4>
 800bebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bec0:	9d01      	ldr	r5, [sp, #4]
 800bec2:	43db      	mvns	r3, r3
 800bec4:	9300      	str	r3, [sp, #0]
 800bec6:	f04f 0800 	mov.w	r8, #0
 800beca:	4631      	mov	r1, r6
 800becc:	4620      	mov	r0, r4
 800bece:	f000 f99f 	bl	800c210 <_Bfree>
 800bed2:	2f00      	cmp	r7, #0
 800bed4:	f43f aea4 	beq.w	800bc20 <_dtoa_r+0x6a0>
 800bed8:	f1b8 0f00 	cmp.w	r8, #0
 800bedc:	d005      	beq.n	800beea <_dtoa_r+0x96a>
 800bede:	45b8      	cmp	r8, r7
 800bee0:	d003      	beq.n	800beea <_dtoa_r+0x96a>
 800bee2:	4641      	mov	r1, r8
 800bee4:	4620      	mov	r0, r4
 800bee6:	f000 f993 	bl	800c210 <_Bfree>
 800beea:	4639      	mov	r1, r7
 800beec:	4620      	mov	r0, r4
 800beee:	f000 f98f 	bl	800c210 <_Bfree>
 800bef2:	e695      	b.n	800bc20 <_dtoa_r+0x6a0>
 800bef4:	2600      	movs	r6, #0
 800bef6:	4637      	mov	r7, r6
 800bef8:	e7e1      	b.n	800bebe <_dtoa_r+0x93e>
 800befa:	9700      	str	r7, [sp, #0]
 800befc:	4637      	mov	r7, r6
 800befe:	e599      	b.n	800ba34 <_dtoa_r+0x4b4>
 800bf00:	40240000 	.word	0x40240000
 800bf04:	9b08      	ldr	r3, [sp, #32]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	f000 80ca 	beq.w	800c0a0 <_dtoa_r+0xb20>
 800bf0c:	9b03      	ldr	r3, [sp, #12]
 800bf0e:	9302      	str	r3, [sp, #8]
 800bf10:	2d00      	cmp	r5, #0
 800bf12:	dd05      	ble.n	800bf20 <_dtoa_r+0x9a0>
 800bf14:	4639      	mov	r1, r7
 800bf16:	462a      	mov	r2, r5
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f000 fb4b 	bl	800c5b4 <__lshift>
 800bf1e:	4607      	mov	r7, r0
 800bf20:	f1b8 0f00 	cmp.w	r8, #0
 800bf24:	d05b      	beq.n	800bfde <_dtoa_r+0xa5e>
 800bf26:	6879      	ldr	r1, [r7, #4]
 800bf28:	4620      	mov	r0, r4
 800bf2a:	f000 f931 	bl	800c190 <_Balloc>
 800bf2e:	4605      	mov	r5, r0
 800bf30:	b928      	cbnz	r0, 800bf3e <_dtoa_r+0x9be>
 800bf32:	4b87      	ldr	r3, [pc, #540]	; (800c150 <_dtoa_r+0xbd0>)
 800bf34:	4602      	mov	r2, r0
 800bf36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf3a:	f7ff bb3b 	b.w	800b5b4 <_dtoa_r+0x34>
 800bf3e:	693a      	ldr	r2, [r7, #16]
 800bf40:	3202      	adds	r2, #2
 800bf42:	0092      	lsls	r2, r2, #2
 800bf44:	f107 010c 	add.w	r1, r7, #12
 800bf48:	300c      	adds	r0, #12
 800bf4a:	f000 f913 	bl	800c174 <memcpy>
 800bf4e:	2201      	movs	r2, #1
 800bf50:	4629      	mov	r1, r5
 800bf52:	4620      	mov	r0, r4
 800bf54:	f000 fb2e 	bl	800c5b4 <__lshift>
 800bf58:	9b01      	ldr	r3, [sp, #4]
 800bf5a:	f103 0901 	add.w	r9, r3, #1
 800bf5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800bf62:	4413      	add	r3, r2
 800bf64:	9305      	str	r3, [sp, #20]
 800bf66:	f00a 0301 	and.w	r3, sl, #1
 800bf6a:	46b8      	mov	r8, r7
 800bf6c:	9304      	str	r3, [sp, #16]
 800bf6e:	4607      	mov	r7, r0
 800bf70:	4631      	mov	r1, r6
 800bf72:	ee18 0a10 	vmov	r0, s16
 800bf76:	f7ff fa77 	bl	800b468 <quorem>
 800bf7a:	4641      	mov	r1, r8
 800bf7c:	9002      	str	r0, [sp, #8]
 800bf7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bf82:	ee18 0a10 	vmov	r0, s16
 800bf86:	f000 fb85 	bl	800c694 <__mcmp>
 800bf8a:	463a      	mov	r2, r7
 800bf8c:	9003      	str	r0, [sp, #12]
 800bf8e:	4631      	mov	r1, r6
 800bf90:	4620      	mov	r0, r4
 800bf92:	f000 fb9b 	bl	800c6cc <__mdiff>
 800bf96:	68c2      	ldr	r2, [r0, #12]
 800bf98:	f109 3bff 	add.w	fp, r9, #4294967295
 800bf9c:	4605      	mov	r5, r0
 800bf9e:	bb02      	cbnz	r2, 800bfe2 <_dtoa_r+0xa62>
 800bfa0:	4601      	mov	r1, r0
 800bfa2:	ee18 0a10 	vmov	r0, s16
 800bfa6:	f000 fb75 	bl	800c694 <__mcmp>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	4629      	mov	r1, r5
 800bfae:	4620      	mov	r0, r4
 800bfb0:	9207      	str	r2, [sp, #28]
 800bfb2:	f000 f92d 	bl	800c210 <_Bfree>
 800bfb6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bfba:	ea43 0102 	orr.w	r1, r3, r2
 800bfbe:	9b04      	ldr	r3, [sp, #16]
 800bfc0:	430b      	orrs	r3, r1
 800bfc2:	464d      	mov	r5, r9
 800bfc4:	d10f      	bne.n	800bfe6 <_dtoa_r+0xa66>
 800bfc6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bfca:	d02a      	beq.n	800c022 <_dtoa_r+0xaa2>
 800bfcc:	9b03      	ldr	r3, [sp, #12]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	dd02      	ble.n	800bfd8 <_dtoa_r+0xa58>
 800bfd2:	9b02      	ldr	r3, [sp, #8]
 800bfd4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bfd8:	f88b a000 	strb.w	sl, [fp]
 800bfdc:	e775      	b.n	800beca <_dtoa_r+0x94a>
 800bfde:	4638      	mov	r0, r7
 800bfe0:	e7ba      	b.n	800bf58 <_dtoa_r+0x9d8>
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	e7e2      	b.n	800bfac <_dtoa_r+0xa2c>
 800bfe6:	9b03      	ldr	r3, [sp, #12]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	db04      	blt.n	800bff6 <_dtoa_r+0xa76>
 800bfec:	9906      	ldr	r1, [sp, #24]
 800bfee:	430b      	orrs	r3, r1
 800bff0:	9904      	ldr	r1, [sp, #16]
 800bff2:	430b      	orrs	r3, r1
 800bff4:	d122      	bne.n	800c03c <_dtoa_r+0xabc>
 800bff6:	2a00      	cmp	r2, #0
 800bff8:	ddee      	ble.n	800bfd8 <_dtoa_r+0xa58>
 800bffa:	ee18 1a10 	vmov	r1, s16
 800bffe:	2201      	movs	r2, #1
 800c000:	4620      	mov	r0, r4
 800c002:	f000 fad7 	bl	800c5b4 <__lshift>
 800c006:	4631      	mov	r1, r6
 800c008:	ee08 0a10 	vmov	s16, r0
 800c00c:	f000 fb42 	bl	800c694 <__mcmp>
 800c010:	2800      	cmp	r0, #0
 800c012:	dc03      	bgt.n	800c01c <_dtoa_r+0xa9c>
 800c014:	d1e0      	bne.n	800bfd8 <_dtoa_r+0xa58>
 800c016:	f01a 0f01 	tst.w	sl, #1
 800c01a:	d0dd      	beq.n	800bfd8 <_dtoa_r+0xa58>
 800c01c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c020:	d1d7      	bne.n	800bfd2 <_dtoa_r+0xa52>
 800c022:	2339      	movs	r3, #57	; 0x39
 800c024:	f88b 3000 	strb.w	r3, [fp]
 800c028:	462b      	mov	r3, r5
 800c02a:	461d      	mov	r5, r3
 800c02c:	3b01      	subs	r3, #1
 800c02e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c032:	2a39      	cmp	r2, #57	; 0x39
 800c034:	d071      	beq.n	800c11a <_dtoa_r+0xb9a>
 800c036:	3201      	adds	r2, #1
 800c038:	701a      	strb	r2, [r3, #0]
 800c03a:	e746      	b.n	800beca <_dtoa_r+0x94a>
 800c03c:	2a00      	cmp	r2, #0
 800c03e:	dd07      	ble.n	800c050 <_dtoa_r+0xad0>
 800c040:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c044:	d0ed      	beq.n	800c022 <_dtoa_r+0xaa2>
 800c046:	f10a 0301 	add.w	r3, sl, #1
 800c04a:	f88b 3000 	strb.w	r3, [fp]
 800c04e:	e73c      	b.n	800beca <_dtoa_r+0x94a>
 800c050:	9b05      	ldr	r3, [sp, #20]
 800c052:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c056:	4599      	cmp	r9, r3
 800c058:	d047      	beq.n	800c0ea <_dtoa_r+0xb6a>
 800c05a:	ee18 1a10 	vmov	r1, s16
 800c05e:	2300      	movs	r3, #0
 800c060:	220a      	movs	r2, #10
 800c062:	4620      	mov	r0, r4
 800c064:	f000 f8f6 	bl	800c254 <__multadd>
 800c068:	45b8      	cmp	r8, r7
 800c06a:	ee08 0a10 	vmov	s16, r0
 800c06e:	f04f 0300 	mov.w	r3, #0
 800c072:	f04f 020a 	mov.w	r2, #10
 800c076:	4641      	mov	r1, r8
 800c078:	4620      	mov	r0, r4
 800c07a:	d106      	bne.n	800c08a <_dtoa_r+0xb0a>
 800c07c:	f000 f8ea 	bl	800c254 <__multadd>
 800c080:	4680      	mov	r8, r0
 800c082:	4607      	mov	r7, r0
 800c084:	f109 0901 	add.w	r9, r9, #1
 800c088:	e772      	b.n	800bf70 <_dtoa_r+0x9f0>
 800c08a:	f000 f8e3 	bl	800c254 <__multadd>
 800c08e:	4639      	mov	r1, r7
 800c090:	4680      	mov	r8, r0
 800c092:	2300      	movs	r3, #0
 800c094:	220a      	movs	r2, #10
 800c096:	4620      	mov	r0, r4
 800c098:	f000 f8dc 	bl	800c254 <__multadd>
 800c09c:	4607      	mov	r7, r0
 800c09e:	e7f1      	b.n	800c084 <_dtoa_r+0xb04>
 800c0a0:	9b03      	ldr	r3, [sp, #12]
 800c0a2:	9302      	str	r3, [sp, #8]
 800c0a4:	9d01      	ldr	r5, [sp, #4]
 800c0a6:	ee18 0a10 	vmov	r0, s16
 800c0aa:	4631      	mov	r1, r6
 800c0ac:	f7ff f9dc 	bl	800b468 <quorem>
 800c0b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c0b4:	9b01      	ldr	r3, [sp, #4]
 800c0b6:	f805 ab01 	strb.w	sl, [r5], #1
 800c0ba:	1aea      	subs	r2, r5, r3
 800c0bc:	9b02      	ldr	r3, [sp, #8]
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	dd09      	ble.n	800c0d6 <_dtoa_r+0xb56>
 800c0c2:	ee18 1a10 	vmov	r1, s16
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	220a      	movs	r2, #10
 800c0ca:	4620      	mov	r0, r4
 800c0cc:	f000 f8c2 	bl	800c254 <__multadd>
 800c0d0:	ee08 0a10 	vmov	s16, r0
 800c0d4:	e7e7      	b.n	800c0a6 <_dtoa_r+0xb26>
 800c0d6:	9b02      	ldr	r3, [sp, #8]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	bfc8      	it	gt
 800c0dc:	461d      	movgt	r5, r3
 800c0de:	9b01      	ldr	r3, [sp, #4]
 800c0e0:	bfd8      	it	le
 800c0e2:	2501      	movle	r5, #1
 800c0e4:	441d      	add	r5, r3
 800c0e6:	f04f 0800 	mov.w	r8, #0
 800c0ea:	ee18 1a10 	vmov	r1, s16
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	f000 fa5f 	bl	800c5b4 <__lshift>
 800c0f6:	4631      	mov	r1, r6
 800c0f8:	ee08 0a10 	vmov	s16, r0
 800c0fc:	f000 faca 	bl	800c694 <__mcmp>
 800c100:	2800      	cmp	r0, #0
 800c102:	dc91      	bgt.n	800c028 <_dtoa_r+0xaa8>
 800c104:	d102      	bne.n	800c10c <_dtoa_r+0xb8c>
 800c106:	f01a 0f01 	tst.w	sl, #1
 800c10a:	d18d      	bne.n	800c028 <_dtoa_r+0xaa8>
 800c10c:	462b      	mov	r3, r5
 800c10e:	461d      	mov	r5, r3
 800c110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c114:	2a30      	cmp	r2, #48	; 0x30
 800c116:	d0fa      	beq.n	800c10e <_dtoa_r+0xb8e>
 800c118:	e6d7      	b.n	800beca <_dtoa_r+0x94a>
 800c11a:	9a01      	ldr	r2, [sp, #4]
 800c11c:	429a      	cmp	r2, r3
 800c11e:	d184      	bne.n	800c02a <_dtoa_r+0xaaa>
 800c120:	9b00      	ldr	r3, [sp, #0]
 800c122:	3301      	adds	r3, #1
 800c124:	9300      	str	r3, [sp, #0]
 800c126:	2331      	movs	r3, #49	; 0x31
 800c128:	7013      	strb	r3, [r2, #0]
 800c12a:	e6ce      	b.n	800beca <_dtoa_r+0x94a>
 800c12c:	4b09      	ldr	r3, [pc, #36]	; (800c154 <_dtoa_r+0xbd4>)
 800c12e:	f7ff ba95 	b.w	800b65c <_dtoa_r+0xdc>
 800c132:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c134:	2b00      	cmp	r3, #0
 800c136:	f47f aa6e 	bne.w	800b616 <_dtoa_r+0x96>
 800c13a:	4b07      	ldr	r3, [pc, #28]	; (800c158 <_dtoa_r+0xbd8>)
 800c13c:	f7ff ba8e 	b.w	800b65c <_dtoa_r+0xdc>
 800c140:	9b02      	ldr	r3, [sp, #8]
 800c142:	2b00      	cmp	r3, #0
 800c144:	dcae      	bgt.n	800c0a4 <_dtoa_r+0xb24>
 800c146:	9b06      	ldr	r3, [sp, #24]
 800c148:	2b02      	cmp	r3, #2
 800c14a:	f73f aea8 	bgt.w	800be9e <_dtoa_r+0x91e>
 800c14e:	e7a9      	b.n	800c0a4 <_dtoa_r+0xb24>
 800c150:	0800e8a7 	.word	0x0800e8a7
 800c154:	0800e804 	.word	0x0800e804
 800c158:	0800e828 	.word	0x0800e828

0800c15c <_localeconv_r>:
 800c15c:	4800      	ldr	r0, [pc, #0]	; (800c160 <_localeconv_r+0x4>)
 800c15e:	4770      	bx	lr
 800c160:	20000160 	.word	0x20000160

0800c164 <malloc>:
 800c164:	4b02      	ldr	r3, [pc, #8]	; (800c170 <malloc+0xc>)
 800c166:	4601      	mov	r1, r0
 800c168:	6818      	ldr	r0, [r3, #0]
 800c16a:	f000 bc17 	b.w	800c99c <_malloc_r>
 800c16e:	bf00      	nop
 800c170:	2000000c 	.word	0x2000000c

0800c174 <memcpy>:
 800c174:	440a      	add	r2, r1
 800c176:	4291      	cmp	r1, r2
 800c178:	f100 33ff 	add.w	r3, r0, #4294967295
 800c17c:	d100      	bne.n	800c180 <memcpy+0xc>
 800c17e:	4770      	bx	lr
 800c180:	b510      	push	{r4, lr}
 800c182:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c186:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c18a:	4291      	cmp	r1, r2
 800c18c:	d1f9      	bne.n	800c182 <memcpy+0xe>
 800c18e:	bd10      	pop	{r4, pc}

0800c190 <_Balloc>:
 800c190:	b570      	push	{r4, r5, r6, lr}
 800c192:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c194:	4604      	mov	r4, r0
 800c196:	460d      	mov	r5, r1
 800c198:	b976      	cbnz	r6, 800c1b8 <_Balloc+0x28>
 800c19a:	2010      	movs	r0, #16
 800c19c:	f7ff ffe2 	bl	800c164 <malloc>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	6260      	str	r0, [r4, #36]	; 0x24
 800c1a4:	b920      	cbnz	r0, 800c1b0 <_Balloc+0x20>
 800c1a6:	4b18      	ldr	r3, [pc, #96]	; (800c208 <_Balloc+0x78>)
 800c1a8:	4818      	ldr	r0, [pc, #96]	; (800c20c <_Balloc+0x7c>)
 800c1aa:	2166      	movs	r1, #102	; 0x66
 800c1ac:	f000 fdd6 	bl	800cd5c <__assert_func>
 800c1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1b4:	6006      	str	r6, [r0, #0]
 800c1b6:	60c6      	str	r6, [r0, #12]
 800c1b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c1ba:	68f3      	ldr	r3, [r6, #12]
 800c1bc:	b183      	cbz	r3, 800c1e0 <_Balloc+0x50>
 800c1be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1c6:	b9b8      	cbnz	r0, 800c1f8 <_Balloc+0x68>
 800c1c8:	2101      	movs	r1, #1
 800c1ca:	fa01 f605 	lsl.w	r6, r1, r5
 800c1ce:	1d72      	adds	r2, r6, #5
 800c1d0:	0092      	lsls	r2, r2, #2
 800c1d2:	4620      	mov	r0, r4
 800c1d4:	f000 fb60 	bl	800c898 <_calloc_r>
 800c1d8:	b160      	cbz	r0, 800c1f4 <_Balloc+0x64>
 800c1da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c1de:	e00e      	b.n	800c1fe <_Balloc+0x6e>
 800c1e0:	2221      	movs	r2, #33	; 0x21
 800c1e2:	2104      	movs	r1, #4
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f000 fb57 	bl	800c898 <_calloc_r>
 800c1ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1ec:	60f0      	str	r0, [r6, #12]
 800c1ee:	68db      	ldr	r3, [r3, #12]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d1e4      	bne.n	800c1be <_Balloc+0x2e>
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	bd70      	pop	{r4, r5, r6, pc}
 800c1f8:	6802      	ldr	r2, [r0, #0]
 800c1fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1fe:	2300      	movs	r3, #0
 800c200:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c204:	e7f7      	b.n	800c1f6 <_Balloc+0x66>
 800c206:	bf00      	nop
 800c208:	0800e835 	.word	0x0800e835
 800c20c:	0800e8b8 	.word	0x0800e8b8

0800c210 <_Bfree>:
 800c210:	b570      	push	{r4, r5, r6, lr}
 800c212:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c214:	4605      	mov	r5, r0
 800c216:	460c      	mov	r4, r1
 800c218:	b976      	cbnz	r6, 800c238 <_Bfree+0x28>
 800c21a:	2010      	movs	r0, #16
 800c21c:	f7ff ffa2 	bl	800c164 <malloc>
 800c220:	4602      	mov	r2, r0
 800c222:	6268      	str	r0, [r5, #36]	; 0x24
 800c224:	b920      	cbnz	r0, 800c230 <_Bfree+0x20>
 800c226:	4b09      	ldr	r3, [pc, #36]	; (800c24c <_Bfree+0x3c>)
 800c228:	4809      	ldr	r0, [pc, #36]	; (800c250 <_Bfree+0x40>)
 800c22a:	218a      	movs	r1, #138	; 0x8a
 800c22c:	f000 fd96 	bl	800cd5c <__assert_func>
 800c230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c234:	6006      	str	r6, [r0, #0]
 800c236:	60c6      	str	r6, [r0, #12]
 800c238:	b13c      	cbz	r4, 800c24a <_Bfree+0x3a>
 800c23a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c23c:	6862      	ldr	r2, [r4, #4]
 800c23e:	68db      	ldr	r3, [r3, #12]
 800c240:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c244:	6021      	str	r1, [r4, #0]
 800c246:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c24a:	bd70      	pop	{r4, r5, r6, pc}
 800c24c:	0800e835 	.word	0x0800e835
 800c250:	0800e8b8 	.word	0x0800e8b8

0800c254 <__multadd>:
 800c254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c258:	690d      	ldr	r5, [r1, #16]
 800c25a:	4607      	mov	r7, r0
 800c25c:	460c      	mov	r4, r1
 800c25e:	461e      	mov	r6, r3
 800c260:	f101 0c14 	add.w	ip, r1, #20
 800c264:	2000      	movs	r0, #0
 800c266:	f8dc 3000 	ldr.w	r3, [ip]
 800c26a:	b299      	uxth	r1, r3
 800c26c:	fb02 6101 	mla	r1, r2, r1, r6
 800c270:	0c1e      	lsrs	r6, r3, #16
 800c272:	0c0b      	lsrs	r3, r1, #16
 800c274:	fb02 3306 	mla	r3, r2, r6, r3
 800c278:	b289      	uxth	r1, r1
 800c27a:	3001      	adds	r0, #1
 800c27c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c280:	4285      	cmp	r5, r0
 800c282:	f84c 1b04 	str.w	r1, [ip], #4
 800c286:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c28a:	dcec      	bgt.n	800c266 <__multadd+0x12>
 800c28c:	b30e      	cbz	r6, 800c2d2 <__multadd+0x7e>
 800c28e:	68a3      	ldr	r3, [r4, #8]
 800c290:	42ab      	cmp	r3, r5
 800c292:	dc19      	bgt.n	800c2c8 <__multadd+0x74>
 800c294:	6861      	ldr	r1, [r4, #4]
 800c296:	4638      	mov	r0, r7
 800c298:	3101      	adds	r1, #1
 800c29a:	f7ff ff79 	bl	800c190 <_Balloc>
 800c29e:	4680      	mov	r8, r0
 800c2a0:	b928      	cbnz	r0, 800c2ae <__multadd+0x5a>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	4b0c      	ldr	r3, [pc, #48]	; (800c2d8 <__multadd+0x84>)
 800c2a6:	480d      	ldr	r0, [pc, #52]	; (800c2dc <__multadd+0x88>)
 800c2a8:	21b5      	movs	r1, #181	; 0xb5
 800c2aa:	f000 fd57 	bl	800cd5c <__assert_func>
 800c2ae:	6922      	ldr	r2, [r4, #16]
 800c2b0:	3202      	adds	r2, #2
 800c2b2:	f104 010c 	add.w	r1, r4, #12
 800c2b6:	0092      	lsls	r2, r2, #2
 800c2b8:	300c      	adds	r0, #12
 800c2ba:	f7ff ff5b 	bl	800c174 <memcpy>
 800c2be:	4621      	mov	r1, r4
 800c2c0:	4638      	mov	r0, r7
 800c2c2:	f7ff ffa5 	bl	800c210 <_Bfree>
 800c2c6:	4644      	mov	r4, r8
 800c2c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c2cc:	3501      	adds	r5, #1
 800c2ce:	615e      	str	r6, [r3, #20]
 800c2d0:	6125      	str	r5, [r4, #16]
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d8:	0800e8a7 	.word	0x0800e8a7
 800c2dc:	0800e8b8 	.word	0x0800e8b8

0800c2e0 <__hi0bits>:
 800c2e0:	0c03      	lsrs	r3, r0, #16
 800c2e2:	041b      	lsls	r3, r3, #16
 800c2e4:	b9d3      	cbnz	r3, 800c31c <__hi0bits+0x3c>
 800c2e6:	0400      	lsls	r0, r0, #16
 800c2e8:	2310      	movs	r3, #16
 800c2ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c2ee:	bf04      	itt	eq
 800c2f0:	0200      	lsleq	r0, r0, #8
 800c2f2:	3308      	addeq	r3, #8
 800c2f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c2f8:	bf04      	itt	eq
 800c2fa:	0100      	lsleq	r0, r0, #4
 800c2fc:	3304      	addeq	r3, #4
 800c2fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c302:	bf04      	itt	eq
 800c304:	0080      	lsleq	r0, r0, #2
 800c306:	3302      	addeq	r3, #2
 800c308:	2800      	cmp	r0, #0
 800c30a:	db05      	blt.n	800c318 <__hi0bits+0x38>
 800c30c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c310:	f103 0301 	add.w	r3, r3, #1
 800c314:	bf08      	it	eq
 800c316:	2320      	moveq	r3, #32
 800c318:	4618      	mov	r0, r3
 800c31a:	4770      	bx	lr
 800c31c:	2300      	movs	r3, #0
 800c31e:	e7e4      	b.n	800c2ea <__hi0bits+0xa>

0800c320 <__lo0bits>:
 800c320:	6803      	ldr	r3, [r0, #0]
 800c322:	f013 0207 	ands.w	r2, r3, #7
 800c326:	4601      	mov	r1, r0
 800c328:	d00b      	beq.n	800c342 <__lo0bits+0x22>
 800c32a:	07da      	lsls	r2, r3, #31
 800c32c:	d423      	bmi.n	800c376 <__lo0bits+0x56>
 800c32e:	0798      	lsls	r0, r3, #30
 800c330:	bf49      	itett	mi
 800c332:	085b      	lsrmi	r3, r3, #1
 800c334:	089b      	lsrpl	r3, r3, #2
 800c336:	2001      	movmi	r0, #1
 800c338:	600b      	strmi	r3, [r1, #0]
 800c33a:	bf5c      	itt	pl
 800c33c:	600b      	strpl	r3, [r1, #0]
 800c33e:	2002      	movpl	r0, #2
 800c340:	4770      	bx	lr
 800c342:	b298      	uxth	r0, r3
 800c344:	b9a8      	cbnz	r0, 800c372 <__lo0bits+0x52>
 800c346:	0c1b      	lsrs	r3, r3, #16
 800c348:	2010      	movs	r0, #16
 800c34a:	b2da      	uxtb	r2, r3
 800c34c:	b90a      	cbnz	r2, 800c352 <__lo0bits+0x32>
 800c34e:	3008      	adds	r0, #8
 800c350:	0a1b      	lsrs	r3, r3, #8
 800c352:	071a      	lsls	r2, r3, #28
 800c354:	bf04      	itt	eq
 800c356:	091b      	lsreq	r3, r3, #4
 800c358:	3004      	addeq	r0, #4
 800c35a:	079a      	lsls	r2, r3, #30
 800c35c:	bf04      	itt	eq
 800c35e:	089b      	lsreq	r3, r3, #2
 800c360:	3002      	addeq	r0, #2
 800c362:	07da      	lsls	r2, r3, #31
 800c364:	d403      	bmi.n	800c36e <__lo0bits+0x4e>
 800c366:	085b      	lsrs	r3, r3, #1
 800c368:	f100 0001 	add.w	r0, r0, #1
 800c36c:	d005      	beq.n	800c37a <__lo0bits+0x5a>
 800c36e:	600b      	str	r3, [r1, #0]
 800c370:	4770      	bx	lr
 800c372:	4610      	mov	r0, r2
 800c374:	e7e9      	b.n	800c34a <__lo0bits+0x2a>
 800c376:	2000      	movs	r0, #0
 800c378:	4770      	bx	lr
 800c37a:	2020      	movs	r0, #32
 800c37c:	4770      	bx	lr
	...

0800c380 <__i2b>:
 800c380:	b510      	push	{r4, lr}
 800c382:	460c      	mov	r4, r1
 800c384:	2101      	movs	r1, #1
 800c386:	f7ff ff03 	bl	800c190 <_Balloc>
 800c38a:	4602      	mov	r2, r0
 800c38c:	b928      	cbnz	r0, 800c39a <__i2b+0x1a>
 800c38e:	4b05      	ldr	r3, [pc, #20]	; (800c3a4 <__i2b+0x24>)
 800c390:	4805      	ldr	r0, [pc, #20]	; (800c3a8 <__i2b+0x28>)
 800c392:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c396:	f000 fce1 	bl	800cd5c <__assert_func>
 800c39a:	2301      	movs	r3, #1
 800c39c:	6144      	str	r4, [r0, #20]
 800c39e:	6103      	str	r3, [r0, #16]
 800c3a0:	bd10      	pop	{r4, pc}
 800c3a2:	bf00      	nop
 800c3a4:	0800e8a7 	.word	0x0800e8a7
 800c3a8:	0800e8b8 	.word	0x0800e8b8

0800c3ac <__multiply>:
 800c3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b0:	4691      	mov	r9, r2
 800c3b2:	690a      	ldr	r2, [r1, #16]
 800c3b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	bfb8      	it	lt
 800c3bc:	460b      	movlt	r3, r1
 800c3be:	460c      	mov	r4, r1
 800c3c0:	bfbc      	itt	lt
 800c3c2:	464c      	movlt	r4, r9
 800c3c4:	4699      	movlt	r9, r3
 800c3c6:	6927      	ldr	r7, [r4, #16]
 800c3c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3cc:	68a3      	ldr	r3, [r4, #8]
 800c3ce:	6861      	ldr	r1, [r4, #4]
 800c3d0:	eb07 060a 	add.w	r6, r7, sl
 800c3d4:	42b3      	cmp	r3, r6
 800c3d6:	b085      	sub	sp, #20
 800c3d8:	bfb8      	it	lt
 800c3da:	3101      	addlt	r1, #1
 800c3dc:	f7ff fed8 	bl	800c190 <_Balloc>
 800c3e0:	b930      	cbnz	r0, 800c3f0 <__multiply+0x44>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	4b44      	ldr	r3, [pc, #272]	; (800c4f8 <__multiply+0x14c>)
 800c3e6:	4845      	ldr	r0, [pc, #276]	; (800c4fc <__multiply+0x150>)
 800c3e8:	f240 115d 	movw	r1, #349	; 0x15d
 800c3ec:	f000 fcb6 	bl	800cd5c <__assert_func>
 800c3f0:	f100 0514 	add.w	r5, r0, #20
 800c3f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c3f8:	462b      	mov	r3, r5
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	4543      	cmp	r3, r8
 800c3fe:	d321      	bcc.n	800c444 <__multiply+0x98>
 800c400:	f104 0314 	add.w	r3, r4, #20
 800c404:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c408:	f109 0314 	add.w	r3, r9, #20
 800c40c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c410:	9202      	str	r2, [sp, #8]
 800c412:	1b3a      	subs	r2, r7, r4
 800c414:	3a15      	subs	r2, #21
 800c416:	f022 0203 	bic.w	r2, r2, #3
 800c41a:	3204      	adds	r2, #4
 800c41c:	f104 0115 	add.w	r1, r4, #21
 800c420:	428f      	cmp	r7, r1
 800c422:	bf38      	it	cc
 800c424:	2204      	movcc	r2, #4
 800c426:	9201      	str	r2, [sp, #4]
 800c428:	9a02      	ldr	r2, [sp, #8]
 800c42a:	9303      	str	r3, [sp, #12]
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d80c      	bhi.n	800c44a <__multiply+0x9e>
 800c430:	2e00      	cmp	r6, #0
 800c432:	dd03      	ble.n	800c43c <__multiply+0x90>
 800c434:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d05a      	beq.n	800c4f2 <__multiply+0x146>
 800c43c:	6106      	str	r6, [r0, #16]
 800c43e:	b005      	add	sp, #20
 800c440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c444:	f843 2b04 	str.w	r2, [r3], #4
 800c448:	e7d8      	b.n	800c3fc <__multiply+0x50>
 800c44a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c44e:	f1ba 0f00 	cmp.w	sl, #0
 800c452:	d024      	beq.n	800c49e <__multiply+0xf2>
 800c454:	f104 0e14 	add.w	lr, r4, #20
 800c458:	46a9      	mov	r9, r5
 800c45a:	f04f 0c00 	mov.w	ip, #0
 800c45e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c462:	f8d9 1000 	ldr.w	r1, [r9]
 800c466:	fa1f fb82 	uxth.w	fp, r2
 800c46a:	b289      	uxth	r1, r1
 800c46c:	fb0a 110b 	mla	r1, sl, fp, r1
 800c470:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c474:	f8d9 2000 	ldr.w	r2, [r9]
 800c478:	4461      	add	r1, ip
 800c47a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c47e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c482:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c486:	b289      	uxth	r1, r1
 800c488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c48c:	4577      	cmp	r7, lr
 800c48e:	f849 1b04 	str.w	r1, [r9], #4
 800c492:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c496:	d8e2      	bhi.n	800c45e <__multiply+0xb2>
 800c498:	9a01      	ldr	r2, [sp, #4]
 800c49a:	f845 c002 	str.w	ip, [r5, r2]
 800c49e:	9a03      	ldr	r2, [sp, #12]
 800c4a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4a4:	3304      	adds	r3, #4
 800c4a6:	f1b9 0f00 	cmp.w	r9, #0
 800c4aa:	d020      	beq.n	800c4ee <__multiply+0x142>
 800c4ac:	6829      	ldr	r1, [r5, #0]
 800c4ae:	f104 0c14 	add.w	ip, r4, #20
 800c4b2:	46ae      	mov	lr, r5
 800c4b4:	f04f 0a00 	mov.w	sl, #0
 800c4b8:	f8bc b000 	ldrh.w	fp, [ip]
 800c4bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c4c0:	fb09 220b 	mla	r2, r9, fp, r2
 800c4c4:	4492      	add	sl, r2
 800c4c6:	b289      	uxth	r1, r1
 800c4c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c4cc:	f84e 1b04 	str.w	r1, [lr], #4
 800c4d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c4d4:	f8be 1000 	ldrh.w	r1, [lr]
 800c4d8:	0c12      	lsrs	r2, r2, #16
 800c4da:	fb09 1102 	mla	r1, r9, r2, r1
 800c4de:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c4e2:	4567      	cmp	r7, ip
 800c4e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c4e8:	d8e6      	bhi.n	800c4b8 <__multiply+0x10c>
 800c4ea:	9a01      	ldr	r2, [sp, #4]
 800c4ec:	50a9      	str	r1, [r5, r2]
 800c4ee:	3504      	adds	r5, #4
 800c4f0:	e79a      	b.n	800c428 <__multiply+0x7c>
 800c4f2:	3e01      	subs	r6, #1
 800c4f4:	e79c      	b.n	800c430 <__multiply+0x84>
 800c4f6:	bf00      	nop
 800c4f8:	0800e8a7 	.word	0x0800e8a7
 800c4fc:	0800e8b8 	.word	0x0800e8b8

0800c500 <__pow5mult>:
 800c500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c504:	4615      	mov	r5, r2
 800c506:	f012 0203 	ands.w	r2, r2, #3
 800c50a:	4606      	mov	r6, r0
 800c50c:	460f      	mov	r7, r1
 800c50e:	d007      	beq.n	800c520 <__pow5mult+0x20>
 800c510:	4c25      	ldr	r4, [pc, #148]	; (800c5a8 <__pow5mult+0xa8>)
 800c512:	3a01      	subs	r2, #1
 800c514:	2300      	movs	r3, #0
 800c516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c51a:	f7ff fe9b 	bl	800c254 <__multadd>
 800c51e:	4607      	mov	r7, r0
 800c520:	10ad      	asrs	r5, r5, #2
 800c522:	d03d      	beq.n	800c5a0 <__pow5mult+0xa0>
 800c524:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c526:	b97c      	cbnz	r4, 800c548 <__pow5mult+0x48>
 800c528:	2010      	movs	r0, #16
 800c52a:	f7ff fe1b 	bl	800c164 <malloc>
 800c52e:	4602      	mov	r2, r0
 800c530:	6270      	str	r0, [r6, #36]	; 0x24
 800c532:	b928      	cbnz	r0, 800c540 <__pow5mult+0x40>
 800c534:	4b1d      	ldr	r3, [pc, #116]	; (800c5ac <__pow5mult+0xac>)
 800c536:	481e      	ldr	r0, [pc, #120]	; (800c5b0 <__pow5mult+0xb0>)
 800c538:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c53c:	f000 fc0e 	bl	800cd5c <__assert_func>
 800c540:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c544:	6004      	str	r4, [r0, #0]
 800c546:	60c4      	str	r4, [r0, #12]
 800c548:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c54c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c550:	b94c      	cbnz	r4, 800c566 <__pow5mult+0x66>
 800c552:	f240 2171 	movw	r1, #625	; 0x271
 800c556:	4630      	mov	r0, r6
 800c558:	f7ff ff12 	bl	800c380 <__i2b>
 800c55c:	2300      	movs	r3, #0
 800c55e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c562:	4604      	mov	r4, r0
 800c564:	6003      	str	r3, [r0, #0]
 800c566:	f04f 0900 	mov.w	r9, #0
 800c56a:	07eb      	lsls	r3, r5, #31
 800c56c:	d50a      	bpl.n	800c584 <__pow5mult+0x84>
 800c56e:	4639      	mov	r1, r7
 800c570:	4622      	mov	r2, r4
 800c572:	4630      	mov	r0, r6
 800c574:	f7ff ff1a 	bl	800c3ac <__multiply>
 800c578:	4639      	mov	r1, r7
 800c57a:	4680      	mov	r8, r0
 800c57c:	4630      	mov	r0, r6
 800c57e:	f7ff fe47 	bl	800c210 <_Bfree>
 800c582:	4647      	mov	r7, r8
 800c584:	106d      	asrs	r5, r5, #1
 800c586:	d00b      	beq.n	800c5a0 <__pow5mult+0xa0>
 800c588:	6820      	ldr	r0, [r4, #0]
 800c58a:	b938      	cbnz	r0, 800c59c <__pow5mult+0x9c>
 800c58c:	4622      	mov	r2, r4
 800c58e:	4621      	mov	r1, r4
 800c590:	4630      	mov	r0, r6
 800c592:	f7ff ff0b 	bl	800c3ac <__multiply>
 800c596:	6020      	str	r0, [r4, #0]
 800c598:	f8c0 9000 	str.w	r9, [r0]
 800c59c:	4604      	mov	r4, r0
 800c59e:	e7e4      	b.n	800c56a <__pow5mult+0x6a>
 800c5a0:	4638      	mov	r0, r7
 800c5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5a6:	bf00      	nop
 800c5a8:	0800ea08 	.word	0x0800ea08
 800c5ac:	0800e835 	.word	0x0800e835
 800c5b0:	0800e8b8 	.word	0x0800e8b8

0800c5b4 <__lshift>:
 800c5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5b8:	460c      	mov	r4, r1
 800c5ba:	6849      	ldr	r1, [r1, #4]
 800c5bc:	6923      	ldr	r3, [r4, #16]
 800c5be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5c2:	68a3      	ldr	r3, [r4, #8]
 800c5c4:	4607      	mov	r7, r0
 800c5c6:	4691      	mov	r9, r2
 800c5c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5cc:	f108 0601 	add.w	r6, r8, #1
 800c5d0:	42b3      	cmp	r3, r6
 800c5d2:	db0b      	blt.n	800c5ec <__lshift+0x38>
 800c5d4:	4638      	mov	r0, r7
 800c5d6:	f7ff fddb 	bl	800c190 <_Balloc>
 800c5da:	4605      	mov	r5, r0
 800c5dc:	b948      	cbnz	r0, 800c5f2 <__lshift+0x3e>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	4b2a      	ldr	r3, [pc, #168]	; (800c68c <__lshift+0xd8>)
 800c5e2:	482b      	ldr	r0, [pc, #172]	; (800c690 <__lshift+0xdc>)
 800c5e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c5e8:	f000 fbb8 	bl	800cd5c <__assert_func>
 800c5ec:	3101      	adds	r1, #1
 800c5ee:	005b      	lsls	r3, r3, #1
 800c5f0:	e7ee      	b.n	800c5d0 <__lshift+0x1c>
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	f100 0114 	add.w	r1, r0, #20
 800c5f8:	f100 0210 	add.w	r2, r0, #16
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	4553      	cmp	r3, sl
 800c600:	db37      	blt.n	800c672 <__lshift+0xbe>
 800c602:	6920      	ldr	r0, [r4, #16]
 800c604:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c608:	f104 0314 	add.w	r3, r4, #20
 800c60c:	f019 091f 	ands.w	r9, r9, #31
 800c610:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c614:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c618:	d02f      	beq.n	800c67a <__lshift+0xc6>
 800c61a:	f1c9 0e20 	rsb	lr, r9, #32
 800c61e:	468a      	mov	sl, r1
 800c620:	f04f 0c00 	mov.w	ip, #0
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	fa02 f209 	lsl.w	r2, r2, r9
 800c62a:	ea42 020c 	orr.w	r2, r2, ip
 800c62e:	f84a 2b04 	str.w	r2, [sl], #4
 800c632:	f853 2b04 	ldr.w	r2, [r3], #4
 800c636:	4298      	cmp	r0, r3
 800c638:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c63c:	d8f2      	bhi.n	800c624 <__lshift+0x70>
 800c63e:	1b03      	subs	r3, r0, r4
 800c640:	3b15      	subs	r3, #21
 800c642:	f023 0303 	bic.w	r3, r3, #3
 800c646:	3304      	adds	r3, #4
 800c648:	f104 0215 	add.w	r2, r4, #21
 800c64c:	4290      	cmp	r0, r2
 800c64e:	bf38      	it	cc
 800c650:	2304      	movcc	r3, #4
 800c652:	f841 c003 	str.w	ip, [r1, r3]
 800c656:	f1bc 0f00 	cmp.w	ip, #0
 800c65a:	d001      	beq.n	800c660 <__lshift+0xac>
 800c65c:	f108 0602 	add.w	r6, r8, #2
 800c660:	3e01      	subs	r6, #1
 800c662:	4638      	mov	r0, r7
 800c664:	612e      	str	r6, [r5, #16]
 800c666:	4621      	mov	r1, r4
 800c668:	f7ff fdd2 	bl	800c210 <_Bfree>
 800c66c:	4628      	mov	r0, r5
 800c66e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c672:	f842 0f04 	str.w	r0, [r2, #4]!
 800c676:	3301      	adds	r3, #1
 800c678:	e7c1      	b.n	800c5fe <__lshift+0x4a>
 800c67a:	3904      	subs	r1, #4
 800c67c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c680:	f841 2f04 	str.w	r2, [r1, #4]!
 800c684:	4298      	cmp	r0, r3
 800c686:	d8f9      	bhi.n	800c67c <__lshift+0xc8>
 800c688:	e7ea      	b.n	800c660 <__lshift+0xac>
 800c68a:	bf00      	nop
 800c68c:	0800e8a7 	.word	0x0800e8a7
 800c690:	0800e8b8 	.word	0x0800e8b8

0800c694 <__mcmp>:
 800c694:	b530      	push	{r4, r5, lr}
 800c696:	6902      	ldr	r2, [r0, #16]
 800c698:	690c      	ldr	r4, [r1, #16]
 800c69a:	1b12      	subs	r2, r2, r4
 800c69c:	d10e      	bne.n	800c6bc <__mcmp+0x28>
 800c69e:	f100 0314 	add.w	r3, r0, #20
 800c6a2:	3114      	adds	r1, #20
 800c6a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c6a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c6ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c6b4:	42a5      	cmp	r5, r4
 800c6b6:	d003      	beq.n	800c6c0 <__mcmp+0x2c>
 800c6b8:	d305      	bcc.n	800c6c6 <__mcmp+0x32>
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	4610      	mov	r0, r2
 800c6be:	bd30      	pop	{r4, r5, pc}
 800c6c0:	4283      	cmp	r3, r0
 800c6c2:	d3f3      	bcc.n	800c6ac <__mcmp+0x18>
 800c6c4:	e7fa      	b.n	800c6bc <__mcmp+0x28>
 800c6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ca:	e7f7      	b.n	800c6bc <__mcmp+0x28>

0800c6cc <__mdiff>:
 800c6cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d0:	460c      	mov	r4, r1
 800c6d2:	4606      	mov	r6, r0
 800c6d4:	4611      	mov	r1, r2
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	4690      	mov	r8, r2
 800c6da:	f7ff ffdb 	bl	800c694 <__mcmp>
 800c6de:	1e05      	subs	r5, r0, #0
 800c6e0:	d110      	bne.n	800c704 <__mdiff+0x38>
 800c6e2:	4629      	mov	r1, r5
 800c6e4:	4630      	mov	r0, r6
 800c6e6:	f7ff fd53 	bl	800c190 <_Balloc>
 800c6ea:	b930      	cbnz	r0, 800c6fa <__mdiff+0x2e>
 800c6ec:	4b3a      	ldr	r3, [pc, #232]	; (800c7d8 <__mdiff+0x10c>)
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	f240 2132 	movw	r1, #562	; 0x232
 800c6f4:	4839      	ldr	r0, [pc, #228]	; (800c7dc <__mdiff+0x110>)
 800c6f6:	f000 fb31 	bl	800cd5c <__assert_func>
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c700:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c704:	bfa4      	itt	ge
 800c706:	4643      	movge	r3, r8
 800c708:	46a0      	movge	r8, r4
 800c70a:	4630      	mov	r0, r6
 800c70c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c710:	bfa6      	itte	ge
 800c712:	461c      	movge	r4, r3
 800c714:	2500      	movge	r5, #0
 800c716:	2501      	movlt	r5, #1
 800c718:	f7ff fd3a 	bl	800c190 <_Balloc>
 800c71c:	b920      	cbnz	r0, 800c728 <__mdiff+0x5c>
 800c71e:	4b2e      	ldr	r3, [pc, #184]	; (800c7d8 <__mdiff+0x10c>)
 800c720:	4602      	mov	r2, r0
 800c722:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c726:	e7e5      	b.n	800c6f4 <__mdiff+0x28>
 800c728:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c72c:	6926      	ldr	r6, [r4, #16]
 800c72e:	60c5      	str	r5, [r0, #12]
 800c730:	f104 0914 	add.w	r9, r4, #20
 800c734:	f108 0514 	add.w	r5, r8, #20
 800c738:	f100 0e14 	add.w	lr, r0, #20
 800c73c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c740:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c744:	f108 0210 	add.w	r2, r8, #16
 800c748:	46f2      	mov	sl, lr
 800c74a:	2100      	movs	r1, #0
 800c74c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c750:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c754:	fa1f f883 	uxth.w	r8, r3
 800c758:	fa11 f18b 	uxtah	r1, r1, fp
 800c75c:	0c1b      	lsrs	r3, r3, #16
 800c75e:	eba1 0808 	sub.w	r8, r1, r8
 800c762:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c766:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c76a:	fa1f f888 	uxth.w	r8, r8
 800c76e:	1419      	asrs	r1, r3, #16
 800c770:	454e      	cmp	r6, r9
 800c772:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c776:	f84a 3b04 	str.w	r3, [sl], #4
 800c77a:	d8e7      	bhi.n	800c74c <__mdiff+0x80>
 800c77c:	1b33      	subs	r3, r6, r4
 800c77e:	3b15      	subs	r3, #21
 800c780:	f023 0303 	bic.w	r3, r3, #3
 800c784:	3304      	adds	r3, #4
 800c786:	3415      	adds	r4, #21
 800c788:	42a6      	cmp	r6, r4
 800c78a:	bf38      	it	cc
 800c78c:	2304      	movcc	r3, #4
 800c78e:	441d      	add	r5, r3
 800c790:	4473      	add	r3, lr
 800c792:	469e      	mov	lr, r3
 800c794:	462e      	mov	r6, r5
 800c796:	4566      	cmp	r6, ip
 800c798:	d30e      	bcc.n	800c7b8 <__mdiff+0xec>
 800c79a:	f10c 0203 	add.w	r2, ip, #3
 800c79e:	1b52      	subs	r2, r2, r5
 800c7a0:	f022 0203 	bic.w	r2, r2, #3
 800c7a4:	3d03      	subs	r5, #3
 800c7a6:	45ac      	cmp	ip, r5
 800c7a8:	bf38      	it	cc
 800c7aa:	2200      	movcc	r2, #0
 800c7ac:	441a      	add	r2, r3
 800c7ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c7b2:	b17b      	cbz	r3, 800c7d4 <__mdiff+0x108>
 800c7b4:	6107      	str	r7, [r0, #16]
 800c7b6:	e7a3      	b.n	800c700 <__mdiff+0x34>
 800c7b8:	f856 8b04 	ldr.w	r8, [r6], #4
 800c7bc:	fa11 f288 	uxtah	r2, r1, r8
 800c7c0:	1414      	asrs	r4, r2, #16
 800c7c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c7c6:	b292      	uxth	r2, r2
 800c7c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c7cc:	f84e 2b04 	str.w	r2, [lr], #4
 800c7d0:	1421      	asrs	r1, r4, #16
 800c7d2:	e7e0      	b.n	800c796 <__mdiff+0xca>
 800c7d4:	3f01      	subs	r7, #1
 800c7d6:	e7ea      	b.n	800c7ae <__mdiff+0xe2>
 800c7d8:	0800e8a7 	.word	0x0800e8a7
 800c7dc:	0800e8b8 	.word	0x0800e8b8

0800c7e0 <__d2b>:
 800c7e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7e4:	4689      	mov	r9, r1
 800c7e6:	2101      	movs	r1, #1
 800c7e8:	ec57 6b10 	vmov	r6, r7, d0
 800c7ec:	4690      	mov	r8, r2
 800c7ee:	f7ff fccf 	bl	800c190 <_Balloc>
 800c7f2:	4604      	mov	r4, r0
 800c7f4:	b930      	cbnz	r0, 800c804 <__d2b+0x24>
 800c7f6:	4602      	mov	r2, r0
 800c7f8:	4b25      	ldr	r3, [pc, #148]	; (800c890 <__d2b+0xb0>)
 800c7fa:	4826      	ldr	r0, [pc, #152]	; (800c894 <__d2b+0xb4>)
 800c7fc:	f240 310a 	movw	r1, #778	; 0x30a
 800c800:	f000 faac 	bl	800cd5c <__assert_func>
 800c804:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c808:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c80c:	bb35      	cbnz	r5, 800c85c <__d2b+0x7c>
 800c80e:	2e00      	cmp	r6, #0
 800c810:	9301      	str	r3, [sp, #4]
 800c812:	d028      	beq.n	800c866 <__d2b+0x86>
 800c814:	4668      	mov	r0, sp
 800c816:	9600      	str	r6, [sp, #0]
 800c818:	f7ff fd82 	bl	800c320 <__lo0bits>
 800c81c:	9900      	ldr	r1, [sp, #0]
 800c81e:	b300      	cbz	r0, 800c862 <__d2b+0x82>
 800c820:	9a01      	ldr	r2, [sp, #4]
 800c822:	f1c0 0320 	rsb	r3, r0, #32
 800c826:	fa02 f303 	lsl.w	r3, r2, r3
 800c82a:	430b      	orrs	r3, r1
 800c82c:	40c2      	lsrs	r2, r0
 800c82e:	6163      	str	r3, [r4, #20]
 800c830:	9201      	str	r2, [sp, #4]
 800c832:	9b01      	ldr	r3, [sp, #4]
 800c834:	61a3      	str	r3, [r4, #24]
 800c836:	2b00      	cmp	r3, #0
 800c838:	bf14      	ite	ne
 800c83a:	2202      	movne	r2, #2
 800c83c:	2201      	moveq	r2, #1
 800c83e:	6122      	str	r2, [r4, #16]
 800c840:	b1d5      	cbz	r5, 800c878 <__d2b+0x98>
 800c842:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c846:	4405      	add	r5, r0
 800c848:	f8c9 5000 	str.w	r5, [r9]
 800c84c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c850:	f8c8 0000 	str.w	r0, [r8]
 800c854:	4620      	mov	r0, r4
 800c856:	b003      	add	sp, #12
 800c858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c85c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c860:	e7d5      	b.n	800c80e <__d2b+0x2e>
 800c862:	6161      	str	r1, [r4, #20]
 800c864:	e7e5      	b.n	800c832 <__d2b+0x52>
 800c866:	a801      	add	r0, sp, #4
 800c868:	f7ff fd5a 	bl	800c320 <__lo0bits>
 800c86c:	9b01      	ldr	r3, [sp, #4]
 800c86e:	6163      	str	r3, [r4, #20]
 800c870:	2201      	movs	r2, #1
 800c872:	6122      	str	r2, [r4, #16]
 800c874:	3020      	adds	r0, #32
 800c876:	e7e3      	b.n	800c840 <__d2b+0x60>
 800c878:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c87c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c880:	f8c9 0000 	str.w	r0, [r9]
 800c884:	6918      	ldr	r0, [r3, #16]
 800c886:	f7ff fd2b 	bl	800c2e0 <__hi0bits>
 800c88a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c88e:	e7df      	b.n	800c850 <__d2b+0x70>
 800c890:	0800e8a7 	.word	0x0800e8a7
 800c894:	0800e8b8 	.word	0x0800e8b8

0800c898 <_calloc_r>:
 800c898:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c89a:	fba1 2402 	umull	r2, r4, r1, r2
 800c89e:	b94c      	cbnz	r4, 800c8b4 <_calloc_r+0x1c>
 800c8a0:	4611      	mov	r1, r2
 800c8a2:	9201      	str	r2, [sp, #4]
 800c8a4:	f000 f87a 	bl	800c99c <_malloc_r>
 800c8a8:	9a01      	ldr	r2, [sp, #4]
 800c8aa:	4605      	mov	r5, r0
 800c8ac:	b930      	cbnz	r0, 800c8bc <_calloc_r+0x24>
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	b003      	add	sp, #12
 800c8b2:	bd30      	pop	{r4, r5, pc}
 800c8b4:	220c      	movs	r2, #12
 800c8b6:	6002      	str	r2, [r0, #0]
 800c8b8:	2500      	movs	r5, #0
 800c8ba:	e7f8      	b.n	800c8ae <_calloc_r+0x16>
 800c8bc:	4621      	mov	r1, r4
 800c8be:	f7fe f941 	bl	800ab44 <memset>
 800c8c2:	e7f4      	b.n	800c8ae <_calloc_r+0x16>

0800c8c4 <_free_r>:
 800c8c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8c6:	2900      	cmp	r1, #0
 800c8c8:	d044      	beq.n	800c954 <_free_r+0x90>
 800c8ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8ce:	9001      	str	r0, [sp, #4]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	f1a1 0404 	sub.w	r4, r1, #4
 800c8d6:	bfb8      	it	lt
 800c8d8:	18e4      	addlt	r4, r4, r3
 800c8da:	f000 fa9b 	bl	800ce14 <__malloc_lock>
 800c8de:	4a1e      	ldr	r2, [pc, #120]	; (800c958 <_free_r+0x94>)
 800c8e0:	9801      	ldr	r0, [sp, #4]
 800c8e2:	6813      	ldr	r3, [r2, #0]
 800c8e4:	b933      	cbnz	r3, 800c8f4 <_free_r+0x30>
 800c8e6:	6063      	str	r3, [r4, #4]
 800c8e8:	6014      	str	r4, [r2, #0]
 800c8ea:	b003      	add	sp, #12
 800c8ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8f0:	f000 ba96 	b.w	800ce20 <__malloc_unlock>
 800c8f4:	42a3      	cmp	r3, r4
 800c8f6:	d908      	bls.n	800c90a <_free_r+0x46>
 800c8f8:	6825      	ldr	r5, [r4, #0]
 800c8fa:	1961      	adds	r1, r4, r5
 800c8fc:	428b      	cmp	r3, r1
 800c8fe:	bf01      	itttt	eq
 800c900:	6819      	ldreq	r1, [r3, #0]
 800c902:	685b      	ldreq	r3, [r3, #4]
 800c904:	1949      	addeq	r1, r1, r5
 800c906:	6021      	streq	r1, [r4, #0]
 800c908:	e7ed      	b.n	800c8e6 <_free_r+0x22>
 800c90a:	461a      	mov	r2, r3
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	b10b      	cbz	r3, 800c914 <_free_r+0x50>
 800c910:	42a3      	cmp	r3, r4
 800c912:	d9fa      	bls.n	800c90a <_free_r+0x46>
 800c914:	6811      	ldr	r1, [r2, #0]
 800c916:	1855      	adds	r5, r2, r1
 800c918:	42a5      	cmp	r5, r4
 800c91a:	d10b      	bne.n	800c934 <_free_r+0x70>
 800c91c:	6824      	ldr	r4, [r4, #0]
 800c91e:	4421      	add	r1, r4
 800c920:	1854      	adds	r4, r2, r1
 800c922:	42a3      	cmp	r3, r4
 800c924:	6011      	str	r1, [r2, #0]
 800c926:	d1e0      	bne.n	800c8ea <_free_r+0x26>
 800c928:	681c      	ldr	r4, [r3, #0]
 800c92a:	685b      	ldr	r3, [r3, #4]
 800c92c:	6053      	str	r3, [r2, #4]
 800c92e:	4421      	add	r1, r4
 800c930:	6011      	str	r1, [r2, #0]
 800c932:	e7da      	b.n	800c8ea <_free_r+0x26>
 800c934:	d902      	bls.n	800c93c <_free_r+0x78>
 800c936:	230c      	movs	r3, #12
 800c938:	6003      	str	r3, [r0, #0]
 800c93a:	e7d6      	b.n	800c8ea <_free_r+0x26>
 800c93c:	6825      	ldr	r5, [r4, #0]
 800c93e:	1961      	adds	r1, r4, r5
 800c940:	428b      	cmp	r3, r1
 800c942:	bf04      	itt	eq
 800c944:	6819      	ldreq	r1, [r3, #0]
 800c946:	685b      	ldreq	r3, [r3, #4]
 800c948:	6063      	str	r3, [r4, #4]
 800c94a:	bf04      	itt	eq
 800c94c:	1949      	addeq	r1, r1, r5
 800c94e:	6021      	streq	r1, [r4, #0]
 800c950:	6054      	str	r4, [r2, #4]
 800c952:	e7ca      	b.n	800c8ea <_free_r+0x26>
 800c954:	b003      	add	sp, #12
 800c956:	bd30      	pop	{r4, r5, pc}
 800c958:	20000704 	.word	0x20000704

0800c95c <sbrk_aligned>:
 800c95c:	b570      	push	{r4, r5, r6, lr}
 800c95e:	4e0e      	ldr	r6, [pc, #56]	; (800c998 <sbrk_aligned+0x3c>)
 800c960:	460c      	mov	r4, r1
 800c962:	6831      	ldr	r1, [r6, #0]
 800c964:	4605      	mov	r5, r0
 800c966:	b911      	cbnz	r1, 800c96e <sbrk_aligned+0x12>
 800c968:	f000 f9e8 	bl	800cd3c <_sbrk_r>
 800c96c:	6030      	str	r0, [r6, #0]
 800c96e:	4621      	mov	r1, r4
 800c970:	4628      	mov	r0, r5
 800c972:	f000 f9e3 	bl	800cd3c <_sbrk_r>
 800c976:	1c43      	adds	r3, r0, #1
 800c978:	d00a      	beq.n	800c990 <sbrk_aligned+0x34>
 800c97a:	1cc4      	adds	r4, r0, #3
 800c97c:	f024 0403 	bic.w	r4, r4, #3
 800c980:	42a0      	cmp	r0, r4
 800c982:	d007      	beq.n	800c994 <sbrk_aligned+0x38>
 800c984:	1a21      	subs	r1, r4, r0
 800c986:	4628      	mov	r0, r5
 800c988:	f000 f9d8 	bl	800cd3c <_sbrk_r>
 800c98c:	3001      	adds	r0, #1
 800c98e:	d101      	bne.n	800c994 <sbrk_aligned+0x38>
 800c990:	f04f 34ff 	mov.w	r4, #4294967295
 800c994:	4620      	mov	r0, r4
 800c996:	bd70      	pop	{r4, r5, r6, pc}
 800c998:	20000708 	.word	0x20000708

0800c99c <_malloc_r>:
 800c99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9a0:	1ccd      	adds	r5, r1, #3
 800c9a2:	f025 0503 	bic.w	r5, r5, #3
 800c9a6:	3508      	adds	r5, #8
 800c9a8:	2d0c      	cmp	r5, #12
 800c9aa:	bf38      	it	cc
 800c9ac:	250c      	movcc	r5, #12
 800c9ae:	2d00      	cmp	r5, #0
 800c9b0:	4607      	mov	r7, r0
 800c9b2:	db01      	blt.n	800c9b8 <_malloc_r+0x1c>
 800c9b4:	42a9      	cmp	r1, r5
 800c9b6:	d905      	bls.n	800c9c4 <_malloc_r+0x28>
 800c9b8:	230c      	movs	r3, #12
 800c9ba:	603b      	str	r3, [r7, #0]
 800c9bc:	2600      	movs	r6, #0
 800c9be:	4630      	mov	r0, r6
 800c9c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9c4:	4e2e      	ldr	r6, [pc, #184]	; (800ca80 <_malloc_r+0xe4>)
 800c9c6:	f000 fa25 	bl	800ce14 <__malloc_lock>
 800c9ca:	6833      	ldr	r3, [r6, #0]
 800c9cc:	461c      	mov	r4, r3
 800c9ce:	bb34      	cbnz	r4, 800ca1e <_malloc_r+0x82>
 800c9d0:	4629      	mov	r1, r5
 800c9d2:	4638      	mov	r0, r7
 800c9d4:	f7ff ffc2 	bl	800c95c <sbrk_aligned>
 800c9d8:	1c43      	adds	r3, r0, #1
 800c9da:	4604      	mov	r4, r0
 800c9dc:	d14d      	bne.n	800ca7a <_malloc_r+0xde>
 800c9de:	6834      	ldr	r4, [r6, #0]
 800c9e0:	4626      	mov	r6, r4
 800c9e2:	2e00      	cmp	r6, #0
 800c9e4:	d140      	bne.n	800ca68 <_malloc_r+0xcc>
 800c9e6:	6823      	ldr	r3, [r4, #0]
 800c9e8:	4631      	mov	r1, r6
 800c9ea:	4638      	mov	r0, r7
 800c9ec:	eb04 0803 	add.w	r8, r4, r3
 800c9f0:	f000 f9a4 	bl	800cd3c <_sbrk_r>
 800c9f4:	4580      	cmp	r8, r0
 800c9f6:	d13a      	bne.n	800ca6e <_malloc_r+0xd2>
 800c9f8:	6821      	ldr	r1, [r4, #0]
 800c9fa:	3503      	adds	r5, #3
 800c9fc:	1a6d      	subs	r5, r5, r1
 800c9fe:	f025 0503 	bic.w	r5, r5, #3
 800ca02:	3508      	adds	r5, #8
 800ca04:	2d0c      	cmp	r5, #12
 800ca06:	bf38      	it	cc
 800ca08:	250c      	movcc	r5, #12
 800ca0a:	4629      	mov	r1, r5
 800ca0c:	4638      	mov	r0, r7
 800ca0e:	f7ff ffa5 	bl	800c95c <sbrk_aligned>
 800ca12:	3001      	adds	r0, #1
 800ca14:	d02b      	beq.n	800ca6e <_malloc_r+0xd2>
 800ca16:	6823      	ldr	r3, [r4, #0]
 800ca18:	442b      	add	r3, r5
 800ca1a:	6023      	str	r3, [r4, #0]
 800ca1c:	e00e      	b.n	800ca3c <_malloc_r+0xa0>
 800ca1e:	6822      	ldr	r2, [r4, #0]
 800ca20:	1b52      	subs	r2, r2, r5
 800ca22:	d41e      	bmi.n	800ca62 <_malloc_r+0xc6>
 800ca24:	2a0b      	cmp	r2, #11
 800ca26:	d916      	bls.n	800ca56 <_malloc_r+0xba>
 800ca28:	1961      	adds	r1, r4, r5
 800ca2a:	42a3      	cmp	r3, r4
 800ca2c:	6025      	str	r5, [r4, #0]
 800ca2e:	bf18      	it	ne
 800ca30:	6059      	strne	r1, [r3, #4]
 800ca32:	6863      	ldr	r3, [r4, #4]
 800ca34:	bf08      	it	eq
 800ca36:	6031      	streq	r1, [r6, #0]
 800ca38:	5162      	str	r2, [r4, r5]
 800ca3a:	604b      	str	r3, [r1, #4]
 800ca3c:	4638      	mov	r0, r7
 800ca3e:	f104 060b 	add.w	r6, r4, #11
 800ca42:	f000 f9ed 	bl	800ce20 <__malloc_unlock>
 800ca46:	f026 0607 	bic.w	r6, r6, #7
 800ca4a:	1d23      	adds	r3, r4, #4
 800ca4c:	1af2      	subs	r2, r6, r3
 800ca4e:	d0b6      	beq.n	800c9be <_malloc_r+0x22>
 800ca50:	1b9b      	subs	r3, r3, r6
 800ca52:	50a3      	str	r3, [r4, r2]
 800ca54:	e7b3      	b.n	800c9be <_malloc_r+0x22>
 800ca56:	6862      	ldr	r2, [r4, #4]
 800ca58:	42a3      	cmp	r3, r4
 800ca5a:	bf0c      	ite	eq
 800ca5c:	6032      	streq	r2, [r6, #0]
 800ca5e:	605a      	strne	r2, [r3, #4]
 800ca60:	e7ec      	b.n	800ca3c <_malloc_r+0xa0>
 800ca62:	4623      	mov	r3, r4
 800ca64:	6864      	ldr	r4, [r4, #4]
 800ca66:	e7b2      	b.n	800c9ce <_malloc_r+0x32>
 800ca68:	4634      	mov	r4, r6
 800ca6a:	6876      	ldr	r6, [r6, #4]
 800ca6c:	e7b9      	b.n	800c9e2 <_malloc_r+0x46>
 800ca6e:	230c      	movs	r3, #12
 800ca70:	603b      	str	r3, [r7, #0]
 800ca72:	4638      	mov	r0, r7
 800ca74:	f000 f9d4 	bl	800ce20 <__malloc_unlock>
 800ca78:	e7a1      	b.n	800c9be <_malloc_r+0x22>
 800ca7a:	6025      	str	r5, [r4, #0]
 800ca7c:	e7de      	b.n	800ca3c <_malloc_r+0xa0>
 800ca7e:	bf00      	nop
 800ca80:	20000704 	.word	0x20000704

0800ca84 <__ssputs_r>:
 800ca84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca88:	688e      	ldr	r6, [r1, #8]
 800ca8a:	429e      	cmp	r6, r3
 800ca8c:	4682      	mov	sl, r0
 800ca8e:	460c      	mov	r4, r1
 800ca90:	4690      	mov	r8, r2
 800ca92:	461f      	mov	r7, r3
 800ca94:	d838      	bhi.n	800cb08 <__ssputs_r+0x84>
 800ca96:	898a      	ldrh	r2, [r1, #12]
 800ca98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ca9c:	d032      	beq.n	800cb04 <__ssputs_r+0x80>
 800ca9e:	6825      	ldr	r5, [r4, #0]
 800caa0:	6909      	ldr	r1, [r1, #16]
 800caa2:	eba5 0901 	sub.w	r9, r5, r1
 800caa6:	6965      	ldr	r5, [r4, #20]
 800caa8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800caac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cab0:	3301      	adds	r3, #1
 800cab2:	444b      	add	r3, r9
 800cab4:	106d      	asrs	r5, r5, #1
 800cab6:	429d      	cmp	r5, r3
 800cab8:	bf38      	it	cc
 800caba:	461d      	movcc	r5, r3
 800cabc:	0553      	lsls	r3, r2, #21
 800cabe:	d531      	bpl.n	800cb24 <__ssputs_r+0xa0>
 800cac0:	4629      	mov	r1, r5
 800cac2:	f7ff ff6b 	bl	800c99c <_malloc_r>
 800cac6:	4606      	mov	r6, r0
 800cac8:	b950      	cbnz	r0, 800cae0 <__ssputs_r+0x5c>
 800caca:	230c      	movs	r3, #12
 800cacc:	f8ca 3000 	str.w	r3, [sl]
 800cad0:	89a3      	ldrh	r3, [r4, #12]
 800cad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cad6:	81a3      	strh	r3, [r4, #12]
 800cad8:	f04f 30ff 	mov.w	r0, #4294967295
 800cadc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cae0:	6921      	ldr	r1, [r4, #16]
 800cae2:	464a      	mov	r2, r9
 800cae4:	f7ff fb46 	bl	800c174 <memcpy>
 800cae8:	89a3      	ldrh	r3, [r4, #12]
 800caea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800caee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800caf2:	81a3      	strh	r3, [r4, #12]
 800caf4:	6126      	str	r6, [r4, #16]
 800caf6:	6165      	str	r5, [r4, #20]
 800caf8:	444e      	add	r6, r9
 800cafa:	eba5 0509 	sub.w	r5, r5, r9
 800cafe:	6026      	str	r6, [r4, #0]
 800cb00:	60a5      	str	r5, [r4, #8]
 800cb02:	463e      	mov	r6, r7
 800cb04:	42be      	cmp	r6, r7
 800cb06:	d900      	bls.n	800cb0a <__ssputs_r+0x86>
 800cb08:	463e      	mov	r6, r7
 800cb0a:	6820      	ldr	r0, [r4, #0]
 800cb0c:	4632      	mov	r2, r6
 800cb0e:	4641      	mov	r1, r8
 800cb10:	f000 f966 	bl	800cde0 <memmove>
 800cb14:	68a3      	ldr	r3, [r4, #8]
 800cb16:	1b9b      	subs	r3, r3, r6
 800cb18:	60a3      	str	r3, [r4, #8]
 800cb1a:	6823      	ldr	r3, [r4, #0]
 800cb1c:	4433      	add	r3, r6
 800cb1e:	6023      	str	r3, [r4, #0]
 800cb20:	2000      	movs	r0, #0
 800cb22:	e7db      	b.n	800cadc <__ssputs_r+0x58>
 800cb24:	462a      	mov	r2, r5
 800cb26:	f000 f981 	bl	800ce2c <_realloc_r>
 800cb2a:	4606      	mov	r6, r0
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	d1e1      	bne.n	800caf4 <__ssputs_r+0x70>
 800cb30:	6921      	ldr	r1, [r4, #16]
 800cb32:	4650      	mov	r0, sl
 800cb34:	f7ff fec6 	bl	800c8c4 <_free_r>
 800cb38:	e7c7      	b.n	800caca <__ssputs_r+0x46>
	...

0800cb3c <_svfiprintf_r>:
 800cb3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb40:	4698      	mov	r8, r3
 800cb42:	898b      	ldrh	r3, [r1, #12]
 800cb44:	061b      	lsls	r3, r3, #24
 800cb46:	b09d      	sub	sp, #116	; 0x74
 800cb48:	4607      	mov	r7, r0
 800cb4a:	460d      	mov	r5, r1
 800cb4c:	4614      	mov	r4, r2
 800cb4e:	d50e      	bpl.n	800cb6e <_svfiprintf_r+0x32>
 800cb50:	690b      	ldr	r3, [r1, #16]
 800cb52:	b963      	cbnz	r3, 800cb6e <_svfiprintf_r+0x32>
 800cb54:	2140      	movs	r1, #64	; 0x40
 800cb56:	f7ff ff21 	bl	800c99c <_malloc_r>
 800cb5a:	6028      	str	r0, [r5, #0]
 800cb5c:	6128      	str	r0, [r5, #16]
 800cb5e:	b920      	cbnz	r0, 800cb6a <_svfiprintf_r+0x2e>
 800cb60:	230c      	movs	r3, #12
 800cb62:	603b      	str	r3, [r7, #0]
 800cb64:	f04f 30ff 	mov.w	r0, #4294967295
 800cb68:	e0d1      	b.n	800cd0e <_svfiprintf_r+0x1d2>
 800cb6a:	2340      	movs	r3, #64	; 0x40
 800cb6c:	616b      	str	r3, [r5, #20]
 800cb6e:	2300      	movs	r3, #0
 800cb70:	9309      	str	r3, [sp, #36]	; 0x24
 800cb72:	2320      	movs	r3, #32
 800cb74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb78:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb7c:	2330      	movs	r3, #48	; 0x30
 800cb7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cd28 <_svfiprintf_r+0x1ec>
 800cb82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb86:	f04f 0901 	mov.w	r9, #1
 800cb8a:	4623      	mov	r3, r4
 800cb8c:	469a      	mov	sl, r3
 800cb8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb92:	b10a      	cbz	r2, 800cb98 <_svfiprintf_r+0x5c>
 800cb94:	2a25      	cmp	r2, #37	; 0x25
 800cb96:	d1f9      	bne.n	800cb8c <_svfiprintf_r+0x50>
 800cb98:	ebba 0b04 	subs.w	fp, sl, r4
 800cb9c:	d00b      	beq.n	800cbb6 <_svfiprintf_r+0x7a>
 800cb9e:	465b      	mov	r3, fp
 800cba0:	4622      	mov	r2, r4
 800cba2:	4629      	mov	r1, r5
 800cba4:	4638      	mov	r0, r7
 800cba6:	f7ff ff6d 	bl	800ca84 <__ssputs_r>
 800cbaa:	3001      	adds	r0, #1
 800cbac:	f000 80aa 	beq.w	800cd04 <_svfiprintf_r+0x1c8>
 800cbb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbb2:	445a      	add	r2, fp
 800cbb4:	9209      	str	r2, [sp, #36]	; 0x24
 800cbb6:	f89a 3000 	ldrb.w	r3, [sl]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f000 80a2 	beq.w	800cd04 <_svfiprintf_r+0x1c8>
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	f04f 32ff 	mov.w	r2, #4294967295
 800cbc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbca:	f10a 0a01 	add.w	sl, sl, #1
 800cbce:	9304      	str	r3, [sp, #16]
 800cbd0:	9307      	str	r3, [sp, #28]
 800cbd2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbd6:	931a      	str	r3, [sp, #104]	; 0x68
 800cbd8:	4654      	mov	r4, sl
 800cbda:	2205      	movs	r2, #5
 800cbdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbe0:	4851      	ldr	r0, [pc, #324]	; (800cd28 <_svfiprintf_r+0x1ec>)
 800cbe2:	f7f3 fb25 	bl	8000230 <memchr>
 800cbe6:	9a04      	ldr	r2, [sp, #16]
 800cbe8:	b9d8      	cbnz	r0, 800cc22 <_svfiprintf_r+0xe6>
 800cbea:	06d0      	lsls	r0, r2, #27
 800cbec:	bf44      	itt	mi
 800cbee:	2320      	movmi	r3, #32
 800cbf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbf4:	0711      	lsls	r1, r2, #28
 800cbf6:	bf44      	itt	mi
 800cbf8:	232b      	movmi	r3, #43	; 0x2b
 800cbfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbfe:	f89a 3000 	ldrb.w	r3, [sl]
 800cc02:	2b2a      	cmp	r3, #42	; 0x2a
 800cc04:	d015      	beq.n	800cc32 <_svfiprintf_r+0xf6>
 800cc06:	9a07      	ldr	r2, [sp, #28]
 800cc08:	4654      	mov	r4, sl
 800cc0a:	2000      	movs	r0, #0
 800cc0c:	f04f 0c0a 	mov.w	ip, #10
 800cc10:	4621      	mov	r1, r4
 800cc12:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc16:	3b30      	subs	r3, #48	; 0x30
 800cc18:	2b09      	cmp	r3, #9
 800cc1a:	d94e      	bls.n	800ccba <_svfiprintf_r+0x17e>
 800cc1c:	b1b0      	cbz	r0, 800cc4c <_svfiprintf_r+0x110>
 800cc1e:	9207      	str	r2, [sp, #28]
 800cc20:	e014      	b.n	800cc4c <_svfiprintf_r+0x110>
 800cc22:	eba0 0308 	sub.w	r3, r0, r8
 800cc26:	fa09 f303 	lsl.w	r3, r9, r3
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	9304      	str	r3, [sp, #16]
 800cc2e:	46a2      	mov	sl, r4
 800cc30:	e7d2      	b.n	800cbd8 <_svfiprintf_r+0x9c>
 800cc32:	9b03      	ldr	r3, [sp, #12]
 800cc34:	1d19      	adds	r1, r3, #4
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	9103      	str	r1, [sp, #12]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	bfbb      	ittet	lt
 800cc3e:	425b      	neglt	r3, r3
 800cc40:	f042 0202 	orrlt.w	r2, r2, #2
 800cc44:	9307      	strge	r3, [sp, #28]
 800cc46:	9307      	strlt	r3, [sp, #28]
 800cc48:	bfb8      	it	lt
 800cc4a:	9204      	strlt	r2, [sp, #16]
 800cc4c:	7823      	ldrb	r3, [r4, #0]
 800cc4e:	2b2e      	cmp	r3, #46	; 0x2e
 800cc50:	d10c      	bne.n	800cc6c <_svfiprintf_r+0x130>
 800cc52:	7863      	ldrb	r3, [r4, #1]
 800cc54:	2b2a      	cmp	r3, #42	; 0x2a
 800cc56:	d135      	bne.n	800ccc4 <_svfiprintf_r+0x188>
 800cc58:	9b03      	ldr	r3, [sp, #12]
 800cc5a:	1d1a      	adds	r2, r3, #4
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	9203      	str	r2, [sp, #12]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	bfb8      	it	lt
 800cc64:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc68:	3402      	adds	r4, #2
 800cc6a:	9305      	str	r3, [sp, #20]
 800cc6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cd38 <_svfiprintf_r+0x1fc>
 800cc70:	7821      	ldrb	r1, [r4, #0]
 800cc72:	2203      	movs	r2, #3
 800cc74:	4650      	mov	r0, sl
 800cc76:	f7f3 fadb 	bl	8000230 <memchr>
 800cc7a:	b140      	cbz	r0, 800cc8e <_svfiprintf_r+0x152>
 800cc7c:	2340      	movs	r3, #64	; 0x40
 800cc7e:	eba0 000a 	sub.w	r0, r0, sl
 800cc82:	fa03 f000 	lsl.w	r0, r3, r0
 800cc86:	9b04      	ldr	r3, [sp, #16]
 800cc88:	4303      	orrs	r3, r0
 800cc8a:	3401      	adds	r4, #1
 800cc8c:	9304      	str	r3, [sp, #16]
 800cc8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc92:	4826      	ldr	r0, [pc, #152]	; (800cd2c <_svfiprintf_r+0x1f0>)
 800cc94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc98:	2206      	movs	r2, #6
 800cc9a:	f7f3 fac9 	bl	8000230 <memchr>
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	d038      	beq.n	800cd14 <_svfiprintf_r+0x1d8>
 800cca2:	4b23      	ldr	r3, [pc, #140]	; (800cd30 <_svfiprintf_r+0x1f4>)
 800cca4:	bb1b      	cbnz	r3, 800ccee <_svfiprintf_r+0x1b2>
 800cca6:	9b03      	ldr	r3, [sp, #12]
 800cca8:	3307      	adds	r3, #7
 800ccaa:	f023 0307 	bic.w	r3, r3, #7
 800ccae:	3308      	adds	r3, #8
 800ccb0:	9303      	str	r3, [sp, #12]
 800ccb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccb4:	4433      	add	r3, r6
 800ccb6:	9309      	str	r3, [sp, #36]	; 0x24
 800ccb8:	e767      	b.n	800cb8a <_svfiprintf_r+0x4e>
 800ccba:	fb0c 3202 	mla	r2, ip, r2, r3
 800ccbe:	460c      	mov	r4, r1
 800ccc0:	2001      	movs	r0, #1
 800ccc2:	e7a5      	b.n	800cc10 <_svfiprintf_r+0xd4>
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	3401      	adds	r4, #1
 800ccc8:	9305      	str	r3, [sp, #20]
 800ccca:	4619      	mov	r1, r3
 800cccc:	f04f 0c0a 	mov.w	ip, #10
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccd6:	3a30      	subs	r2, #48	; 0x30
 800ccd8:	2a09      	cmp	r2, #9
 800ccda:	d903      	bls.n	800cce4 <_svfiprintf_r+0x1a8>
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d0c5      	beq.n	800cc6c <_svfiprintf_r+0x130>
 800cce0:	9105      	str	r1, [sp, #20]
 800cce2:	e7c3      	b.n	800cc6c <_svfiprintf_r+0x130>
 800cce4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cce8:	4604      	mov	r4, r0
 800ccea:	2301      	movs	r3, #1
 800ccec:	e7f0      	b.n	800ccd0 <_svfiprintf_r+0x194>
 800ccee:	ab03      	add	r3, sp, #12
 800ccf0:	9300      	str	r3, [sp, #0]
 800ccf2:	462a      	mov	r2, r5
 800ccf4:	4b0f      	ldr	r3, [pc, #60]	; (800cd34 <_svfiprintf_r+0x1f8>)
 800ccf6:	a904      	add	r1, sp, #16
 800ccf8:	4638      	mov	r0, r7
 800ccfa:	f7fd ffcb 	bl	800ac94 <_printf_float>
 800ccfe:	1c42      	adds	r2, r0, #1
 800cd00:	4606      	mov	r6, r0
 800cd02:	d1d6      	bne.n	800ccb2 <_svfiprintf_r+0x176>
 800cd04:	89ab      	ldrh	r3, [r5, #12]
 800cd06:	065b      	lsls	r3, r3, #25
 800cd08:	f53f af2c 	bmi.w	800cb64 <_svfiprintf_r+0x28>
 800cd0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd0e:	b01d      	add	sp, #116	; 0x74
 800cd10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd14:	ab03      	add	r3, sp, #12
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	462a      	mov	r2, r5
 800cd1a:	4b06      	ldr	r3, [pc, #24]	; (800cd34 <_svfiprintf_r+0x1f8>)
 800cd1c:	a904      	add	r1, sp, #16
 800cd1e:	4638      	mov	r0, r7
 800cd20:	f7fe fa5c 	bl	800b1dc <_printf_i>
 800cd24:	e7eb      	b.n	800ccfe <_svfiprintf_r+0x1c2>
 800cd26:	bf00      	nop
 800cd28:	0800ea14 	.word	0x0800ea14
 800cd2c:	0800ea1e 	.word	0x0800ea1e
 800cd30:	0800ac95 	.word	0x0800ac95
 800cd34:	0800ca85 	.word	0x0800ca85
 800cd38:	0800ea1a 	.word	0x0800ea1a

0800cd3c <_sbrk_r>:
 800cd3c:	b538      	push	{r3, r4, r5, lr}
 800cd3e:	4d06      	ldr	r5, [pc, #24]	; (800cd58 <_sbrk_r+0x1c>)
 800cd40:	2300      	movs	r3, #0
 800cd42:	4604      	mov	r4, r0
 800cd44:	4608      	mov	r0, r1
 800cd46:	602b      	str	r3, [r5, #0]
 800cd48:	f7f6 fc32 	bl	80035b0 <_sbrk>
 800cd4c:	1c43      	adds	r3, r0, #1
 800cd4e:	d102      	bne.n	800cd56 <_sbrk_r+0x1a>
 800cd50:	682b      	ldr	r3, [r5, #0]
 800cd52:	b103      	cbz	r3, 800cd56 <_sbrk_r+0x1a>
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	bd38      	pop	{r3, r4, r5, pc}
 800cd58:	2000070c 	.word	0x2000070c

0800cd5c <__assert_func>:
 800cd5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd5e:	4614      	mov	r4, r2
 800cd60:	461a      	mov	r2, r3
 800cd62:	4b09      	ldr	r3, [pc, #36]	; (800cd88 <__assert_func+0x2c>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	4605      	mov	r5, r0
 800cd68:	68d8      	ldr	r0, [r3, #12]
 800cd6a:	b14c      	cbz	r4, 800cd80 <__assert_func+0x24>
 800cd6c:	4b07      	ldr	r3, [pc, #28]	; (800cd8c <__assert_func+0x30>)
 800cd6e:	9100      	str	r1, [sp, #0]
 800cd70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd74:	4906      	ldr	r1, [pc, #24]	; (800cd90 <__assert_func+0x34>)
 800cd76:	462b      	mov	r3, r5
 800cd78:	f000 f80e 	bl	800cd98 <fiprintf>
 800cd7c:	f000 faac 	bl	800d2d8 <abort>
 800cd80:	4b04      	ldr	r3, [pc, #16]	; (800cd94 <__assert_func+0x38>)
 800cd82:	461c      	mov	r4, r3
 800cd84:	e7f3      	b.n	800cd6e <__assert_func+0x12>
 800cd86:	bf00      	nop
 800cd88:	2000000c 	.word	0x2000000c
 800cd8c:	0800ea25 	.word	0x0800ea25
 800cd90:	0800ea32 	.word	0x0800ea32
 800cd94:	0800ea60 	.word	0x0800ea60

0800cd98 <fiprintf>:
 800cd98:	b40e      	push	{r1, r2, r3}
 800cd9a:	b503      	push	{r0, r1, lr}
 800cd9c:	4601      	mov	r1, r0
 800cd9e:	ab03      	add	r3, sp, #12
 800cda0:	4805      	ldr	r0, [pc, #20]	; (800cdb8 <fiprintf+0x20>)
 800cda2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cda6:	6800      	ldr	r0, [r0, #0]
 800cda8:	9301      	str	r3, [sp, #4]
 800cdaa:	f000 f897 	bl	800cedc <_vfiprintf_r>
 800cdae:	b002      	add	sp, #8
 800cdb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cdb4:	b003      	add	sp, #12
 800cdb6:	4770      	bx	lr
 800cdb8:	2000000c 	.word	0x2000000c

0800cdbc <__ascii_mbtowc>:
 800cdbc:	b082      	sub	sp, #8
 800cdbe:	b901      	cbnz	r1, 800cdc2 <__ascii_mbtowc+0x6>
 800cdc0:	a901      	add	r1, sp, #4
 800cdc2:	b142      	cbz	r2, 800cdd6 <__ascii_mbtowc+0x1a>
 800cdc4:	b14b      	cbz	r3, 800cdda <__ascii_mbtowc+0x1e>
 800cdc6:	7813      	ldrb	r3, [r2, #0]
 800cdc8:	600b      	str	r3, [r1, #0]
 800cdca:	7812      	ldrb	r2, [r2, #0]
 800cdcc:	1e10      	subs	r0, r2, #0
 800cdce:	bf18      	it	ne
 800cdd0:	2001      	movne	r0, #1
 800cdd2:	b002      	add	sp, #8
 800cdd4:	4770      	bx	lr
 800cdd6:	4610      	mov	r0, r2
 800cdd8:	e7fb      	b.n	800cdd2 <__ascii_mbtowc+0x16>
 800cdda:	f06f 0001 	mvn.w	r0, #1
 800cdde:	e7f8      	b.n	800cdd2 <__ascii_mbtowc+0x16>

0800cde0 <memmove>:
 800cde0:	4288      	cmp	r0, r1
 800cde2:	b510      	push	{r4, lr}
 800cde4:	eb01 0402 	add.w	r4, r1, r2
 800cde8:	d902      	bls.n	800cdf0 <memmove+0x10>
 800cdea:	4284      	cmp	r4, r0
 800cdec:	4623      	mov	r3, r4
 800cdee:	d807      	bhi.n	800ce00 <memmove+0x20>
 800cdf0:	1e43      	subs	r3, r0, #1
 800cdf2:	42a1      	cmp	r1, r4
 800cdf4:	d008      	beq.n	800ce08 <memmove+0x28>
 800cdf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdfe:	e7f8      	b.n	800cdf2 <memmove+0x12>
 800ce00:	4402      	add	r2, r0
 800ce02:	4601      	mov	r1, r0
 800ce04:	428a      	cmp	r2, r1
 800ce06:	d100      	bne.n	800ce0a <memmove+0x2a>
 800ce08:	bd10      	pop	{r4, pc}
 800ce0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce12:	e7f7      	b.n	800ce04 <memmove+0x24>

0800ce14 <__malloc_lock>:
 800ce14:	4801      	ldr	r0, [pc, #4]	; (800ce1c <__malloc_lock+0x8>)
 800ce16:	f000 bc1f 	b.w	800d658 <__retarget_lock_acquire_recursive>
 800ce1a:	bf00      	nop
 800ce1c:	20000710 	.word	0x20000710

0800ce20 <__malloc_unlock>:
 800ce20:	4801      	ldr	r0, [pc, #4]	; (800ce28 <__malloc_unlock+0x8>)
 800ce22:	f000 bc1a 	b.w	800d65a <__retarget_lock_release_recursive>
 800ce26:	bf00      	nop
 800ce28:	20000710 	.word	0x20000710

0800ce2c <_realloc_r>:
 800ce2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce30:	4680      	mov	r8, r0
 800ce32:	4614      	mov	r4, r2
 800ce34:	460e      	mov	r6, r1
 800ce36:	b921      	cbnz	r1, 800ce42 <_realloc_r+0x16>
 800ce38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce3c:	4611      	mov	r1, r2
 800ce3e:	f7ff bdad 	b.w	800c99c <_malloc_r>
 800ce42:	b92a      	cbnz	r2, 800ce50 <_realloc_r+0x24>
 800ce44:	f7ff fd3e 	bl	800c8c4 <_free_r>
 800ce48:	4625      	mov	r5, r4
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce50:	f000 fc6a 	bl	800d728 <_malloc_usable_size_r>
 800ce54:	4284      	cmp	r4, r0
 800ce56:	4607      	mov	r7, r0
 800ce58:	d802      	bhi.n	800ce60 <_realloc_r+0x34>
 800ce5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce5e:	d812      	bhi.n	800ce86 <_realloc_r+0x5a>
 800ce60:	4621      	mov	r1, r4
 800ce62:	4640      	mov	r0, r8
 800ce64:	f7ff fd9a 	bl	800c99c <_malloc_r>
 800ce68:	4605      	mov	r5, r0
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d0ed      	beq.n	800ce4a <_realloc_r+0x1e>
 800ce6e:	42bc      	cmp	r4, r7
 800ce70:	4622      	mov	r2, r4
 800ce72:	4631      	mov	r1, r6
 800ce74:	bf28      	it	cs
 800ce76:	463a      	movcs	r2, r7
 800ce78:	f7ff f97c 	bl	800c174 <memcpy>
 800ce7c:	4631      	mov	r1, r6
 800ce7e:	4640      	mov	r0, r8
 800ce80:	f7ff fd20 	bl	800c8c4 <_free_r>
 800ce84:	e7e1      	b.n	800ce4a <_realloc_r+0x1e>
 800ce86:	4635      	mov	r5, r6
 800ce88:	e7df      	b.n	800ce4a <_realloc_r+0x1e>

0800ce8a <__sfputc_r>:
 800ce8a:	6893      	ldr	r3, [r2, #8]
 800ce8c:	3b01      	subs	r3, #1
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	b410      	push	{r4}
 800ce92:	6093      	str	r3, [r2, #8]
 800ce94:	da08      	bge.n	800cea8 <__sfputc_r+0x1e>
 800ce96:	6994      	ldr	r4, [r2, #24]
 800ce98:	42a3      	cmp	r3, r4
 800ce9a:	db01      	blt.n	800cea0 <__sfputc_r+0x16>
 800ce9c:	290a      	cmp	r1, #10
 800ce9e:	d103      	bne.n	800cea8 <__sfputc_r+0x1e>
 800cea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cea4:	f000 b94a 	b.w	800d13c <__swbuf_r>
 800cea8:	6813      	ldr	r3, [r2, #0]
 800ceaa:	1c58      	adds	r0, r3, #1
 800ceac:	6010      	str	r0, [r2, #0]
 800ceae:	7019      	strb	r1, [r3, #0]
 800ceb0:	4608      	mov	r0, r1
 800ceb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ceb6:	4770      	bx	lr

0800ceb8 <__sfputs_r>:
 800ceb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceba:	4606      	mov	r6, r0
 800cebc:	460f      	mov	r7, r1
 800cebe:	4614      	mov	r4, r2
 800cec0:	18d5      	adds	r5, r2, r3
 800cec2:	42ac      	cmp	r4, r5
 800cec4:	d101      	bne.n	800ceca <__sfputs_r+0x12>
 800cec6:	2000      	movs	r0, #0
 800cec8:	e007      	b.n	800ceda <__sfputs_r+0x22>
 800ceca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cece:	463a      	mov	r2, r7
 800ced0:	4630      	mov	r0, r6
 800ced2:	f7ff ffda 	bl	800ce8a <__sfputc_r>
 800ced6:	1c43      	adds	r3, r0, #1
 800ced8:	d1f3      	bne.n	800cec2 <__sfputs_r+0xa>
 800ceda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cedc <_vfiprintf_r>:
 800cedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee0:	460d      	mov	r5, r1
 800cee2:	b09d      	sub	sp, #116	; 0x74
 800cee4:	4614      	mov	r4, r2
 800cee6:	4698      	mov	r8, r3
 800cee8:	4606      	mov	r6, r0
 800ceea:	b118      	cbz	r0, 800cef4 <_vfiprintf_r+0x18>
 800ceec:	6983      	ldr	r3, [r0, #24]
 800ceee:	b90b      	cbnz	r3, 800cef4 <_vfiprintf_r+0x18>
 800cef0:	f000 fb14 	bl	800d51c <__sinit>
 800cef4:	4b89      	ldr	r3, [pc, #548]	; (800d11c <_vfiprintf_r+0x240>)
 800cef6:	429d      	cmp	r5, r3
 800cef8:	d11b      	bne.n	800cf32 <_vfiprintf_r+0x56>
 800cefa:	6875      	ldr	r5, [r6, #4]
 800cefc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cefe:	07d9      	lsls	r1, r3, #31
 800cf00:	d405      	bmi.n	800cf0e <_vfiprintf_r+0x32>
 800cf02:	89ab      	ldrh	r3, [r5, #12]
 800cf04:	059a      	lsls	r2, r3, #22
 800cf06:	d402      	bmi.n	800cf0e <_vfiprintf_r+0x32>
 800cf08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf0a:	f000 fba5 	bl	800d658 <__retarget_lock_acquire_recursive>
 800cf0e:	89ab      	ldrh	r3, [r5, #12]
 800cf10:	071b      	lsls	r3, r3, #28
 800cf12:	d501      	bpl.n	800cf18 <_vfiprintf_r+0x3c>
 800cf14:	692b      	ldr	r3, [r5, #16]
 800cf16:	b9eb      	cbnz	r3, 800cf54 <_vfiprintf_r+0x78>
 800cf18:	4629      	mov	r1, r5
 800cf1a:	4630      	mov	r0, r6
 800cf1c:	f000 f96e 	bl	800d1fc <__swsetup_r>
 800cf20:	b1c0      	cbz	r0, 800cf54 <_vfiprintf_r+0x78>
 800cf22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf24:	07dc      	lsls	r4, r3, #31
 800cf26:	d50e      	bpl.n	800cf46 <_vfiprintf_r+0x6a>
 800cf28:	f04f 30ff 	mov.w	r0, #4294967295
 800cf2c:	b01d      	add	sp, #116	; 0x74
 800cf2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf32:	4b7b      	ldr	r3, [pc, #492]	; (800d120 <_vfiprintf_r+0x244>)
 800cf34:	429d      	cmp	r5, r3
 800cf36:	d101      	bne.n	800cf3c <_vfiprintf_r+0x60>
 800cf38:	68b5      	ldr	r5, [r6, #8]
 800cf3a:	e7df      	b.n	800cefc <_vfiprintf_r+0x20>
 800cf3c:	4b79      	ldr	r3, [pc, #484]	; (800d124 <_vfiprintf_r+0x248>)
 800cf3e:	429d      	cmp	r5, r3
 800cf40:	bf08      	it	eq
 800cf42:	68f5      	ldreq	r5, [r6, #12]
 800cf44:	e7da      	b.n	800cefc <_vfiprintf_r+0x20>
 800cf46:	89ab      	ldrh	r3, [r5, #12]
 800cf48:	0598      	lsls	r0, r3, #22
 800cf4a:	d4ed      	bmi.n	800cf28 <_vfiprintf_r+0x4c>
 800cf4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf4e:	f000 fb84 	bl	800d65a <__retarget_lock_release_recursive>
 800cf52:	e7e9      	b.n	800cf28 <_vfiprintf_r+0x4c>
 800cf54:	2300      	movs	r3, #0
 800cf56:	9309      	str	r3, [sp, #36]	; 0x24
 800cf58:	2320      	movs	r3, #32
 800cf5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf62:	2330      	movs	r3, #48	; 0x30
 800cf64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d128 <_vfiprintf_r+0x24c>
 800cf68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf6c:	f04f 0901 	mov.w	r9, #1
 800cf70:	4623      	mov	r3, r4
 800cf72:	469a      	mov	sl, r3
 800cf74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf78:	b10a      	cbz	r2, 800cf7e <_vfiprintf_r+0xa2>
 800cf7a:	2a25      	cmp	r2, #37	; 0x25
 800cf7c:	d1f9      	bne.n	800cf72 <_vfiprintf_r+0x96>
 800cf7e:	ebba 0b04 	subs.w	fp, sl, r4
 800cf82:	d00b      	beq.n	800cf9c <_vfiprintf_r+0xc0>
 800cf84:	465b      	mov	r3, fp
 800cf86:	4622      	mov	r2, r4
 800cf88:	4629      	mov	r1, r5
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	f7ff ff94 	bl	800ceb8 <__sfputs_r>
 800cf90:	3001      	adds	r0, #1
 800cf92:	f000 80aa 	beq.w	800d0ea <_vfiprintf_r+0x20e>
 800cf96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf98:	445a      	add	r2, fp
 800cf9a:	9209      	str	r2, [sp, #36]	; 0x24
 800cf9c:	f89a 3000 	ldrb.w	r3, [sl]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	f000 80a2 	beq.w	800d0ea <_vfiprintf_r+0x20e>
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	f04f 32ff 	mov.w	r2, #4294967295
 800cfac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfb0:	f10a 0a01 	add.w	sl, sl, #1
 800cfb4:	9304      	str	r3, [sp, #16]
 800cfb6:	9307      	str	r3, [sp, #28]
 800cfb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfbc:	931a      	str	r3, [sp, #104]	; 0x68
 800cfbe:	4654      	mov	r4, sl
 800cfc0:	2205      	movs	r2, #5
 800cfc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfc6:	4858      	ldr	r0, [pc, #352]	; (800d128 <_vfiprintf_r+0x24c>)
 800cfc8:	f7f3 f932 	bl	8000230 <memchr>
 800cfcc:	9a04      	ldr	r2, [sp, #16]
 800cfce:	b9d8      	cbnz	r0, 800d008 <_vfiprintf_r+0x12c>
 800cfd0:	06d1      	lsls	r1, r2, #27
 800cfd2:	bf44      	itt	mi
 800cfd4:	2320      	movmi	r3, #32
 800cfd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfda:	0713      	lsls	r3, r2, #28
 800cfdc:	bf44      	itt	mi
 800cfde:	232b      	movmi	r3, #43	; 0x2b
 800cfe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe8:	2b2a      	cmp	r3, #42	; 0x2a
 800cfea:	d015      	beq.n	800d018 <_vfiprintf_r+0x13c>
 800cfec:	9a07      	ldr	r2, [sp, #28]
 800cfee:	4654      	mov	r4, sl
 800cff0:	2000      	movs	r0, #0
 800cff2:	f04f 0c0a 	mov.w	ip, #10
 800cff6:	4621      	mov	r1, r4
 800cff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cffc:	3b30      	subs	r3, #48	; 0x30
 800cffe:	2b09      	cmp	r3, #9
 800d000:	d94e      	bls.n	800d0a0 <_vfiprintf_r+0x1c4>
 800d002:	b1b0      	cbz	r0, 800d032 <_vfiprintf_r+0x156>
 800d004:	9207      	str	r2, [sp, #28]
 800d006:	e014      	b.n	800d032 <_vfiprintf_r+0x156>
 800d008:	eba0 0308 	sub.w	r3, r0, r8
 800d00c:	fa09 f303 	lsl.w	r3, r9, r3
 800d010:	4313      	orrs	r3, r2
 800d012:	9304      	str	r3, [sp, #16]
 800d014:	46a2      	mov	sl, r4
 800d016:	e7d2      	b.n	800cfbe <_vfiprintf_r+0xe2>
 800d018:	9b03      	ldr	r3, [sp, #12]
 800d01a:	1d19      	adds	r1, r3, #4
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	9103      	str	r1, [sp, #12]
 800d020:	2b00      	cmp	r3, #0
 800d022:	bfbb      	ittet	lt
 800d024:	425b      	neglt	r3, r3
 800d026:	f042 0202 	orrlt.w	r2, r2, #2
 800d02a:	9307      	strge	r3, [sp, #28]
 800d02c:	9307      	strlt	r3, [sp, #28]
 800d02e:	bfb8      	it	lt
 800d030:	9204      	strlt	r2, [sp, #16]
 800d032:	7823      	ldrb	r3, [r4, #0]
 800d034:	2b2e      	cmp	r3, #46	; 0x2e
 800d036:	d10c      	bne.n	800d052 <_vfiprintf_r+0x176>
 800d038:	7863      	ldrb	r3, [r4, #1]
 800d03a:	2b2a      	cmp	r3, #42	; 0x2a
 800d03c:	d135      	bne.n	800d0aa <_vfiprintf_r+0x1ce>
 800d03e:	9b03      	ldr	r3, [sp, #12]
 800d040:	1d1a      	adds	r2, r3, #4
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	9203      	str	r2, [sp, #12]
 800d046:	2b00      	cmp	r3, #0
 800d048:	bfb8      	it	lt
 800d04a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d04e:	3402      	adds	r4, #2
 800d050:	9305      	str	r3, [sp, #20]
 800d052:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d138 <_vfiprintf_r+0x25c>
 800d056:	7821      	ldrb	r1, [r4, #0]
 800d058:	2203      	movs	r2, #3
 800d05a:	4650      	mov	r0, sl
 800d05c:	f7f3 f8e8 	bl	8000230 <memchr>
 800d060:	b140      	cbz	r0, 800d074 <_vfiprintf_r+0x198>
 800d062:	2340      	movs	r3, #64	; 0x40
 800d064:	eba0 000a 	sub.w	r0, r0, sl
 800d068:	fa03 f000 	lsl.w	r0, r3, r0
 800d06c:	9b04      	ldr	r3, [sp, #16]
 800d06e:	4303      	orrs	r3, r0
 800d070:	3401      	adds	r4, #1
 800d072:	9304      	str	r3, [sp, #16]
 800d074:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d078:	482c      	ldr	r0, [pc, #176]	; (800d12c <_vfiprintf_r+0x250>)
 800d07a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d07e:	2206      	movs	r2, #6
 800d080:	f7f3 f8d6 	bl	8000230 <memchr>
 800d084:	2800      	cmp	r0, #0
 800d086:	d03f      	beq.n	800d108 <_vfiprintf_r+0x22c>
 800d088:	4b29      	ldr	r3, [pc, #164]	; (800d130 <_vfiprintf_r+0x254>)
 800d08a:	bb1b      	cbnz	r3, 800d0d4 <_vfiprintf_r+0x1f8>
 800d08c:	9b03      	ldr	r3, [sp, #12]
 800d08e:	3307      	adds	r3, #7
 800d090:	f023 0307 	bic.w	r3, r3, #7
 800d094:	3308      	adds	r3, #8
 800d096:	9303      	str	r3, [sp, #12]
 800d098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d09a:	443b      	add	r3, r7
 800d09c:	9309      	str	r3, [sp, #36]	; 0x24
 800d09e:	e767      	b.n	800cf70 <_vfiprintf_r+0x94>
 800d0a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0a4:	460c      	mov	r4, r1
 800d0a6:	2001      	movs	r0, #1
 800d0a8:	e7a5      	b.n	800cff6 <_vfiprintf_r+0x11a>
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	3401      	adds	r4, #1
 800d0ae:	9305      	str	r3, [sp, #20]
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	f04f 0c0a 	mov.w	ip, #10
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0bc:	3a30      	subs	r2, #48	; 0x30
 800d0be:	2a09      	cmp	r2, #9
 800d0c0:	d903      	bls.n	800d0ca <_vfiprintf_r+0x1ee>
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d0c5      	beq.n	800d052 <_vfiprintf_r+0x176>
 800d0c6:	9105      	str	r1, [sp, #20]
 800d0c8:	e7c3      	b.n	800d052 <_vfiprintf_r+0x176>
 800d0ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	e7f0      	b.n	800d0b6 <_vfiprintf_r+0x1da>
 800d0d4:	ab03      	add	r3, sp, #12
 800d0d6:	9300      	str	r3, [sp, #0]
 800d0d8:	462a      	mov	r2, r5
 800d0da:	4b16      	ldr	r3, [pc, #88]	; (800d134 <_vfiprintf_r+0x258>)
 800d0dc:	a904      	add	r1, sp, #16
 800d0de:	4630      	mov	r0, r6
 800d0e0:	f7fd fdd8 	bl	800ac94 <_printf_float>
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	1c78      	adds	r0, r7, #1
 800d0e8:	d1d6      	bne.n	800d098 <_vfiprintf_r+0x1bc>
 800d0ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0ec:	07d9      	lsls	r1, r3, #31
 800d0ee:	d405      	bmi.n	800d0fc <_vfiprintf_r+0x220>
 800d0f0:	89ab      	ldrh	r3, [r5, #12]
 800d0f2:	059a      	lsls	r2, r3, #22
 800d0f4:	d402      	bmi.n	800d0fc <_vfiprintf_r+0x220>
 800d0f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0f8:	f000 faaf 	bl	800d65a <__retarget_lock_release_recursive>
 800d0fc:	89ab      	ldrh	r3, [r5, #12]
 800d0fe:	065b      	lsls	r3, r3, #25
 800d100:	f53f af12 	bmi.w	800cf28 <_vfiprintf_r+0x4c>
 800d104:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d106:	e711      	b.n	800cf2c <_vfiprintf_r+0x50>
 800d108:	ab03      	add	r3, sp, #12
 800d10a:	9300      	str	r3, [sp, #0]
 800d10c:	462a      	mov	r2, r5
 800d10e:	4b09      	ldr	r3, [pc, #36]	; (800d134 <_vfiprintf_r+0x258>)
 800d110:	a904      	add	r1, sp, #16
 800d112:	4630      	mov	r0, r6
 800d114:	f7fe f862 	bl	800b1dc <_printf_i>
 800d118:	e7e4      	b.n	800d0e4 <_vfiprintf_r+0x208>
 800d11a:	bf00      	nop
 800d11c:	0800eb8c 	.word	0x0800eb8c
 800d120:	0800ebac 	.word	0x0800ebac
 800d124:	0800eb6c 	.word	0x0800eb6c
 800d128:	0800ea14 	.word	0x0800ea14
 800d12c:	0800ea1e 	.word	0x0800ea1e
 800d130:	0800ac95 	.word	0x0800ac95
 800d134:	0800ceb9 	.word	0x0800ceb9
 800d138:	0800ea1a 	.word	0x0800ea1a

0800d13c <__swbuf_r>:
 800d13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d13e:	460e      	mov	r6, r1
 800d140:	4614      	mov	r4, r2
 800d142:	4605      	mov	r5, r0
 800d144:	b118      	cbz	r0, 800d14e <__swbuf_r+0x12>
 800d146:	6983      	ldr	r3, [r0, #24]
 800d148:	b90b      	cbnz	r3, 800d14e <__swbuf_r+0x12>
 800d14a:	f000 f9e7 	bl	800d51c <__sinit>
 800d14e:	4b21      	ldr	r3, [pc, #132]	; (800d1d4 <__swbuf_r+0x98>)
 800d150:	429c      	cmp	r4, r3
 800d152:	d12b      	bne.n	800d1ac <__swbuf_r+0x70>
 800d154:	686c      	ldr	r4, [r5, #4]
 800d156:	69a3      	ldr	r3, [r4, #24]
 800d158:	60a3      	str	r3, [r4, #8]
 800d15a:	89a3      	ldrh	r3, [r4, #12]
 800d15c:	071a      	lsls	r2, r3, #28
 800d15e:	d52f      	bpl.n	800d1c0 <__swbuf_r+0x84>
 800d160:	6923      	ldr	r3, [r4, #16]
 800d162:	b36b      	cbz	r3, 800d1c0 <__swbuf_r+0x84>
 800d164:	6923      	ldr	r3, [r4, #16]
 800d166:	6820      	ldr	r0, [r4, #0]
 800d168:	1ac0      	subs	r0, r0, r3
 800d16a:	6963      	ldr	r3, [r4, #20]
 800d16c:	b2f6      	uxtb	r6, r6
 800d16e:	4283      	cmp	r3, r0
 800d170:	4637      	mov	r7, r6
 800d172:	dc04      	bgt.n	800d17e <__swbuf_r+0x42>
 800d174:	4621      	mov	r1, r4
 800d176:	4628      	mov	r0, r5
 800d178:	f000 f93c 	bl	800d3f4 <_fflush_r>
 800d17c:	bb30      	cbnz	r0, 800d1cc <__swbuf_r+0x90>
 800d17e:	68a3      	ldr	r3, [r4, #8]
 800d180:	3b01      	subs	r3, #1
 800d182:	60a3      	str	r3, [r4, #8]
 800d184:	6823      	ldr	r3, [r4, #0]
 800d186:	1c5a      	adds	r2, r3, #1
 800d188:	6022      	str	r2, [r4, #0]
 800d18a:	701e      	strb	r6, [r3, #0]
 800d18c:	6963      	ldr	r3, [r4, #20]
 800d18e:	3001      	adds	r0, #1
 800d190:	4283      	cmp	r3, r0
 800d192:	d004      	beq.n	800d19e <__swbuf_r+0x62>
 800d194:	89a3      	ldrh	r3, [r4, #12]
 800d196:	07db      	lsls	r3, r3, #31
 800d198:	d506      	bpl.n	800d1a8 <__swbuf_r+0x6c>
 800d19a:	2e0a      	cmp	r6, #10
 800d19c:	d104      	bne.n	800d1a8 <__swbuf_r+0x6c>
 800d19e:	4621      	mov	r1, r4
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	f000 f927 	bl	800d3f4 <_fflush_r>
 800d1a6:	b988      	cbnz	r0, 800d1cc <__swbuf_r+0x90>
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1ac:	4b0a      	ldr	r3, [pc, #40]	; (800d1d8 <__swbuf_r+0x9c>)
 800d1ae:	429c      	cmp	r4, r3
 800d1b0:	d101      	bne.n	800d1b6 <__swbuf_r+0x7a>
 800d1b2:	68ac      	ldr	r4, [r5, #8]
 800d1b4:	e7cf      	b.n	800d156 <__swbuf_r+0x1a>
 800d1b6:	4b09      	ldr	r3, [pc, #36]	; (800d1dc <__swbuf_r+0xa0>)
 800d1b8:	429c      	cmp	r4, r3
 800d1ba:	bf08      	it	eq
 800d1bc:	68ec      	ldreq	r4, [r5, #12]
 800d1be:	e7ca      	b.n	800d156 <__swbuf_r+0x1a>
 800d1c0:	4621      	mov	r1, r4
 800d1c2:	4628      	mov	r0, r5
 800d1c4:	f000 f81a 	bl	800d1fc <__swsetup_r>
 800d1c8:	2800      	cmp	r0, #0
 800d1ca:	d0cb      	beq.n	800d164 <__swbuf_r+0x28>
 800d1cc:	f04f 37ff 	mov.w	r7, #4294967295
 800d1d0:	e7ea      	b.n	800d1a8 <__swbuf_r+0x6c>
 800d1d2:	bf00      	nop
 800d1d4:	0800eb8c 	.word	0x0800eb8c
 800d1d8:	0800ebac 	.word	0x0800ebac
 800d1dc:	0800eb6c 	.word	0x0800eb6c

0800d1e0 <__ascii_wctomb>:
 800d1e0:	b149      	cbz	r1, 800d1f6 <__ascii_wctomb+0x16>
 800d1e2:	2aff      	cmp	r2, #255	; 0xff
 800d1e4:	bf85      	ittet	hi
 800d1e6:	238a      	movhi	r3, #138	; 0x8a
 800d1e8:	6003      	strhi	r3, [r0, #0]
 800d1ea:	700a      	strbls	r2, [r1, #0]
 800d1ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800d1f0:	bf98      	it	ls
 800d1f2:	2001      	movls	r0, #1
 800d1f4:	4770      	bx	lr
 800d1f6:	4608      	mov	r0, r1
 800d1f8:	4770      	bx	lr
	...

0800d1fc <__swsetup_r>:
 800d1fc:	4b32      	ldr	r3, [pc, #200]	; (800d2c8 <__swsetup_r+0xcc>)
 800d1fe:	b570      	push	{r4, r5, r6, lr}
 800d200:	681d      	ldr	r5, [r3, #0]
 800d202:	4606      	mov	r6, r0
 800d204:	460c      	mov	r4, r1
 800d206:	b125      	cbz	r5, 800d212 <__swsetup_r+0x16>
 800d208:	69ab      	ldr	r3, [r5, #24]
 800d20a:	b913      	cbnz	r3, 800d212 <__swsetup_r+0x16>
 800d20c:	4628      	mov	r0, r5
 800d20e:	f000 f985 	bl	800d51c <__sinit>
 800d212:	4b2e      	ldr	r3, [pc, #184]	; (800d2cc <__swsetup_r+0xd0>)
 800d214:	429c      	cmp	r4, r3
 800d216:	d10f      	bne.n	800d238 <__swsetup_r+0x3c>
 800d218:	686c      	ldr	r4, [r5, #4]
 800d21a:	89a3      	ldrh	r3, [r4, #12]
 800d21c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d220:	0719      	lsls	r1, r3, #28
 800d222:	d42c      	bmi.n	800d27e <__swsetup_r+0x82>
 800d224:	06dd      	lsls	r5, r3, #27
 800d226:	d411      	bmi.n	800d24c <__swsetup_r+0x50>
 800d228:	2309      	movs	r3, #9
 800d22a:	6033      	str	r3, [r6, #0]
 800d22c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d230:	81a3      	strh	r3, [r4, #12]
 800d232:	f04f 30ff 	mov.w	r0, #4294967295
 800d236:	e03e      	b.n	800d2b6 <__swsetup_r+0xba>
 800d238:	4b25      	ldr	r3, [pc, #148]	; (800d2d0 <__swsetup_r+0xd4>)
 800d23a:	429c      	cmp	r4, r3
 800d23c:	d101      	bne.n	800d242 <__swsetup_r+0x46>
 800d23e:	68ac      	ldr	r4, [r5, #8]
 800d240:	e7eb      	b.n	800d21a <__swsetup_r+0x1e>
 800d242:	4b24      	ldr	r3, [pc, #144]	; (800d2d4 <__swsetup_r+0xd8>)
 800d244:	429c      	cmp	r4, r3
 800d246:	bf08      	it	eq
 800d248:	68ec      	ldreq	r4, [r5, #12]
 800d24a:	e7e6      	b.n	800d21a <__swsetup_r+0x1e>
 800d24c:	0758      	lsls	r0, r3, #29
 800d24e:	d512      	bpl.n	800d276 <__swsetup_r+0x7a>
 800d250:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d252:	b141      	cbz	r1, 800d266 <__swsetup_r+0x6a>
 800d254:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d258:	4299      	cmp	r1, r3
 800d25a:	d002      	beq.n	800d262 <__swsetup_r+0x66>
 800d25c:	4630      	mov	r0, r6
 800d25e:	f7ff fb31 	bl	800c8c4 <_free_r>
 800d262:	2300      	movs	r3, #0
 800d264:	6363      	str	r3, [r4, #52]	; 0x34
 800d266:	89a3      	ldrh	r3, [r4, #12]
 800d268:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d26c:	81a3      	strh	r3, [r4, #12]
 800d26e:	2300      	movs	r3, #0
 800d270:	6063      	str	r3, [r4, #4]
 800d272:	6923      	ldr	r3, [r4, #16]
 800d274:	6023      	str	r3, [r4, #0]
 800d276:	89a3      	ldrh	r3, [r4, #12]
 800d278:	f043 0308 	orr.w	r3, r3, #8
 800d27c:	81a3      	strh	r3, [r4, #12]
 800d27e:	6923      	ldr	r3, [r4, #16]
 800d280:	b94b      	cbnz	r3, 800d296 <__swsetup_r+0x9a>
 800d282:	89a3      	ldrh	r3, [r4, #12]
 800d284:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d28c:	d003      	beq.n	800d296 <__swsetup_r+0x9a>
 800d28e:	4621      	mov	r1, r4
 800d290:	4630      	mov	r0, r6
 800d292:	f000 fa09 	bl	800d6a8 <__smakebuf_r>
 800d296:	89a0      	ldrh	r0, [r4, #12]
 800d298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d29c:	f010 0301 	ands.w	r3, r0, #1
 800d2a0:	d00a      	beq.n	800d2b8 <__swsetup_r+0xbc>
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	60a3      	str	r3, [r4, #8]
 800d2a6:	6963      	ldr	r3, [r4, #20]
 800d2a8:	425b      	negs	r3, r3
 800d2aa:	61a3      	str	r3, [r4, #24]
 800d2ac:	6923      	ldr	r3, [r4, #16]
 800d2ae:	b943      	cbnz	r3, 800d2c2 <__swsetup_r+0xc6>
 800d2b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2b4:	d1ba      	bne.n	800d22c <__swsetup_r+0x30>
 800d2b6:	bd70      	pop	{r4, r5, r6, pc}
 800d2b8:	0781      	lsls	r1, r0, #30
 800d2ba:	bf58      	it	pl
 800d2bc:	6963      	ldrpl	r3, [r4, #20]
 800d2be:	60a3      	str	r3, [r4, #8]
 800d2c0:	e7f4      	b.n	800d2ac <__swsetup_r+0xb0>
 800d2c2:	2000      	movs	r0, #0
 800d2c4:	e7f7      	b.n	800d2b6 <__swsetup_r+0xba>
 800d2c6:	bf00      	nop
 800d2c8:	2000000c 	.word	0x2000000c
 800d2cc:	0800eb8c 	.word	0x0800eb8c
 800d2d0:	0800ebac 	.word	0x0800ebac
 800d2d4:	0800eb6c 	.word	0x0800eb6c

0800d2d8 <abort>:
 800d2d8:	b508      	push	{r3, lr}
 800d2da:	2006      	movs	r0, #6
 800d2dc:	f000 fa54 	bl	800d788 <raise>
 800d2e0:	2001      	movs	r0, #1
 800d2e2:	f7f6 f8ed 	bl	80034c0 <_exit>
	...

0800d2e8 <__sflush_r>:
 800d2e8:	898a      	ldrh	r2, [r1, #12]
 800d2ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ee:	4605      	mov	r5, r0
 800d2f0:	0710      	lsls	r0, r2, #28
 800d2f2:	460c      	mov	r4, r1
 800d2f4:	d458      	bmi.n	800d3a8 <__sflush_r+0xc0>
 800d2f6:	684b      	ldr	r3, [r1, #4]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	dc05      	bgt.n	800d308 <__sflush_r+0x20>
 800d2fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	dc02      	bgt.n	800d308 <__sflush_r+0x20>
 800d302:	2000      	movs	r0, #0
 800d304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d30a:	2e00      	cmp	r6, #0
 800d30c:	d0f9      	beq.n	800d302 <__sflush_r+0x1a>
 800d30e:	2300      	movs	r3, #0
 800d310:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d314:	682f      	ldr	r7, [r5, #0]
 800d316:	602b      	str	r3, [r5, #0]
 800d318:	d032      	beq.n	800d380 <__sflush_r+0x98>
 800d31a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d31c:	89a3      	ldrh	r3, [r4, #12]
 800d31e:	075a      	lsls	r2, r3, #29
 800d320:	d505      	bpl.n	800d32e <__sflush_r+0x46>
 800d322:	6863      	ldr	r3, [r4, #4]
 800d324:	1ac0      	subs	r0, r0, r3
 800d326:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d328:	b10b      	cbz	r3, 800d32e <__sflush_r+0x46>
 800d32a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d32c:	1ac0      	subs	r0, r0, r3
 800d32e:	2300      	movs	r3, #0
 800d330:	4602      	mov	r2, r0
 800d332:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d334:	6a21      	ldr	r1, [r4, #32]
 800d336:	4628      	mov	r0, r5
 800d338:	47b0      	blx	r6
 800d33a:	1c43      	adds	r3, r0, #1
 800d33c:	89a3      	ldrh	r3, [r4, #12]
 800d33e:	d106      	bne.n	800d34e <__sflush_r+0x66>
 800d340:	6829      	ldr	r1, [r5, #0]
 800d342:	291d      	cmp	r1, #29
 800d344:	d82c      	bhi.n	800d3a0 <__sflush_r+0xb8>
 800d346:	4a2a      	ldr	r2, [pc, #168]	; (800d3f0 <__sflush_r+0x108>)
 800d348:	40ca      	lsrs	r2, r1
 800d34a:	07d6      	lsls	r6, r2, #31
 800d34c:	d528      	bpl.n	800d3a0 <__sflush_r+0xb8>
 800d34e:	2200      	movs	r2, #0
 800d350:	6062      	str	r2, [r4, #4]
 800d352:	04d9      	lsls	r1, r3, #19
 800d354:	6922      	ldr	r2, [r4, #16]
 800d356:	6022      	str	r2, [r4, #0]
 800d358:	d504      	bpl.n	800d364 <__sflush_r+0x7c>
 800d35a:	1c42      	adds	r2, r0, #1
 800d35c:	d101      	bne.n	800d362 <__sflush_r+0x7a>
 800d35e:	682b      	ldr	r3, [r5, #0]
 800d360:	b903      	cbnz	r3, 800d364 <__sflush_r+0x7c>
 800d362:	6560      	str	r0, [r4, #84]	; 0x54
 800d364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d366:	602f      	str	r7, [r5, #0]
 800d368:	2900      	cmp	r1, #0
 800d36a:	d0ca      	beq.n	800d302 <__sflush_r+0x1a>
 800d36c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d370:	4299      	cmp	r1, r3
 800d372:	d002      	beq.n	800d37a <__sflush_r+0x92>
 800d374:	4628      	mov	r0, r5
 800d376:	f7ff faa5 	bl	800c8c4 <_free_r>
 800d37a:	2000      	movs	r0, #0
 800d37c:	6360      	str	r0, [r4, #52]	; 0x34
 800d37e:	e7c1      	b.n	800d304 <__sflush_r+0x1c>
 800d380:	6a21      	ldr	r1, [r4, #32]
 800d382:	2301      	movs	r3, #1
 800d384:	4628      	mov	r0, r5
 800d386:	47b0      	blx	r6
 800d388:	1c41      	adds	r1, r0, #1
 800d38a:	d1c7      	bne.n	800d31c <__sflush_r+0x34>
 800d38c:	682b      	ldr	r3, [r5, #0]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d0c4      	beq.n	800d31c <__sflush_r+0x34>
 800d392:	2b1d      	cmp	r3, #29
 800d394:	d001      	beq.n	800d39a <__sflush_r+0xb2>
 800d396:	2b16      	cmp	r3, #22
 800d398:	d101      	bne.n	800d39e <__sflush_r+0xb6>
 800d39a:	602f      	str	r7, [r5, #0]
 800d39c:	e7b1      	b.n	800d302 <__sflush_r+0x1a>
 800d39e:	89a3      	ldrh	r3, [r4, #12]
 800d3a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3a4:	81a3      	strh	r3, [r4, #12]
 800d3a6:	e7ad      	b.n	800d304 <__sflush_r+0x1c>
 800d3a8:	690f      	ldr	r7, [r1, #16]
 800d3aa:	2f00      	cmp	r7, #0
 800d3ac:	d0a9      	beq.n	800d302 <__sflush_r+0x1a>
 800d3ae:	0793      	lsls	r3, r2, #30
 800d3b0:	680e      	ldr	r6, [r1, #0]
 800d3b2:	bf08      	it	eq
 800d3b4:	694b      	ldreq	r3, [r1, #20]
 800d3b6:	600f      	str	r7, [r1, #0]
 800d3b8:	bf18      	it	ne
 800d3ba:	2300      	movne	r3, #0
 800d3bc:	eba6 0807 	sub.w	r8, r6, r7
 800d3c0:	608b      	str	r3, [r1, #8]
 800d3c2:	f1b8 0f00 	cmp.w	r8, #0
 800d3c6:	dd9c      	ble.n	800d302 <__sflush_r+0x1a>
 800d3c8:	6a21      	ldr	r1, [r4, #32]
 800d3ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3cc:	4643      	mov	r3, r8
 800d3ce:	463a      	mov	r2, r7
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	47b0      	blx	r6
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	dc06      	bgt.n	800d3e6 <__sflush_r+0xfe>
 800d3d8:	89a3      	ldrh	r3, [r4, #12]
 800d3da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3de:	81a3      	strh	r3, [r4, #12]
 800d3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e4:	e78e      	b.n	800d304 <__sflush_r+0x1c>
 800d3e6:	4407      	add	r7, r0
 800d3e8:	eba8 0800 	sub.w	r8, r8, r0
 800d3ec:	e7e9      	b.n	800d3c2 <__sflush_r+0xda>
 800d3ee:	bf00      	nop
 800d3f0:	20400001 	.word	0x20400001

0800d3f4 <_fflush_r>:
 800d3f4:	b538      	push	{r3, r4, r5, lr}
 800d3f6:	690b      	ldr	r3, [r1, #16]
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	460c      	mov	r4, r1
 800d3fc:	b913      	cbnz	r3, 800d404 <_fflush_r+0x10>
 800d3fe:	2500      	movs	r5, #0
 800d400:	4628      	mov	r0, r5
 800d402:	bd38      	pop	{r3, r4, r5, pc}
 800d404:	b118      	cbz	r0, 800d40e <_fflush_r+0x1a>
 800d406:	6983      	ldr	r3, [r0, #24]
 800d408:	b90b      	cbnz	r3, 800d40e <_fflush_r+0x1a>
 800d40a:	f000 f887 	bl	800d51c <__sinit>
 800d40e:	4b14      	ldr	r3, [pc, #80]	; (800d460 <_fflush_r+0x6c>)
 800d410:	429c      	cmp	r4, r3
 800d412:	d11b      	bne.n	800d44c <_fflush_r+0x58>
 800d414:	686c      	ldr	r4, [r5, #4]
 800d416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d0ef      	beq.n	800d3fe <_fflush_r+0xa>
 800d41e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d420:	07d0      	lsls	r0, r2, #31
 800d422:	d404      	bmi.n	800d42e <_fflush_r+0x3a>
 800d424:	0599      	lsls	r1, r3, #22
 800d426:	d402      	bmi.n	800d42e <_fflush_r+0x3a>
 800d428:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d42a:	f000 f915 	bl	800d658 <__retarget_lock_acquire_recursive>
 800d42e:	4628      	mov	r0, r5
 800d430:	4621      	mov	r1, r4
 800d432:	f7ff ff59 	bl	800d2e8 <__sflush_r>
 800d436:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d438:	07da      	lsls	r2, r3, #31
 800d43a:	4605      	mov	r5, r0
 800d43c:	d4e0      	bmi.n	800d400 <_fflush_r+0xc>
 800d43e:	89a3      	ldrh	r3, [r4, #12]
 800d440:	059b      	lsls	r3, r3, #22
 800d442:	d4dd      	bmi.n	800d400 <_fflush_r+0xc>
 800d444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d446:	f000 f908 	bl	800d65a <__retarget_lock_release_recursive>
 800d44a:	e7d9      	b.n	800d400 <_fflush_r+0xc>
 800d44c:	4b05      	ldr	r3, [pc, #20]	; (800d464 <_fflush_r+0x70>)
 800d44e:	429c      	cmp	r4, r3
 800d450:	d101      	bne.n	800d456 <_fflush_r+0x62>
 800d452:	68ac      	ldr	r4, [r5, #8]
 800d454:	e7df      	b.n	800d416 <_fflush_r+0x22>
 800d456:	4b04      	ldr	r3, [pc, #16]	; (800d468 <_fflush_r+0x74>)
 800d458:	429c      	cmp	r4, r3
 800d45a:	bf08      	it	eq
 800d45c:	68ec      	ldreq	r4, [r5, #12]
 800d45e:	e7da      	b.n	800d416 <_fflush_r+0x22>
 800d460:	0800eb8c 	.word	0x0800eb8c
 800d464:	0800ebac 	.word	0x0800ebac
 800d468:	0800eb6c 	.word	0x0800eb6c

0800d46c <std>:
 800d46c:	2300      	movs	r3, #0
 800d46e:	b510      	push	{r4, lr}
 800d470:	4604      	mov	r4, r0
 800d472:	e9c0 3300 	strd	r3, r3, [r0]
 800d476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d47a:	6083      	str	r3, [r0, #8]
 800d47c:	8181      	strh	r1, [r0, #12]
 800d47e:	6643      	str	r3, [r0, #100]	; 0x64
 800d480:	81c2      	strh	r2, [r0, #14]
 800d482:	6183      	str	r3, [r0, #24]
 800d484:	4619      	mov	r1, r3
 800d486:	2208      	movs	r2, #8
 800d488:	305c      	adds	r0, #92	; 0x5c
 800d48a:	f7fd fb5b 	bl	800ab44 <memset>
 800d48e:	4b05      	ldr	r3, [pc, #20]	; (800d4a4 <std+0x38>)
 800d490:	6263      	str	r3, [r4, #36]	; 0x24
 800d492:	4b05      	ldr	r3, [pc, #20]	; (800d4a8 <std+0x3c>)
 800d494:	62a3      	str	r3, [r4, #40]	; 0x28
 800d496:	4b05      	ldr	r3, [pc, #20]	; (800d4ac <std+0x40>)
 800d498:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d49a:	4b05      	ldr	r3, [pc, #20]	; (800d4b0 <std+0x44>)
 800d49c:	6224      	str	r4, [r4, #32]
 800d49e:	6323      	str	r3, [r4, #48]	; 0x30
 800d4a0:	bd10      	pop	{r4, pc}
 800d4a2:	bf00      	nop
 800d4a4:	0800d7c1 	.word	0x0800d7c1
 800d4a8:	0800d7e3 	.word	0x0800d7e3
 800d4ac:	0800d81b 	.word	0x0800d81b
 800d4b0:	0800d83f 	.word	0x0800d83f

0800d4b4 <_cleanup_r>:
 800d4b4:	4901      	ldr	r1, [pc, #4]	; (800d4bc <_cleanup_r+0x8>)
 800d4b6:	f000 b8af 	b.w	800d618 <_fwalk_reent>
 800d4ba:	bf00      	nop
 800d4bc:	0800d3f5 	.word	0x0800d3f5

0800d4c0 <__sfmoreglue>:
 800d4c0:	b570      	push	{r4, r5, r6, lr}
 800d4c2:	2268      	movs	r2, #104	; 0x68
 800d4c4:	1e4d      	subs	r5, r1, #1
 800d4c6:	4355      	muls	r5, r2
 800d4c8:	460e      	mov	r6, r1
 800d4ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d4ce:	f7ff fa65 	bl	800c99c <_malloc_r>
 800d4d2:	4604      	mov	r4, r0
 800d4d4:	b140      	cbz	r0, 800d4e8 <__sfmoreglue+0x28>
 800d4d6:	2100      	movs	r1, #0
 800d4d8:	e9c0 1600 	strd	r1, r6, [r0]
 800d4dc:	300c      	adds	r0, #12
 800d4de:	60a0      	str	r0, [r4, #8]
 800d4e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d4e4:	f7fd fb2e 	bl	800ab44 <memset>
 800d4e8:	4620      	mov	r0, r4
 800d4ea:	bd70      	pop	{r4, r5, r6, pc}

0800d4ec <__sfp_lock_acquire>:
 800d4ec:	4801      	ldr	r0, [pc, #4]	; (800d4f4 <__sfp_lock_acquire+0x8>)
 800d4ee:	f000 b8b3 	b.w	800d658 <__retarget_lock_acquire_recursive>
 800d4f2:	bf00      	nop
 800d4f4:	20000711 	.word	0x20000711

0800d4f8 <__sfp_lock_release>:
 800d4f8:	4801      	ldr	r0, [pc, #4]	; (800d500 <__sfp_lock_release+0x8>)
 800d4fa:	f000 b8ae 	b.w	800d65a <__retarget_lock_release_recursive>
 800d4fe:	bf00      	nop
 800d500:	20000711 	.word	0x20000711

0800d504 <__sinit_lock_acquire>:
 800d504:	4801      	ldr	r0, [pc, #4]	; (800d50c <__sinit_lock_acquire+0x8>)
 800d506:	f000 b8a7 	b.w	800d658 <__retarget_lock_acquire_recursive>
 800d50a:	bf00      	nop
 800d50c:	20000712 	.word	0x20000712

0800d510 <__sinit_lock_release>:
 800d510:	4801      	ldr	r0, [pc, #4]	; (800d518 <__sinit_lock_release+0x8>)
 800d512:	f000 b8a2 	b.w	800d65a <__retarget_lock_release_recursive>
 800d516:	bf00      	nop
 800d518:	20000712 	.word	0x20000712

0800d51c <__sinit>:
 800d51c:	b510      	push	{r4, lr}
 800d51e:	4604      	mov	r4, r0
 800d520:	f7ff fff0 	bl	800d504 <__sinit_lock_acquire>
 800d524:	69a3      	ldr	r3, [r4, #24]
 800d526:	b11b      	cbz	r3, 800d530 <__sinit+0x14>
 800d528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d52c:	f7ff bff0 	b.w	800d510 <__sinit_lock_release>
 800d530:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d534:	6523      	str	r3, [r4, #80]	; 0x50
 800d536:	4b13      	ldr	r3, [pc, #76]	; (800d584 <__sinit+0x68>)
 800d538:	4a13      	ldr	r2, [pc, #76]	; (800d588 <__sinit+0x6c>)
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	62a2      	str	r2, [r4, #40]	; 0x28
 800d53e:	42a3      	cmp	r3, r4
 800d540:	bf04      	itt	eq
 800d542:	2301      	moveq	r3, #1
 800d544:	61a3      	streq	r3, [r4, #24]
 800d546:	4620      	mov	r0, r4
 800d548:	f000 f820 	bl	800d58c <__sfp>
 800d54c:	6060      	str	r0, [r4, #4]
 800d54e:	4620      	mov	r0, r4
 800d550:	f000 f81c 	bl	800d58c <__sfp>
 800d554:	60a0      	str	r0, [r4, #8]
 800d556:	4620      	mov	r0, r4
 800d558:	f000 f818 	bl	800d58c <__sfp>
 800d55c:	2200      	movs	r2, #0
 800d55e:	60e0      	str	r0, [r4, #12]
 800d560:	2104      	movs	r1, #4
 800d562:	6860      	ldr	r0, [r4, #4]
 800d564:	f7ff ff82 	bl	800d46c <std>
 800d568:	68a0      	ldr	r0, [r4, #8]
 800d56a:	2201      	movs	r2, #1
 800d56c:	2109      	movs	r1, #9
 800d56e:	f7ff ff7d 	bl	800d46c <std>
 800d572:	68e0      	ldr	r0, [r4, #12]
 800d574:	2202      	movs	r2, #2
 800d576:	2112      	movs	r1, #18
 800d578:	f7ff ff78 	bl	800d46c <std>
 800d57c:	2301      	movs	r3, #1
 800d57e:	61a3      	str	r3, [r4, #24]
 800d580:	e7d2      	b.n	800d528 <__sinit+0xc>
 800d582:	bf00      	nop
 800d584:	0800e7f0 	.word	0x0800e7f0
 800d588:	0800d4b5 	.word	0x0800d4b5

0800d58c <__sfp>:
 800d58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58e:	4607      	mov	r7, r0
 800d590:	f7ff ffac 	bl	800d4ec <__sfp_lock_acquire>
 800d594:	4b1e      	ldr	r3, [pc, #120]	; (800d610 <__sfp+0x84>)
 800d596:	681e      	ldr	r6, [r3, #0]
 800d598:	69b3      	ldr	r3, [r6, #24]
 800d59a:	b913      	cbnz	r3, 800d5a2 <__sfp+0x16>
 800d59c:	4630      	mov	r0, r6
 800d59e:	f7ff ffbd 	bl	800d51c <__sinit>
 800d5a2:	3648      	adds	r6, #72	; 0x48
 800d5a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d5a8:	3b01      	subs	r3, #1
 800d5aa:	d503      	bpl.n	800d5b4 <__sfp+0x28>
 800d5ac:	6833      	ldr	r3, [r6, #0]
 800d5ae:	b30b      	cbz	r3, 800d5f4 <__sfp+0x68>
 800d5b0:	6836      	ldr	r6, [r6, #0]
 800d5b2:	e7f7      	b.n	800d5a4 <__sfp+0x18>
 800d5b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d5b8:	b9d5      	cbnz	r5, 800d5f0 <__sfp+0x64>
 800d5ba:	4b16      	ldr	r3, [pc, #88]	; (800d614 <__sfp+0x88>)
 800d5bc:	60e3      	str	r3, [r4, #12]
 800d5be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d5c2:	6665      	str	r5, [r4, #100]	; 0x64
 800d5c4:	f000 f847 	bl	800d656 <__retarget_lock_init_recursive>
 800d5c8:	f7ff ff96 	bl	800d4f8 <__sfp_lock_release>
 800d5cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d5d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d5d4:	6025      	str	r5, [r4, #0]
 800d5d6:	61a5      	str	r5, [r4, #24]
 800d5d8:	2208      	movs	r2, #8
 800d5da:	4629      	mov	r1, r5
 800d5dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d5e0:	f7fd fab0 	bl	800ab44 <memset>
 800d5e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d5e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d5ec:	4620      	mov	r0, r4
 800d5ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5f0:	3468      	adds	r4, #104	; 0x68
 800d5f2:	e7d9      	b.n	800d5a8 <__sfp+0x1c>
 800d5f4:	2104      	movs	r1, #4
 800d5f6:	4638      	mov	r0, r7
 800d5f8:	f7ff ff62 	bl	800d4c0 <__sfmoreglue>
 800d5fc:	4604      	mov	r4, r0
 800d5fe:	6030      	str	r0, [r6, #0]
 800d600:	2800      	cmp	r0, #0
 800d602:	d1d5      	bne.n	800d5b0 <__sfp+0x24>
 800d604:	f7ff ff78 	bl	800d4f8 <__sfp_lock_release>
 800d608:	230c      	movs	r3, #12
 800d60a:	603b      	str	r3, [r7, #0]
 800d60c:	e7ee      	b.n	800d5ec <__sfp+0x60>
 800d60e:	bf00      	nop
 800d610:	0800e7f0 	.word	0x0800e7f0
 800d614:	ffff0001 	.word	0xffff0001

0800d618 <_fwalk_reent>:
 800d618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d61c:	4606      	mov	r6, r0
 800d61e:	4688      	mov	r8, r1
 800d620:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d624:	2700      	movs	r7, #0
 800d626:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d62a:	f1b9 0901 	subs.w	r9, r9, #1
 800d62e:	d505      	bpl.n	800d63c <_fwalk_reent+0x24>
 800d630:	6824      	ldr	r4, [r4, #0]
 800d632:	2c00      	cmp	r4, #0
 800d634:	d1f7      	bne.n	800d626 <_fwalk_reent+0xe>
 800d636:	4638      	mov	r0, r7
 800d638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d63c:	89ab      	ldrh	r3, [r5, #12]
 800d63e:	2b01      	cmp	r3, #1
 800d640:	d907      	bls.n	800d652 <_fwalk_reent+0x3a>
 800d642:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d646:	3301      	adds	r3, #1
 800d648:	d003      	beq.n	800d652 <_fwalk_reent+0x3a>
 800d64a:	4629      	mov	r1, r5
 800d64c:	4630      	mov	r0, r6
 800d64e:	47c0      	blx	r8
 800d650:	4307      	orrs	r7, r0
 800d652:	3568      	adds	r5, #104	; 0x68
 800d654:	e7e9      	b.n	800d62a <_fwalk_reent+0x12>

0800d656 <__retarget_lock_init_recursive>:
 800d656:	4770      	bx	lr

0800d658 <__retarget_lock_acquire_recursive>:
 800d658:	4770      	bx	lr

0800d65a <__retarget_lock_release_recursive>:
 800d65a:	4770      	bx	lr

0800d65c <__swhatbuf_r>:
 800d65c:	b570      	push	{r4, r5, r6, lr}
 800d65e:	460e      	mov	r6, r1
 800d660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d664:	2900      	cmp	r1, #0
 800d666:	b096      	sub	sp, #88	; 0x58
 800d668:	4614      	mov	r4, r2
 800d66a:	461d      	mov	r5, r3
 800d66c:	da08      	bge.n	800d680 <__swhatbuf_r+0x24>
 800d66e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d672:	2200      	movs	r2, #0
 800d674:	602a      	str	r2, [r5, #0]
 800d676:	061a      	lsls	r2, r3, #24
 800d678:	d410      	bmi.n	800d69c <__swhatbuf_r+0x40>
 800d67a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d67e:	e00e      	b.n	800d69e <__swhatbuf_r+0x42>
 800d680:	466a      	mov	r2, sp
 800d682:	f000 f903 	bl	800d88c <_fstat_r>
 800d686:	2800      	cmp	r0, #0
 800d688:	dbf1      	blt.n	800d66e <__swhatbuf_r+0x12>
 800d68a:	9a01      	ldr	r2, [sp, #4]
 800d68c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d690:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d694:	425a      	negs	r2, r3
 800d696:	415a      	adcs	r2, r3
 800d698:	602a      	str	r2, [r5, #0]
 800d69a:	e7ee      	b.n	800d67a <__swhatbuf_r+0x1e>
 800d69c:	2340      	movs	r3, #64	; 0x40
 800d69e:	2000      	movs	r0, #0
 800d6a0:	6023      	str	r3, [r4, #0]
 800d6a2:	b016      	add	sp, #88	; 0x58
 800d6a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d6a8 <__smakebuf_r>:
 800d6a8:	898b      	ldrh	r3, [r1, #12]
 800d6aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6ac:	079d      	lsls	r5, r3, #30
 800d6ae:	4606      	mov	r6, r0
 800d6b0:	460c      	mov	r4, r1
 800d6b2:	d507      	bpl.n	800d6c4 <__smakebuf_r+0x1c>
 800d6b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6b8:	6023      	str	r3, [r4, #0]
 800d6ba:	6123      	str	r3, [r4, #16]
 800d6bc:	2301      	movs	r3, #1
 800d6be:	6163      	str	r3, [r4, #20]
 800d6c0:	b002      	add	sp, #8
 800d6c2:	bd70      	pop	{r4, r5, r6, pc}
 800d6c4:	ab01      	add	r3, sp, #4
 800d6c6:	466a      	mov	r2, sp
 800d6c8:	f7ff ffc8 	bl	800d65c <__swhatbuf_r>
 800d6cc:	9900      	ldr	r1, [sp, #0]
 800d6ce:	4605      	mov	r5, r0
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f7ff f963 	bl	800c99c <_malloc_r>
 800d6d6:	b948      	cbnz	r0, 800d6ec <__smakebuf_r+0x44>
 800d6d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6dc:	059a      	lsls	r2, r3, #22
 800d6de:	d4ef      	bmi.n	800d6c0 <__smakebuf_r+0x18>
 800d6e0:	f023 0303 	bic.w	r3, r3, #3
 800d6e4:	f043 0302 	orr.w	r3, r3, #2
 800d6e8:	81a3      	strh	r3, [r4, #12]
 800d6ea:	e7e3      	b.n	800d6b4 <__smakebuf_r+0xc>
 800d6ec:	4b0d      	ldr	r3, [pc, #52]	; (800d724 <__smakebuf_r+0x7c>)
 800d6ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	6020      	str	r0, [r4, #0]
 800d6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6f8:	81a3      	strh	r3, [r4, #12]
 800d6fa:	9b00      	ldr	r3, [sp, #0]
 800d6fc:	6163      	str	r3, [r4, #20]
 800d6fe:	9b01      	ldr	r3, [sp, #4]
 800d700:	6120      	str	r0, [r4, #16]
 800d702:	b15b      	cbz	r3, 800d71c <__smakebuf_r+0x74>
 800d704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d708:	4630      	mov	r0, r6
 800d70a:	f000 f8d1 	bl	800d8b0 <_isatty_r>
 800d70e:	b128      	cbz	r0, 800d71c <__smakebuf_r+0x74>
 800d710:	89a3      	ldrh	r3, [r4, #12]
 800d712:	f023 0303 	bic.w	r3, r3, #3
 800d716:	f043 0301 	orr.w	r3, r3, #1
 800d71a:	81a3      	strh	r3, [r4, #12]
 800d71c:	89a0      	ldrh	r0, [r4, #12]
 800d71e:	4305      	orrs	r5, r0
 800d720:	81a5      	strh	r5, [r4, #12]
 800d722:	e7cd      	b.n	800d6c0 <__smakebuf_r+0x18>
 800d724:	0800d4b5 	.word	0x0800d4b5

0800d728 <_malloc_usable_size_r>:
 800d728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d72c:	1f18      	subs	r0, r3, #4
 800d72e:	2b00      	cmp	r3, #0
 800d730:	bfbc      	itt	lt
 800d732:	580b      	ldrlt	r3, [r1, r0]
 800d734:	18c0      	addlt	r0, r0, r3
 800d736:	4770      	bx	lr

0800d738 <_raise_r>:
 800d738:	291f      	cmp	r1, #31
 800d73a:	b538      	push	{r3, r4, r5, lr}
 800d73c:	4604      	mov	r4, r0
 800d73e:	460d      	mov	r5, r1
 800d740:	d904      	bls.n	800d74c <_raise_r+0x14>
 800d742:	2316      	movs	r3, #22
 800d744:	6003      	str	r3, [r0, #0]
 800d746:	f04f 30ff 	mov.w	r0, #4294967295
 800d74a:	bd38      	pop	{r3, r4, r5, pc}
 800d74c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d74e:	b112      	cbz	r2, 800d756 <_raise_r+0x1e>
 800d750:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d754:	b94b      	cbnz	r3, 800d76a <_raise_r+0x32>
 800d756:	4620      	mov	r0, r4
 800d758:	f000 f830 	bl	800d7bc <_getpid_r>
 800d75c:	462a      	mov	r2, r5
 800d75e:	4601      	mov	r1, r0
 800d760:	4620      	mov	r0, r4
 800d762:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d766:	f000 b817 	b.w	800d798 <_kill_r>
 800d76a:	2b01      	cmp	r3, #1
 800d76c:	d00a      	beq.n	800d784 <_raise_r+0x4c>
 800d76e:	1c59      	adds	r1, r3, #1
 800d770:	d103      	bne.n	800d77a <_raise_r+0x42>
 800d772:	2316      	movs	r3, #22
 800d774:	6003      	str	r3, [r0, #0]
 800d776:	2001      	movs	r0, #1
 800d778:	e7e7      	b.n	800d74a <_raise_r+0x12>
 800d77a:	2400      	movs	r4, #0
 800d77c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d780:	4628      	mov	r0, r5
 800d782:	4798      	blx	r3
 800d784:	2000      	movs	r0, #0
 800d786:	e7e0      	b.n	800d74a <_raise_r+0x12>

0800d788 <raise>:
 800d788:	4b02      	ldr	r3, [pc, #8]	; (800d794 <raise+0xc>)
 800d78a:	4601      	mov	r1, r0
 800d78c:	6818      	ldr	r0, [r3, #0]
 800d78e:	f7ff bfd3 	b.w	800d738 <_raise_r>
 800d792:	bf00      	nop
 800d794:	2000000c 	.word	0x2000000c

0800d798 <_kill_r>:
 800d798:	b538      	push	{r3, r4, r5, lr}
 800d79a:	4d07      	ldr	r5, [pc, #28]	; (800d7b8 <_kill_r+0x20>)
 800d79c:	2300      	movs	r3, #0
 800d79e:	4604      	mov	r4, r0
 800d7a0:	4608      	mov	r0, r1
 800d7a2:	4611      	mov	r1, r2
 800d7a4:	602b      	str	r3, [r5, #0]
 800d7a6:	f7f5 fe7b 	bl	80034a0 <_kill>
 800d7aa:	1c43      	adds	r3, r0, #1
 800d7ac:	d102      	bne.n	800d7b4 <_kill_r+0x1c>
 800d7ae:	682b      	ldr	r3, [r5, #0]
 800d7b0:	b103      	cbz	r3, 800d7b4 <_kill_r+0x1c>
 800d7b2:	6023      	str	r3, [r4, #0]
 800d7b4:	bd38      	pop	{r3, r4, r5, pc}
 800d7b6:	bf00      	nop
 800d7b8:	2000070c 	.word	0x2000070c

0800d7bc <_getpid_r>:
 800d7bc:	f7f5 be68 	b.w	8003490 <_getpid>

0800d7c0 <__sread>:
 800d7c0:	b510      	push	{r4, lr}
 800d7c2:	460c      	mov	r4, r1
 800d7c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7c8:	f000 f894 	bl	800d8f4 <_read_r>
 800d7cc:	2800      	cmp	r0, #0
 800d7ce:	bfab      	itete	ge
 800d7d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7d2:	89a3      	ldrhlt	r3, [r4, #12]
 800d7d4:	181b      	addge	r3, r3, r0
 800d7d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d7da:	bfac      	ite	ge
 800d7dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800d7de:	81a3      	strhlt	r3, [r4, #12]
 800d7e0:	bd10      	pop	{r4, pc}

0800d7e2 <__swrite>:
 800d7e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e6:	461f      	mov	r7, r3
 800d7e8:	898b      	ldrh	r3, [r1, #12]
 800d7ea:	05db      	lsls	r3, r3, #23
 800d7ec:	4605      	mov	r5, r0
 800d7ee:	460c      	mov	r4, r1
 800d7f0:	4616      	mov	r6, r2
 800d7f2:	d505      	bpl.n	800d800 <__swrite+0x1e>
 800d7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7f8:	2302      	movs	r3, #2
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f000 f868 	bl	800d8d0 <_lseek_r>
 800d800:	89a3      	ldrh	r3, [r4, #12]
 800d802:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d806:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d80a:	81a3      	strh	r3, [r4, #12]
 800d80c:	4632      	mov	r2, r6
 800d80e:	463b      	mov	r3, r7
 800d810:	4628      	mov	r0, r5
 800d812:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d816:	f000 b817 	b.w	800d848 <_write_r>

0800d81a <__sseek>:
 800d81a:	b510      	push	{r4, lr}
 800d81c:	460c      	mov	r4, r1
 800d81e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d822:	f000 f855 	bl	800d8d0 <_lseek_r>
 800d826:	1c43      	adds	r3, r0, #1
 800d828:	89a3      	ldrh	r3, [r4, #12]
 800d82a:	bf15      	itete	ne
 800d82c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d82e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d832:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d836:	81a3      	strheq	r3, [r4, #12]
 800d838:	bf18      	it	ne
 800d83a:	81a3      	strhne	r3, [r4, #12]
 800d83c:	bd10      	pop	{r4, pc}

0800d83e <__sclose>:
 800d83e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d842:	f000 b813 	b.w	800d86c <_close_r>
	...

0800d848 <_write_r>:
 800d848:	b538      	push	{r3, r4, r5, lr}
 800d84a:	4d07      	ldr	r5, [pc, #28]	; (800d868 <_write_r+0x20>)
 800d84c:	4604      	mov	r4, r0
 800d84e:	4608      	mov	r0, r1
 800d850:	4611      	mov	r1, r2
 800d852:	2200      	movs	r2, #0
 800d854:	602a      	str	r2, [r5, #0]
 800d856:	461a      	mov	r2, r3
 800d858:	f7f5 fe59 	bl	800350e <_write>
 800d85c:	1c43      	adds	r3, r0, #1
 800d85e:	d102      	bne.n	800d866 <_write_r+0x1e>
 800d860:	682b      	ldr	r3, [r5, #0]
 800d862:	b103      	cbz	r3, 800d866 <_write_r+0x1e>
 800d864:	6023      	str	r3, [r4, #0]
 800d866:	bd38      	pop	{r3, r4, r5, pc}
 800d868:	2000070c 	.word	0x2000070c

0800d86c <_close_r>:
 800d86c:	b538      	push	{r3, r4, r5, lr}
 800d86e:	4d06      	ldr	r5, [pc, #24]	; (800d888 <_close_r+0x1c>)
 800d870:	2300      	movs	r3, #0
 800d872:	4604      	mov	r4, r0
 800d874:	4608      	mov	r0, r1
 800d876:	602b      	str	r3, [r5, #0]
 800d878:	f7f5 fe65 	bl	8003546 <_close>
 800d87c:	1c43      	adds	r3, r0, #1
 800d87e:	d102      	bne.n	800d886 <_close_r+0x1a>
 800d880:	682b      	ldr	r3, [r5, #0]
 800d882:	b103      	cbz	r3, 800d886 <_close_r+0x1a>
 800d884:	6023      	str	r3, [r4, #0]
 800d886:	bd38      	pop	{r3, r4, r5, pc}
 800d888:	2000070c 	.word	0x2000070c

0800d88c <_fstat_r>:
 800d88c:	b538      	push	{r3, r4, r5, lr}
 800d88e:	4d07      	ldr	r5, [pc, #28]	; (800d8ac <_fstat_r+0x20>)
 800d890:	2300      	movs	r3, #0
 800d892:	4604      	mov	r4, r0
 800d894:	4608      	mov	r0, r1
 800d896:	4611      	mov	r1, r2
 800d898:	602b      	str	r3, [r5, #0]
 800d89a:	f7f5 fe60 	bl	800355e <_fstat>
 800d89e:	1c43      	adds	r3, r0, #1
 800d8a0:	d102      	bne.n	800d8a8 <_fstat_r+0x1c>
 800d8a2:	682b      	ldr	r3, [r5, #0]
 800d8a4:	b103      	cbz	r3, 800d8a8 <_fstat_r+0x1c>
 800d8a6:	6023      	str	r3, [r4, #0]
 800d8a8:	bd38      	pop	{r3, r4, r5, pc}
 800d8aa:	bf00      	nop
 800d8ac:	2000070c 	.word	0x2000070c

0800d8b0 <_isatty_r>:
 800d8b0:	b538      	push	{r3, r4, r5, lr}
 800d8b2:	4d06      	ldr	r5, [pc, #24]	; (800d8cc <_isatty_r+0x1c>)
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	4604      	mov	r4, r0
 800d8b8:	4608      	mov	r0, r1
 800d8ba:	602b      	str	r3, [r5, #0]
 800d8bc:	f7f5 fe5f 	bl	800357e <_isatty>
 800d8c0:	1c43      	adds	r3, r0, #1
 800d8c2:	d102      	bne.n	800d8ca <_isatty_r+0x1a>
 800d8c4:	682b      	ldr	r3, [r5, #0]
 800d8c6:	b103      	cbz	r3, 800d8ca <_isatty_r+0x1a>
 800d8c8:	6023      	str	r3, [r4, #0]
 800d8ca:	bd38      	pop	{r3, r4, r5, pc}
 800d8cc:	2000070c 	.word	0x2000070c

0800d8d0 <_lseek_r>:
 800d8d0:	b538      	push	{r3, r4, r5, lr}
 800d8d2:	4d07      	ldr	r5, [pc, #28]	; (800d8f0 <_lseek_r+0x20>)
 800d8d4:	4604      	mov	r4, r0
 800d8d6:	4608      	mov	r0, r1
 800d8d8:	4611      	mov	r1, r2
 800d8da:	2200      	movs	r2, #0
 800d8dc:	602a      	str	r2, [r5, #0]
 800d8de:	461a      	mov	r2, r3
 800d8e0:	f7f5 fe58 	bl	8003594 <_lseek>
 800d8e4:	1c43      	adds	r3, r0, #1
 800d8e6:	d102      	bne.n	800d8ee <_lseek_r+0x1e>
 800d8e8:	682b      	ldr	r3, [r5, #0]
 800d8ea:	b103      	cbz	r3, 800d8ee <_lseek_r+0x1e>
 800d8ec:	6023      	str	r3, [r4, #0]
 800d8ee:	bd38      	pop	{r3, r4, r5, pc}
 800d8f0:	2000070c 	.word	0x2000070c

0800d8f4 <_read_r>:
 800d8f4:	b538      	push	{r3, r4, r5, lr}
 800d8f6:	4d07      	ldr	r5, [pc, #28]	; (800d914 <_read_r+0x20>)
 800d8f8:	4604      	mov	r4, r0
 800d8fa:	4608      	mov	r0, r1
 800d8fc:	4611      	mov	r1, r2
 800d8fe:	2200      	movs	r2, #0
 800d900:	602a      	str	r2, [r5, #0]
 800d902:	461a      	mov	r2, r3
 800d904:	f7f5 fde6 	bl	80034d4 <_read>
 800d908:	1c43      	adds	r3, r0, #1
 800d90a:	d102      	bne.n	800d912 <_read_r+0x1e>
 800d90c:	682b      	ldr	r3, [r5, #0]
 800d90e:	b103      	cbz	r3, 800d912 <_read_r+0x1e>
 800d910:	6023      	str	r3, [r4, #0]
 800d912:	bd38      	pop	{r3, r4, r5, pc}
 800d914:	2000070c 	.word	0x2000070c

0800d918 <cosf>:
 800d918:	ee10 3a10 	vmov	r3, s0
 800d91c:	b507      	push	{r0, r1, r2, lr}
 800d91e:	4a1e      	ldr	r2, [pc, #120]	; (800d998 <cosf+0x80>)
 800d920:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d924:	4293      	cmp	r3, r2
 800d926:	dc06      	bgt.n	800d936 <cosf+0x1e>
 800d928:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800d99c <cosf+0x84>
 800d92c:	b003      	add	sp, #12
 800d92e:	f85d eb04 	ldr.w	lr, [sp], #4
 800d932:	f000 bacd 	b.w	800ded0 <__kernel_cosf>
 800d936:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d93a:	db04      	blt.n	800d946 <cosf+0x2e>
 800d93c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d940:	b003      	add	sp, #12
 800d942:	f85d fb04 	ldr.w	pc, [sp], #4
 800d946:	4668      	mov	r0, sp
 800d948:	f000 f982 	bl	800dc50 <__ieee754_rem_pio2f>
 800d94c:	f000 0003 	and.w	r0, r0, #3
 800d950:	2801      	cmp	r0, #1
 800d952:	d009      	beq.n	800d968 <cosf+0x50>
 800d954:	2802      	cmp	r0, #2
 800d956:	d010      	beq.n	800d97a <cosf+0x62>
 800d958:	b9b0      	cbnz	r0, 800d988 <cosf+0x70>
 800d95a:	eddd 0a01 	vldr	s1, [sp, #4]
 800d95e:	ed9d 0a00 	vldr	s0, [sp]
 800d962:	f000 fab5 	bl	800ded0 <__kernel_cosf>
 800d966:	e7eb      	b.n	800d940 <cosf+0x28>
 800d968:	eddd 0a01 	vldr	s1, [sp, #4]
 800d96c:	ed9d 0a00 	vldr	s0, [sp]
 800d970:	f000 fd84 	bl	800e47c <__kernel_sinf>
 800d974:	eeb1 0a40 	vneg.f32	s0, s0
 800d978:	e7e2      	b.n	800d940 <cosf+0x28>
 800d97a:	eddd 0a01 	vldr	s1, [sp, #4]
 800d97e:	ed9d 0a00 	vldr	s0, [sp]
 800d982:	f000 faa5 	bl	800ded0 <__kernel_cosf>
 800d986:	e7f5      	b.n	800d974 <cosf+0x5c>
 800d988:	eddd 0a01 	vldr	s1, [sp, #4]
 800d98c:	ed9d 0a00 	vldr	s0, [sp]
 800d990:	2001      	movs	r0, #1
 800d992:	f000 fd73 	bl	800e47c <__kernel_sinf>
 800d996:	e7d3      	b.n	800d940 <cosf+0x28>
 800d998:	3f490fd8 	.word	0x3f490fd8
 800d99c:	00000000 	.word	0x00000000

0800d9a0 <fmaxf>:
 800d9a0:	b508      	push	{r3, lr}
 800d9a2:	ed2d 8b02 	vpush	{d8}
 800d9a6:	eeb0 8a40 	vmov.f32	s16, s0
 800d9aa:	eef0 8a60 	vmov.f32	s17, s1
 800d9ae:	f000 f82d 	bl	800da0c <__fpclassifyf>
 800d9b2:	b148      	cbz	r0, 800d9c8 <fmaxf+0x28>
 800d9b4:	eeb0 0a68 	vmov.f32	s0, s17
 800d9b8:	f000 f828 	bl	800da0c <__fpclassifyf>
 800d9bc:	b130      	cbz	r0, 800d9cc <fmaxf+0x2c>
 800d9be:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d9c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c6:	dc01      	bgt.n	800d9cc <fmaxf+0x2c>
 800d9c8:	eeb0 8a68 	vmov.f32	s16, s17
 800d9cc:	eeb0 0a48 	vmov.f32	s0, s16
 800d9d0:	ecbd 8b02 	vpop	{d8}
 800d9d4:	bd08      	pop	{r3, pc}

0800d9d6 <fminf>:
 800d9d6:	b508      	push	{r3, lr}
 800d9d8:	ed2d 8b02 	vpush	{d8}
 800d9dc:	eeb0 8a40 	vmov.f32	s16, s0
 800d9e0:	eef0 8a60 	vmov.f32	s17, s1
 800d9e4:	f000 f812 	bl	800da0c <__fpclassifyf>
 800d9e8:	b148      	cbz	r0, 800d9fe <fminf+0x28>
 800d9ea:	eeb0 0a68 	vmov.f32	s0, s17
 800d9ee:	f000 f80d 	bl	800da0c <__fpclassifyf>
 800d9f2:	b130      	cbz	r0, 800da02 <fminf+0x2c>
 800d9f4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d9f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9fc:	d401      	bmi.n	800da02 <fminf+0x2c>
 800d9fe:	eeb0 8a68 	vmov.f32	s16, s17
 800da02:	eeb0 0a48 	vmov.f32	s0, s16
 800da06:	ecbd 8b02 	vpop	{d8}
 800da0a:	bd08      	pop	{r3, pc}

0800da0c <__fpclassifyf>:
 800da0c:	ee10 3a10 	vmov	r3, s0
 800da10:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800da14:	d00d      	beq.n	800da32 <__fpclassifyf+0x26>
 800da16:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800da1a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800da1e:	d30a      	bcc.n	800da36 <__fpclassifyf+0x2a>
 800da20:	4b07      	ldr	r3, [pc, #28]	; (800da40 <__fpclassifyf+0x34>)
 800da22:	1e42      	subs	r2, r0, #1
 800da24:	429a      	cmp	r2, r3
 800da26:	d908      	bls.n	800da3a <__fpclassifyf+0x2e>
 800da28:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800da2c:	4258      	negs	r0, r3
 800da2e:	4158      	adcs	r0, r3
 800da30:	4770      	bx	lr
 800da32:	2002      	movs	r0, #2
 800da34:	4770      	bx	lr
 800da36:	2004      	movs	r0, #4
 800da38:	4770      	bx	lr
 800da3a:	2003      	movs	r0, #3
 800da3c:	4770      	bx	lr
 800da3e:	bf00      	nop
 800da40:	007ffffe 	.word	0x007ffffe

0800da44 <sinf>:
 800da44:	ee10 3a10 	vmov	r3, s0
 800da48:	b507      	push	{r0, r1, r2, lr}
 800da4a:	4a1f      	ldr	r2, [pc, #124]	; (800dac8 <sinf+0x84>)
 800da4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da50:	4293      	cmp	r3, r2
 800da52:	dc07      	bgt.n	800da64 <sinf+0x20>
 800da54:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800dacc <sinf+0x88>
 800da58:	2000      	movs	r0, #0
 800da5a:	b003      	add	sp, #12
 800da5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800da60:	f000 bd0c 	b.w	800e47c <__kernel_sinf>
 800da64:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800da68:	db04      	blt.n	800da74 <sinf+0x30>
 800da6a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800da6e:	b003      	add	sp, #12
 800da70:	f85d fb04 	ldr.w	pc, [sp], #4
 800da74:	4668      	mov	r0, sp
 800da76:	f000 f8eb 	bl	800dc50 <__ieee754_rem_pio2f>
 800da7a:	f000 0003 	and.w	r0, r0, #3
 800da7e:	2801      	cmp	r0, #1
 800da80:	d00a      	beq.n	800da98 <sinf+0x54>
 800da82:	2802      	cmp	r0, #2
 800da84:	d00f      	beq.n	800daa6 <sinf+0x62>
 800da86:	b9c0      	cbnz	r0, 800daba <sinf+0x76>
 800da88:	eddd 0a01 	vldr	s1, [sp, #4]
 800da8c:	ed9d 0a00 	vldr	s0, [sp]
 800da90:	2001      	movs	r0, #1
 800da92:	f000 fcf3 	bl	800e47c <__kernel_sinf>
 800da96:	e7ea      	b.n	800da6e <sinf+0x2a>
 800da98:	eddd 0a01 	vldr	s1, [sp, #4]
 800da9c:	ed9d 0a00 	vldr	s0, [sp]
 800daa0:	f000 fa16 	bl	800ded0 <__kernel_cosf>
 800daa4:	e7e3      	b.n	800da6e <sinf+0x2a>
 800daa6:	eddd 0a01 	vldr	s1, [sp, #4]
 800daaa:	ed9d 0a00 	vldr	s0, [sp]
 800daae:	2001      	movs	r0, #1
 800dab0:	f000 fce4 	bl	800e47c <__kernel_sinf>
 800dab4:	eeb1 0a40 	vneg.f32	s0, s0
 800dab8:	e7d9      	b.n	800da6e <sinf+0x2a>
 800daba:	eddd 0a01 	vldr	s1, [sp, #4]
 800dabe:	ed9d 0a00 	vldr	s0, [sp]
 800dac2:	f000 fa05 	bl	800ded0 <__kernel_cosf>
 800dac6:	e7f5      	b.n	800dab4 <sinf+0x70>
 800dac8:	3f490fd8 	.word	0x3f490fd8
 800dacc:	00000000 	.word	0x00000000

0800dad0 <fmodf>:
 800dad0:	b508      	push	{r3, lr}
 800dad2:	ed2d 8b02 	vpush	{d8}
 800dad6:	eef0 8a40 	vmov.f32	s17, s0
 800dada:	eeb0 8a60 	vmov.f32	s16, s1
 800dade:	f000 f835 	bl	800db4c <__ieee754_fmodf>
 800dae2:	eef4 8a48 	vcmp.f32	s17, s16
 800dae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daea:	d60c      	bvs.n	800db06 <fmodf+0x36>
 800daec:	eddf 8a07 	vldr	s17, [pc, #28]	; 800db0c <fmodf+0x3c>
 800daf0:	eeb4 8a68 	vcmp.f32	s16, s17
 800daf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daf8:	d105      	bne.n	800db06 <fmodf+0x36>
 800dafa:	f7fc fff9 	bl	800aaf0 <__errno>
 800dafe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800db02:	2321      	movs	r3, #33	; 0x21
 800db04:	6003      	str	r3, [r0, #0]
 800db06:	ecbd 8b02 	vpop	{d8}
 800db0a:	bd08      	pop	{r3, pc}
 800db0c:	00000000 	.word	0x00000000

0800db10 <sqrtf>:
 800db10:	b508      	push	{r3, lr}
 800db12:	ed2d 8b02 	vpush	{d8}
 800db16:	eeb0 8a40 	vmov.f32	s16, s0
 800db1a:	f000 f9d5 	bl	800dec8 <__ieee754_sqrtf>
 800db1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800db22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db26:	d60c      	bvs.n	800db42 <sqrtf+0x32>
 800db28:	eddf 8a07 	vldr	s17, [pc, #28]	; 800db48 <sqrtf+0x38>
 800db2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800db30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db34:	d505      	bpl.n	800db42 <sqrtf+0x32>
 800db36:	f7fc ffdb 	bl	800aaf0 <__errno>
 800db3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800db3e:	2321      	movs	r3, #33	; 0x21
 800db40:	6003      	str	r3, [r0, #0]
 800db42:	ecbd 8b02 	vpop	{d8}
 800db46:	bd08      	pop	{r3, pc}
 800db48:	00000000 	.word	0x00000000

0800db4c <__ieee754_fmodf>:
 800db4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db4e:	ee10 5a90 	vmov	r5, s1
 800db52:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800db56:	d009      	beq.n	800db6c <__ieee754_fmodf+0x20>
 800db58:	ee10 2a10 	vmov	r2, s0
 800db5c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800db60:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800db64:	da02      	bge.n	800db6c <__ieee754_fmodf+0x20>
 800db66:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800db6a:	dd04      	ble.n	800db76 <__ieee754_fmodf+0x2a>
 800db6c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800db70:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800db74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db76:	42a3      	cmp	r3, r4
 800db78:	dbfc      	blt.n	800db74 <__ieee754_fmodf+0x28>
 800db7a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800db7e:	d105      	bne.n	800db8c <__ieee754_fmodf+0x40>
 800db80:	4b32      	ldr	r3, [pc, #200]	; (800dc4c <__ieee754_fmodf+0x100>)
 800db82:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800db86:	ed93 0a00 	vldr	s0, [r3]
 800db8a:	e7f3      	b.n	800db74 <__ieee754_fmodf+0x28>
 800db8c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800db90:	d13f      	bne.n	800dc12 <__ieee754_fmodf+0xc6>
 800db92:	0219      	lsls	r1, r3, #8
 800db94:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800db98:	2900      	cmp	r1, #0
 800db9a:	dc37      	bgt.n	800dc0c <__ieee754_fmodf+0xc0>
 800db9c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800dba0:	d13d      	bne.n	800dc1e <__ieee754_fmodf+0xd2>
 800dba2:	0227      	lsls	r7, r4, #8
 800dba4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800dba8:	2f00      	cmp	r7, #0
 800dbaa:	da35      	bge.n	800dc18 <__ieee754_fmodf+0xcc>
 800dbac:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800dbb0:	bfbb      	ittet	lt
 800dbb2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800dbb6:	1a12      	sublt	r2, r2, r0
 800dbb8:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800dbbc:	4093      	lsllt	r3, r2
 800dbbe:	bfa8      	it	ge
 800dbc0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800dbc4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800dbc8:	bfb5      	itete	lt
 800dbca:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800dbce:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800dbd2:	1a52      	sublt	r2, r2, r1
 800dbd4:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800dbd8:	bfb8      	it	lt
 800dbda:	4094      	lsllt	r4, r2
 800dbdc:	1a40      	subs	r0, r0, r1
 800dbde:	1b1a      	subs	r2, r3, r4
 800dbe0:	bb00      	cbnz	r0, 800dc24 <__ieee754_fmodf+0xd8>
 800dbe2:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800dbe6:	bf38      	it	cc
 800dbe8:	4613      	movcc	r3, r2
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d0c8      	beq.n	800db80 <__ieee754_fmodf+0x34>
 800dbee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800dbf2:	db1f      	blt.n	800dc34 <__ieee754_fmodf+0xe8>
 800dbf4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800dbf8:	db1f      	blt.n	800dc3a <__ieee754_fmodf+0xee>
 800dbfa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800dbfe:	317f      	adds	r1, #127	; 0x7f
 800dc00:	4333      	orrs	r3, r6
 800dc02:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800dc06:	ee00 3a10 	vmov	s0, r3
 800dc0a:	e7b3      	b.n	800db74 <__ieee754_fmodf+0x28>
 800dc0c:	3801      	subs	r0, #1
 800dc0e:	0049      	lsls	r1, r1, #1
 800dc10:	e7c2      	b.n	800db98 <__ieee754_fmodf+0x4c>
 800dc12:	15d8      	asrs	r0, r3, #23
 800dc14:	387f      	subs	r0, #127	; 0x7f
 800dc16:	e7c1      	b.n	800db9c <__ieee754_fmodf+0x50>
 800dc18:	3901      	subs	r1, #1
 800dc1a:	007f      	lsls	r7, r7, #1
 800dc1c:	e7c4      	b.n	800dba8 <__ieee754_fmodf+0x5c>
 800dc1e:	15e1      	asrs	r1, r4, #23
 800dc20:	397f      	subs	r1, #127	; 0x7f
 800dc22:	e7c3      	b.n	800dbac <__ieee754_fmodf+0x60>
 800dc24:	2a00      	cmp	r2, #0
 800dc26:	da02      	bge.n	800dc2e <__ieee754_fmodf+0xe2>
 800dc28:	005b      	lsls	r3, r3, #1
 800dc2a:	3801      	subs	r0, #1
 800dc2c:	e7d7      	b.n	800dbde <__ieee754_fmodf+0x92>
 800dc2e:	d0a7      	beq.n	800db80 <__ieee754_fmodf+0x34>
 800dc30:	0053      	lsls	r3, r2, #1
 800dc32:	e7fa      	b.n	800dc2a <__ieee754_fmodf+0xde>
 800dc34:	005b      	lsls	r3, r3, #1
 800dc36:	3901      	subs	r1, #1
 800dc38:	e7d9      	b.n	800dbee <__ieee754_fmodf+0xa2>
 800dc3a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800dc3e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800dc42:	3182      	adds	r1, #130	; 0x82
 800dc44:	410b      	asrs	r3, r1
 800dc46:	4333      	orrs	r3, r6
 800dc48:	e7dd      	b.n	800dc06 <__ieee754_fmodf+0xba>
 800dc4a:	bf00      	nop
 800dc4c:	0800ebcc 	.word	0x0800ebcc

0800dc50 <__ieee754_rem_pio2f>:
 800dc50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc52:	ee10 6a10 	vmov	r6, s0
 800dc56:	4b8e      	ldr	r3, [pc, #568]	; (800de90 <__ieee754_rem_pio2f+0x240>)
 800dc58:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800dc5c:	429d      	cmp	r5, r3
 800dc5e:	b087      	sub	sp, #28
 800dc60:	eef0 7a40 	vmov.f32	s15, s0
 800dc64:	4604      	mov	r4, r0
 800dc66:	dc05      	bgt.n	800dc74 <__ieee754_rem_pio2f+0x24>
 800dc68:	2300      	movs	r3, #0
 800dc6a:	ed80 0a00 	vstr	s0, [r0]
 800dc6e:	6043      	str	r3, [r0, #4]
 800dc70:	2000      	movs	r0, #0
 800dc72:	e01a      	b.n	800dcaa <__ieee754_rem_pio2f+0x5a>
 800dc74:	4b87      	ldr	r3, [pc, #540]	; (800de94 <__ieee754_rem_pio2f+0x244>)
 800dc76:	429d      	cmp	r5, r3
 800dc78:	dc46      	bgt.n	800dd08 <__ieee754_rem_pio2f+0xb8>
 800dc7a:	2e00      	cmp	r6, #0
 800dc7c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800de98 <__ieee754_rem_pio2f+0x248>
 800dc80:	4b86      	ldr	r3, [pc, #536]	; (800de9c <__ieee754_rem_pio2f+0x24c>)
 800dc82:	f025 050f 	bic.w	r5, r5, #15
 800dc86:	dd1f      	ble.n	800dcc8 <__ieee754_rem_pio2f+0x78>
 800dc88:	429d      	cmp	r5, r3
 800dc8a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dc8e:	d00e      	beq.n	800dcae <__ieee754_rem_pio2f+0x5e>
 800dc90:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800dea0 <__ieee754_rem_pio2f+0x250>
 800dc94:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800dc98:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dc9c:	ed80 0a00 	vstr	s0, [r0]
 800dca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dca4:	2001      	movs	r0, #1
 800dca6:	edc4 7a01 	vstr	s15, [r4, #4]
 800dcaa:	b007      	add	sp, #28
 800dcac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcae:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800dea4 <__ieee754_rem_pio2f+0x254>
 800dcb2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800dea8 <__ieee754_rem_pio2f+0x258>
 800dcb6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dcba:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800dcbe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800dcc2:	edc0 6a00 	vstr	s13, [r0]
 800dcc6:	e7eb      	b.n	800dca0 <__ieee754_rem_pio2f+0x50>
 800dcc8:	429d      	cmp	r5, r3
 800dcca:	ee77 7a80 	vadd.f32	s15, s15, s0
 800dcce:	d00e      	beq.n	800dcee <__ieee754_rem_pio2f+0x9e>
 800dcd0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800dea0 <__ieee754_rem_pio2f+0x250>
 800dcd4:	ee37 0a87 	vadd.f32	s0, s15, s14
 800dcd8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dcdc:	ed80 0a00 	vstr	s0, [r0]
 800dce0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dce4:	f04f 30ff 	mov.w	r0, #4294967295
 800dce8:	edc4 7a01 	vstr	s15, [r4, #4]
 800dcec:	e7dd      	b.n	800dcaa <__ieee754_rem_pio2f+0x5a>
 800dcee:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800dea4 <__ieee754_rem_pio2f+0x254>
 800dcf2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800dea8 <__ieee754_rem_pio2f+0x258>
 800dcf6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800dcfa:	ee77 6a87 	vadd.f32	s13, s15, s14
 800dcfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800dd02:	edc0 6a00 	vstr	s13, [r0]
 800dd06:	e7eb      	b.n	800dce0 <__ieee754_rem_pio2f+0x90>
 800dd08:	4b68      	ldr	r3, [pc, #416]	; (800deac <__ieee754_rem_pio2f+0x25c>)
 800dd0a:	429d      	cmp	r5, r3
 800dd0c:	dc72      	bgt.n	800ddf4 <__ieee754_rem_pio2f+0x1a4>
 800dd0e:	f000 fbfd 	bl	800e50c <fabsf>
 800dd12:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800deb0 <__ieee754_rem_pio2f+0x260>
 800dd16:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800dd1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dd1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dd26:	ee17 0a90 	vmov	r0, s15
 800dd2a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800de98 <__ieee754_rem_pio2f+0x248>
 800dd2e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800dd32:	281f      	cmp	r0, #31
 800dd34:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800dea0 <__ieee754_rem_pio2f+0x250>
 800dd38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd3c:	eeb1 6a47 	vneg.f32	s12, s14
 800dd40:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dd44:	ee16 2a90 	vmov	r2, s13
 800dd48:	dc1c      	bgt.n	800dd84 <__ieee754_rem_pio2f+0x134>
 800dd4a:	495a      	ldr	r1, [pc, #360]	; (800deb4 <__ieee754_rem_pio2f+0x264>)
 800dd4c:	1e47      	subs	r7, r0, #1
 800dd4e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800dd52:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800dd56:	428b      	cmp	r3, r1
 800dd58:	d014      	beq.n	800dd84 <__ieee754_rem_pio2f+0x134>
 800dd5a:	6022      	str	r2, [r4, #0]
 800dd5c:	ed94 7a00 	vldr	s14, [r4]
 800dd60:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dd64:	2e00      	cmp	r6, #0
 800dd66:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dd6a:	ed84 0a01 	vstr	s0, [r4, #4]
 800dd6e:	da9c      	bge.n	800dcaa <__ieee754_rem_pio2f+0x5a>
 800dd70:	eeb1 7a47 	vneg.f32	s14, s14
 800dd74:	eeb1 0a40 	vneg.f32	s0, s0
 800dd78:	ed84 7a00 	vstr	s14, [r4]
 800dd7c:	ed84 0a01 	vstr	s0, [r4, #4]
 800dd80:	4240      	negs	r0, r0
 800dd82:	e792      	b.n	800dcaa <__ieee754_rem_pio2f+0x5a>
 800dd84:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800dd88:	15eb      	asrs	r3, r5, #23
 800dd8a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800dd8e:	2d08      	cmp	r5, #8
 800dd90:	dde3      	ble.n	800dd5a <__ieee754_rem_pio2f+0x10a>
 800dd92:	eddf 7a44 	vldr	s15, [pc, #272]	; 800dea4 <__ieee754_rem_pio2f+0x254>
 800dd96:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dea8 <__ieee754_rem_pio2f+0x258>
 800dd9a:	eef0 6a40 	vmov.f32	s13, s0
 800dd9e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800dda2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800dda6:	eea6 0a27 	vfma.f32	s0, s12, s15
 800ddaa:	eef0 7a40 	vmov.f32	s15, s0
 800ddae:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ddb2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ddb6:	ee15 2a90 	vmov	r2, s11
 800ddba:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ddbe:	1a5b      	subs	r3, r3, r1
 800ddc0:	2b19      	cmp	r3, #25
 800ddc2:	dc04      	bgt.n	800ddce <__ieee754_rem_pio2f+0x17e>
 800ddc4:	edc4 5a00 	vstr	s11, [r4]
 800ddc8:	eeb0 0a66 	vmov.f32	s0, s13
 800ddcc:	e7c6      	b.n	800dd5c <__ieee754_rem_pio2f+0x10c>
 800ddce:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800deb8 <__ieee754_rem_pio2f+0x268>
 800ddd2:	eeb0 0a66 	vmov.f32	s0, s13
 800ddd6:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ddda:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ddde:	eddf 6a37 	vldr	s13, [pc, #220]	; 800debc <__ieee754_rem_pio2f+0x26c>
 800dde2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dde6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ddea:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ddee:	ed84 7a00 	vstr	s14, [r4]
 800ddf2:	e7b3      	b.n	800dd5c <__ieee754_rem_pio2f+0x10c>
 800ddf4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ddf8:	db06      	blt.n	800de08 <__ieee754_rem_pio2f+0x1b8>
 800ddfa:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ddfe:	edc0 7a01 	vstr	s15, [r0, #4]
 800de02:	edc0 7a00 	vstr	s15, [r0]
 800de06:	e733      	b.n	800dc70 <__ieee754_rem_pio2f+0x20>
 800de08:	15ea      	asrs	r2, r5, #23
 800de0a:	3a86      	subs	r2, #134	; 0x86
 800de0c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800de10:	ee07 3a90 	vmov	s15, r3
 800de14:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800de18:	eddf 6a29 	vldr	s13, [pc, #164]	; 800dec0 <__ieee754_rem_pio2f+0x270>
 800de1c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800de20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de24:	ed8d 7a03 	vstr	s14, [sp, #12]
 800de28:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800de2c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800de30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800de34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de38:	ed8d 7a04 	vstr	s14, [sp, #16]
 800de3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800de40:	eef5 7a40 	vcmp.f32	s15, #0.0
 800de44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de48:	edcd 7a05 	vstr	s15, [sp, #20]
 800de4c:	d11e      	bne.n	800de8c <__ieee754_rem_pio2f+0x23c>
 800de4e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800de52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de56:	bf14      	ite	ne
 800de58:	2302      	movne	r3, #2
 800de5a:	2301      	moveq	r3, #1
 800de5c:	4919      	ldr	r1, [pc, #100]	; (800dec4 <__ieee754_rem_pio2f+0x274>)
 800de5e:	9101      	str	r1, [sp, #4]
 800de60:	2102      	movs	r1, #2
 800de62:	9100      	str	r1, [sp, #0]
 800de64:	a803      	add	r0, sp, #12
 800de66:	4621      	mov	r1, r4
 800de68:	f000 f892 	bl	800df90 <__kernel_rem_pio2f>
 800de6c:	2e00      	cmp	r6, #0
 800de6e:	f6bf af1c 	bge.w	800dcaa <__ieee754_rem_pio2f+0x5a>
 800de72:	edd4 7a00 	vldr	s15, [r4]
 800de76:	eef1 7a67 	vneg.f32	s15, s15
 800de7a:	edc4 7a00 	vstr	s15, [r4]
 800de7e:	edd4 7a01 	vldr	s15, [r4, #4]
 800de82:	eef1 7a67 	vneg.f32	s15, s15
 800de86:	edc4 7a01 	vstr	s15, [r4, #4]
 800de8a:	e779      	b.n	800dd80 <__ieee754_rem_pio2f+0x130>
 800de8c:	2303      	movs	r3, #3
 800de8e:	e7e5      	b.n	800de5c <__ieee754_rem_pio2f+0x20c>
 800de90:	3f490fd8 	.word	0x3f490fd8
 800de94:	4016cbe3 	.word	0x4016cbe3
 800de98:	3fc90f80 	.word	0x3fc90f80
 800de9c:	3fc90fd0 	.word	0x3fc90fd0
 800dea0:	37354443 	.word	0x37354443
 800dea4:	37354400 	.word	0x37354400
 800dea8:	2e85a308 	.word	0x2e85a308
 800deac:	43490f80 	.word	0x43490f80
 800deb0:	3f22f984 	.word	0x3f22f984
 800deb4:	0800ebd4 	.word	0x0800ebd4
 800deb8:	2e85a300 	.word	0x2e85a300
 800debc:	248d3132 	.word	0x248d3132
 800dec0:	43800000 	.word	0x43800000
 800dec4:	0800ec54 	.word	0x0800ec54

0800dec8 <__ieee754_sqrtf>:
 800dec8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800decc:	4770      	bx	lr
	...

0800ded0 <__kernel_cosf>:
 800ded0:	ee10 3a10 	vmov	r3, s0
 800ded4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ded8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800dedc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800dee0:	da05      	bge.n	800deee <__kernel_cosf+0x1e>
 800dee2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800dee6:	ee17 2a90 	vmov	r2, s15
 800deea:	2a00      	cmp	r2, #0
 800deec:	d03d      	beq.n	800df6a <__kernel_cosf+0x9a>
 800deee:	ee60 5a00 	vmul.f32	s11, s0, s0
 800def2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800df70 <__kernel_cosf+0xa0>
 800def6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800df74 <__kernel_cosf+0xa4>
 800defa:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800df78 <__kernel_cosf+0xa8>
 800defe:	4a1f      	ldr	r2, [pc, #124]	; (800df7c <__kernel_cosf+0xac>)
 800df00:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800df04:	4293      	cmp	r3, r2
 800df06:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800df80 <__kernel_cosf+0xb0>
 800df0a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800df0e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800df84 <__kernel_cosf+0xb4>
 800df12:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800df16:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800df88 <__kernel_cosf+0xb8>
 800df1a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800df1e:	eeb0 7a66 	vmov.f32	s14, s13
 800df22:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800df26:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800df2a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800df2e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800df32:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800df36:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800df3a:	dc04      	bgt.n	800df46 <__kernel_cosf+0x76>
 800df3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800df40:	ee36 0a47 	vsub.f32	s0, s12, s14
 800df44:	4770      	bx	lr
 800df46:	4a11      	ldr	r2, [pc, #68]	; (800df8c <__kernel_cosf+0xbc>)
 800df48:	4293      	cmp	r3, r2
 800df4a:	bfda      	itte	le
 800df4c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800df50:	ee06 3a90 	vmovle	s13, r3
 800df54:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800df58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800df5c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800df60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df64:	ee30 0a67 	vsub.f32	s0, s0, s15
 800df68:	4770      	bx	lr
 800df6a:	eeb0 0a46 	vmov.f32	s0, s12
 800df6e:	4770      	bx	lr
 800df70:	ad47d74e 	.word	0xad47d74e
 800df74:	310f74f6 	.word	0x310f74f6
 800df78:	3d2aaaab 	.word	0x3d2aaaab
 800df7c:	3e999999 	.word	0x3e999999
 800df80:	b493f27c 	.word	0xb493f27c
 800df84:	37d00d01 	.word	0x37d00d01
 800df88:	bab60b61 	.word	0xbab60b61
 800df8c:	3f480000 	.word	0x3f480000

0800df90 <__kernel_rem_pio2f>:
 800df90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df94:	ed2d 8b04 	vpush	{d8-d9}
 800df98:	b0d9      	sub	sp, #356	; 0x164
 800df9a:	4688      	mov	r8, r1
 800df9c:	9002      	str	r0, [sp, #8]
 800df9e:	49bb      	ldr	r1, [pc, #748]	; (800e28c <__kernel_rem_pio2f+0x2fc>)
 800dfa0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800dfa2:	9301      	str	r3, [sp, #4]
 800dfa4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800dfa8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800dfac:	1e59      	subs	r1, r3, #1
 800dfae:	1d13      	adds	r3, r2, #4
 800dfb0:	db27      	blt.n	800e002 <__kernel_rem_pio2f+0x72>
 800dfb2:	f1b2 0b03 	subs.w	fp, r2, #3
 800dfb6:	bf48      	it	mi
 800dfb8:	f102 0b04 	addmi.w	fp, r2, #4
 800dfbc:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800dfc0:	1c45      	adds	r5, r0, #1
 800dfc2:	00ec      	lsls	r4, r5, #3
 800dfc4:	1a47      	subs	r7, r0, r1
 800dfc6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800dfca:	9403      	str	r4, [sp, #12]
 800dfcc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800dfd0:	eb0a 0c01 	add.w	ip, sl, r1
 800dfd4:	ae1c      	add	r6, sp, #112	; 0x70
 800dfd6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800dfda:	2400      	movs	r4, #0
 800dfdc:	4564      	cmp	r4, ip
 800dfde:	dd12      	ble.n	800e006 <__kernel_rem_pio2f+0x76>
 800dfe0:	9b01      	ldr	r3, [sp, #4]
 800dfe2:	ac1c      	add	r4, sp, #112	; 0x70
 800dfe4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800dfe8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800dfec:	f04f 0c00 	mov.w	ip, #0
 800dff0:	45d4      	cmp	ip, sl
 800dff2:	dc27      	bgt.n	800e044 <__kernel_rem_pio2f+0xb4>
 800dff4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800dff8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800dffc:	4627      	mov	r7, r4
 800dffe:	2600      	movs	r6, #0
 800e000:	e016      	b.n	800e030 <__kernel_rem_pio2f+0xa0>
 800e002:	2000      	movs	r0, #0
 800e004:	e7dc      	b.n	800dfc0 <__kernel_rem_pio2f+0x30>
 800e006:	42e7      	cmn	r7, r4
 800e008:	bf5d      	ittte	pl
 800e00a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800e00e:	ee07 3a90 	vmovpl	s15, r3
 800e012:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e016:	eef0 7a47 	vmovmi.f32	s15, s14
 800e01a:	ece6 7a01 	vstmia	r6!, {s15}
 800e01e:	3401      	adds	r4, #1
 800e020:	e7dc      	b.n	800dfdc <__kernel_rem_pio2f+0x4c>
 800e022:	ecf9 6a01 	vldmia	r9!, {s13}
 800e026:	ed97 7a00 	vldr	s14, [r7]
 800e02a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e02e:	3601      	adds	r6, #1
 800e030:	428e      	cmp	r6, r1
 800e032:	f1a7 0704 	sub.w	r7, r7, #4
 800e036:	ddf4      	ble.n	800e022 <__kernel_rem_pio2f+0x92>
 800e038:	eceb 7a01 	vstmia	fp!, {s15}
 800e03c:	f10c 0c01 	add.w	ip, ip, #1
 800e040:	3404      	adds	r4, #4
 800e042:	e7d5      	b.n	800dff0 <__kernel_rem_pio2f+0x60>
 800e044:	ab08      	add	r3, sp, #32
 800e046:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e04a:	eddf 8a93 	vldr	s17, [pc, #588]	; 800e298 <__kernel_rem_pio2f+0x308>
 800e04e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800e294 <__kernel_rem_pio2f+0x304>
 800e052:	9304      	str	r3, [sp, #16]
 800e054:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800e058:	4656      	mov	r6, sl
 800e05a:	00b3      	lsls	r3, r6, #2
 800e05c:	9305      	str	r3, [sp, #20]
 800e05e:	ab58      	add	r3, sp, #352	; 0x160
 800e060:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e064:	ac08      	add	r4, sp, #32
 800e066:	ab44      	add	r3, sp, #272	; 0x110
 800e068:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800e06c:	46a4      	mov	ip, r4
 800e06e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e072:	4637      	mov	r7, r6
 800e074:	2f00      	cmp	r7, #0
 800e076:	f1a0 0004 	sub.w	r0, r0, #4
 800e07a:	dc4f      	bgt.n	800e11c <__kernel_rem_pio2f+0x18c>
 800e07c:	4628      	mov	r0, r5
 800e07e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800e082:	f000 fa8d 	bl	800e5a0 <scalbnf>
 800e086:	eeb0 8a40 	vmov.f32	s16, s0
 800e08a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800e08e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e092:	f000 fa43 	bl	800e51c <floorf>
 800e096:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800e09a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e09e:	2d00      	cmp	r5, #0
 800e0a0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800e0a4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e0a8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800e0ac:	ee17 9a90 	vmov	r9, s15
 800e0b0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e0b4:	dd44      	ble.n	800e140 <__kernel_rem_pio2f+0x1b0>
 800e0b6:	f106 3cff 	add.w	ip, r6, #4294967295
 800e0ba:	ab08      	add	r3, sp, #32
 800e0bc:	f1c5 0e08 	rsb	lr, r5, #8
 800e0c0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800e0c4:	fa47 f00e 	asr.w	r0, r7, lr
 800e0c8:	4481      	add	r9, r0
 800e0ca:	fa00 f00e 	lsl.w	r0, r0, lr
 800e0ce:	1a3f      	subs	r7, r7, r0
 800e0d0:	f1c5 0007 	rsb	r0, r5, #7
 800e0d4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800e0d8:	4107      	asrs	r7, r0
 800e0da:	2f00      	cmp	r7, #0
 800e0dc:	dd3f      	ble.n	800e15e <__kernel_rem_pio2f+0x1ce>
 800e0de:	f04f 0e00 	mov.w	lr, #0
 800e0e2:	f109 0901 	add.w	r9, r9, #1
 800e0e6:	4673      	mov	r3, lr
 800e0e8:	4576      	cmp	r6, lr
 800e0ea:	dc6b      	bgt.n	800e1c4 <__kernel_rem_pio2f+0x234>
 800e0ec:	2d00      	cmp	r5, #0
 800e0ee:	dd04      	ble.n	800e0fa <__kernel_rem_pio2f+0x16a>
 800e0f0:	2d01      	cmp	r5, #1
 800e0f2:	d078      	beq.n	800e1e6 <__kernel_rem_pio2f+0x256>
 800e0f4:	2d02      	cmp	r5, #2
 800e0f6:	f000 8081 	beq.w	800e1fc <__kernel_rem_pio2f+0x26c>
 800e0fa:	2f02      	cmp	r7, #2
 800e0fc:	d12f      	bne.n	800e15e <__kernel_rem_pio2f+0x1ce>
 800e0fe:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e102:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e106:	b353      	cbz	r3, 800e15e <__kernel_rem_pio2f+0x1ce>
 800e108:	4628      	mov	r0, r5
 800e10a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800e10e:	f000 fa47 	bl	800e5a0 <scalbnf>
 800e112:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800e116:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e11a:	e020      	b.n	800e15e <__kernel_rem_pio2f+0x1ce>
 800e11c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e120:	3f01      	subs	r7, #1
 800e122:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e12a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e12e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e132:	ecac 0a01 	vstmia	ip!, {s0}
 800e136:	ed90 0a00 	vldr	s0, [r0]
 800e13a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e13e:	e799      	b.n	800e074 <__kernel_rem_pio2f+0xe4>
 800e140:	d105      	bne.n	800e14e <__kernel_rem_pio2f+0x1be>
 800e142:	1e70      	subs	r0, r6, #1
 800e144:	ab08      	add	r3, sp, #32
 800e146:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800e14a:	11ff      	asrs	r7, r7, #7
 800e14c:	e7c5      	b.n	800e0da <__kernel_rem_pio2f+0x14a>
 800e14e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e152:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e15a:	da31      	bge.n	800e1c0 <__kernel_rem_pio2f+0x230>
 800e15c:	2700      	movs	r7, #0
 800e15e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e166:	f040 809b 	bne.w	800e2a0 <__kernel_rem_pio2f+0x310>
 800e16a:	1e74      	subs	r4, r6, #1
 800e16c:	46a4      	mov	ip, r4
 800e16e:	2000      	movs	r0, #0
 800e170:	45d4      	cmp	ip, sl
 800e172:	da4a      	bge.n	800e20a <__kernel_rem_pio2f+0x27a>
 800e174:	2800      	cmp	r0, #0
 800e176:	d07a      	beq.n	800e26e <__kernel_rem_pio2f+0x2de>
 800e178:	ab08      	add	r3, sp, #32
 800e17a:	3d08      	subs	r5, #8
 800e17c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e180:	2b00      	cmp	r3, #0
 800e182:	f000 8081 	beq.w	800e288 <__kernel_rem_pio2f+0x2f8>
 800e186:	4628      	mov	r0, r5
 800e188:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e18c:	00a5      	lsls	r5, r4, #2
 800e18e:	f000 fa07 	bl	800e5a0 <scalbnf>
 800e192:	aa44      	add	r2, sp, #272	; 0x110
 800e194:	1d2b      	adds	r3, r5, #4
 800e196:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800e298 <__kernel_rem_pio2f+0x308>
 800e19a:	18d1      	adds	r1, r2, r3
 800e19c:	4622      	mov	r2, r4
 800e19e:	2a00      	cmp	r2, #0
 800e1a0:	f280 80ae 	bge.w	800e300 <__kernel_rem_pio2f+0x370>
 800e1a4:	4622      	mov	r2, r4
 800e1a6:	2a00      	cmp	r2, #0
 800e1a8:	f2c0 80cc 	blt.w	800e344 <__kernel_rem_pio2f+0x3b4>
 800e1ac:	a944      	add	r1, sp, #272	; 0x110
 800e1ae:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800e1b2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800e290 <__kernel_rem_pio2f+0x300>
 800e1b6:	eddf 7a39 	vldr	s15, [pc, #228]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	1aa1      	subs	r1, r4, r2
 800e1be:	e0b6      	b.n	800e32e <__kernel_rem_pio2f+0x39e>
 800e1c0:	2702      	movs	r7, #2
 800e1c2:	e78c      	b.n	800e0de <__kernel_rem_pio2f+0x14e>
 800e1c4:	6820      	ldr	r0, [r4, #0]
 800e1c6:	b94b      	cbnz	r3, 800e1dc <__kernel_rem_pio2f+0x24c>
 800e1c8:	b118      	cbz	r0, 800e1d2 <__kernel_rem_pio2f+0x242>
 800e1ca:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800e1ce:	6020      	str	r0, [r4, #0]
 800e1d0:	2001      	movs	r0, #1
 800e1d2:	f10e 0e01 	add.w	lr, lr, #1
 800e1d6:	3404      	adds	r4, #4
 800e1d8:	4603      	mov	r3, r0
 800e1da:	e785      	b.n	800e0e8 <__kernel_rem_pio2f+0x158>
 800e1dc:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800e1e0:	6020      	str	r0, [r4, #0]
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	e7f5      	b.n	800e1d2 <__kernel_rem_pio2f+0x242>
 800e1e6:	1e74      	subs	r4, r6, #1
 800e1e8:	a808      	add	r0, sp, #32
 800e1ea:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800e1ee:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800e1f2:	f10d 0c20 	add.w	ip, sp, #32
 800e1f6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800e1fa:	e77e      	b.n	800e0fa <__kernel_rem_pio2f+0x16a>
 800e1fc:	1e74      	subs	r4, r6, #1
 800e1fe:	a808      	add	r0, sp, #32
 800e200:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800e204:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800e208:	e7f3      	b.n	800e1f2 <__kernel_rem_pio2f+0x262>
 800e20a:	ab08      	add	r3, sp, #32
 800e20c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e210:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e214:	4318      	orrs	r0, r3
 800e216:	e7ab      	b.n	800e170 <__kernel_rem_pio2f+0x1e0>
 800e218:	f10c 0c01 	add.w	ip, ip, #1
 800e21c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800e220:	2c00      	cmp	r4, #0
 800e222:	d0f9      	beq.n	800e218 <__kernel_rem_pio2f+0x288>
 800e224:	9b05      	ldr	r3, [sp, #20]
 800e226:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800e22a:	eb0d 0003 	add.w	r0, sp, r3
 800e22e:	9b01      	ldr	r3, [sp, #4]
 800e230:	18f4      	adds	r4, r6, r3
 800e232:	ab1c      	add	r3, sp, #112	; 0x70
 800e234:	1c77      	adds	r7, r6, #1
 800e236:	384c      	subs	r0, #76	; 0x4c
 800e238:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e23c:	4466      	add	r6, ip
 800e23e:	42be      	cmp	r6, r7
 800e240:	f6ff af0b 	blt.w	800e05a <__kernel_rem_pio2f+0xca>
 800e244:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800e248:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e24c:	ee07 3a90 	vmov	s15, r3
 800e250:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e254:	f04f 0c00 	mov.w	ip, #0
 800e258:	ece4 7a01 	vstmia	r4!, {s15}
 800e25c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800e260:	46a1      	mov	r9, r4
 800e262:	458c      	cmp	ip, r1
 800e264:	dd07      	ble.n	800e276 <__kernel_rem_pio2f+0x2e6>
 800e266:	ece0 7a01 	vstmia	r0!, {s15}
 800e26a:	3701      	adds	r7, #1
 800e26c:	e7e7      	b.n	800e23e <__kernel_rem_pio2f+0x2ae>
 800e26e:	9804      	ldr	r0, [sp, #16]
 800e270:	f04f 0c01 	mov.w	ip, #1
 800e274:	e7d2      	b.n	800e21c <__kernel_rem_pio2f+0x28c>
 800e276:	ecfe 6a01 	vldmia	lr!, {s13}
 800e27a:	ed39 7a01 	vldmdb	r9!, {s14}
 800e27e:	f10c 0c01 	add.w	ip, ip, #1
 800e282:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e286:	e7ec      	b.n	800e262 <__kernel_rem_pio2f+0x2d2>
 800e288:	3c01      	subs	r4, #1
 800e28a:	e775      	b.n	800e178 <__kernel_rem_pio2f+0x1e8>
 800e28c:	0800ef98 	.word	0x0800ef98
 800e290:	0800ef6c 	.word	0x0800ef6c
 800e294:	43800000 	.word	0x43800000
 800e298:	3b800000 	.word	0x3b800000
 800e29c:	00000000 	.word	0x00000000
 800e2a0:	9b03      	ldr	r3, [sp, #12]
 800e2a2:	eeb0 0a48 	vmov.f32	s0, s16
 800e2a6:	1a98      	subs	r0, r3, r2
 800e2a8:	f000 f97a 	bl	800e5a0 <scalbnf>
 800e2ac:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800e294 <__kernel_rem_pio2f+0x304>
 800e2b0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b8:	db19      	blt.n	800e2ee <__kernel_rem_pio2f+0x35e>
 800e2ba:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800e298 <__kernel_rem_pio2f+0x308>
 800e2be:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e2c2:	aa08      	add	r2, sp, #32
 800e2c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e2c8:	1c74      	adds	r4, r6, #1
 800e2ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e2ce:	3508      	adds	r5, #8
 800e2d0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e2d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e2d8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e2dc:	ee10 3a10 	vmov	r3, s0
 800e2e0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e2e4:	ee17 3a90 	vmov	r3, s15
 800e2e8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e2ec:	e74b      	b.n	800e186 <__kernel_rem_pio2f+0x1f6>
 800e2ee:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e2f2:	aa08      	add	r2, sp, #32
 800e2f4:	ee10 3a10 	vmov	r3, s0
 800e2f8:	4634      	mov	r4, r6
 800e2fa:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e2fe:	e742      	b.n	800e186 <__kernel_rem_pio2f+0x1f6>
 800e300:	a808      	add	r0, sp, #32
 800e302:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800e306:	9001      	str	r0, [sp, #4]
 800e308:	ee07 0a90 	vmov	s15, r0
 800e30c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e310:	3a01      	subs	r2, #1
 800e312:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e316:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e31a:	ed61 7a01 	vstmdb	r1!, {s15}
 800e31e:	e73e      	b.n	800e19e <__kernel_rem_pio2f+0x20e>
 800e320:	ecfc 6a01 	vldmia	ip!, {s13}
 800e324:	ecb6 7a01 	vldmia	r6!, {s14}
 800e328:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e32c:	3001      	adds	r0, #1
 800e32e:	4550      	cmp	r0, sl
 800e330:	dc01      	bgt.n	800e336 <__kernel_rem_pio2f+0x3a6>
 800e332:	4288      	cmp	r0, r1
 800e334:	ddf4      	ble.n	800e320 <__kernel_rem_pio2f+0x390>
 800e336:	a858      	add	r0, sp, #352	; 0x160
 800e338:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e33c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800e340:	3a01      	subs	r2, #1
 800e342:	e730      	b.n	800e1a6 <__kernel_rem_pio2f+0x216>
 800e344:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800e346:	2a02      	cmp	r2, #2
 800e348:	dc09      	bgt.n	800e35e <__kernel_rem_pio2f+0x3ce>
 800e34a:	2a00      	cmp	r2, #0
 800e34c:	dc2a      	bgt.n	800e3a4 <__kernel_rem_pio2f+0x414>
 800e34e:	d043      	beq.n	800e3d8 <__kernel_rem_pio2f+0x448>
 800e350:	f009 0007 	and.w	r0, r9, #7
 800e354:	b059      	add	sp, #356	; 0x164
 800e356:	ecbd 8b04 	vpop	{d8-d9}
 800e35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e35e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800e360:	2b03      	cmp	r3, #3
 800e362:	d1f5      	bne.n	800e350 <__kernel_rem_pio2f+0x3c0>
 800e364:	ab30      	add	r3, sp, #192	; 0xc0
 800e366:	442b      	add	r3, r5
 800e368:	461a      	mov	r2, r3
 800e36a:	4619      	mov	r1, r3
 800e36c:	4620      	mov	r0, r4
 800e36e:	2800      	cmp	r0, #0
 800e370:	f1a1 0104 	sub.w	r1, r1, #4
 800e374:	dc51      	bgt.n	800e41a <__kernel_rem_pio2f+0x48a>
 800e376:	4621      	mov	r1, r4
 800e378:	2901      	cmp	r1, #1
 800e37a:	f1a2 0204 	sub.w	r2, r2, #4
 800e37e:	dc5c      	bgt.n	800e43a <__kernel_rem_pio2f+0x4aa>
 800e380:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800e384:	3304      	adds	r3, #4
 800e386:	2c01      	cmp	r4, #1
 800e388:	dc67      	bgt.n	800e45a <__kernel_rem_pio2f+0x4ca>
 800e38a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800e38e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800e392:	2f00      	cmp	r7, #0
 800e394:	d167      	bne.n	800e466 <__kernel_rem_pio2f+0x4d6>
 800e396:	edc8 6a00 	vstr	s13, [r8]
 800e39a:	ed88 7a01 	vstr	s14, [r8, #4]
 800e39e:	edc8 7a02 	vstr	s15, [r8, #8]
 800e3a2:	e7d5      	b.n	800e350 <__kernel_rem_pio2f+0x3c0>
 800e3a4:	aa30      	add	r2, sp, #192	; 0xc0
 800e3a6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800e3aa:	4413      	add	r3, r2
 800e3ac:	4622      	mov	r2, r4
 800e3ae:	2a00      	cmp	r2, #0
 800e3b0:	da24      	bge.n	800e3fc <__kernel_rem_pio2f+0x46c>
 800e3b2:	b34f      	cbz	r7, 800e408 <__kernel_rem_pio2f+0x478>
 800e3b4:	eef1 7a47 	vneg.f32	s15, s14
 800e3b8:	edc8 7a00 	vstr	s15, [r8]
 800e3bc:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800e3c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e3c4:	aa31      	add	r2, sp, #196	; 0xc4
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	429c      	cmp	r4, r3
 800e3ca:	da20      	bge.n	800e40e <__kernel_rem_pio2f+0x47e>
 800e3cc:	b10f      	cbz	r7, 800e3d2 <__kernel_rem_pio2f+0x442>
 800e3ce:	eef1 7a67 	vneg.f32	s15, s15
 800e3d2:	edc8 7a01 	vstr	s15, [r8, #4]
 800e3d6:	e7bb      	b.n	800e350 <__kernel_rem_pio2f+0x3c0>
 800e3d8:	aa30      	add	r2, sp, #192	; 0xc0
 800e3da:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800e29c <__kernel_rem_pio2f+0x30c>
 800e3de:	4413      	add	r3, r2
 800e3e0:	2c00      	cmp	r4, #0
 800e3e2:	da05      	bge.n	800e3f0 <__kernel_rem_pio2f+0x460>
 800e3e4:	b10f      	cbz	r7, 800e3ea <__kernel_rem_pio2f+0x45a>
 800e3e6:	eef1 7a67 	vneg.f32	s15, s15
 800e3ea:	edc8 7a00 	vstr	s15, [r8]
 800e3ee:	e7af      	b.n	800e350 <__kernel_rem_pio2f+0x3c0>
 800e3f0:	ed33 7a01 	vldmdb	r3!, {s14}
 800e3f4:	3c01      	subs	r4, #1
 800e3f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3fa:	e7f1      	b.n	800e3e0 <__kernel_rem_pio2f+0x450>
 800e3fc:	ed73 7a01 	vldmdb	r3!, {s15}
 800e400:	3a01      	subs	r2, #1
 800e402:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e406:	e7d2      	b.n	800e3ae <__kernel_rem_pio2f+0x41e>
 800e408:	eef0 7a47 	vmov.f32	s15, s14
 800e40c:	e7d4      	b.n	800e3b8 <__kernel_rem_pio2f+0x428>
 800e40e:	ecb2 7a01 	vldmia	r2!, {s14}
 800e412:	3301      	adds	r3, #1
 800e414:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e418:	e7d6      	b.n	800e3c8 <__kernel_rem_pio2f+0x438>
 800e41a:	edd1 7a00 	vldr	s15, [r1]
 800e41e:	edd1 6a01 	vldr	s13, [r1, #4]
 800e422:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e426:	3801      	subs	r0, #1
 800e428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e42c:	ed81 7a00 	vstr	s14, [r1]
 800e430:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e434:	edc1 7a01 	vstr	s15, [r1, #4]
 800e438:	e799      	b.n	800e36e <__kernel_rem_pio2f+0x3de>
 800e43a:	edd2 7a00 	vldr	s15, [r2]
 800e43e:	edd2 6a01 	vldr	s13, [r2, #4]
 800e442:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e446:	3901      	subs	r1, #1
 800e448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e44c:	ed82 7a00 	vstr	s14, [r2]
 800e450:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e454:	edc2 7a01 	vstr	s15, [r2, #4]
 800e458:	e78e      	b.n	800e378 <__kernel_rem_pio2f+0x3e8>
 800e45a:	ed33 7a01 	vldmdb	r3!, {s14}
 800e45e:	3c01      	subs	r4, #1
 800e460:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e464:	e78f      	b.n	800e386 <__kernel_rem_pio2f+0x3f6>
 800e466:	eef1 6a66 	vneg.f32	s13, s13
 800e46a:	eeb1 7a47 	vneg.f32	s14, s14
 800e46e:	edc8 6a00 	vstr	s13, [r8]
 800e472:	ed88 7a01 	vstr	s14, [r8, #4]
 800e476:	eef1 7a67 	vneg.f32	s15, s15
 800e47a:	e790      	b.n	800e39e <__kernel_rem_pio2f+0x40e>

0800e47c <__kernel_sinf>:
 800e47c:	ee10 3a10 	vmov	r3, s0
 800e480:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e484:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e488:	da04      	bge.n	800e494 <__kernel_sinf+0x18>
 800e48a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e48e:	ee17 3a90 	vmov	r3, s15
 800e492:	b35b      	cbz	r3, 800e4ec <__kernel_sinf+0x70>
 800e494:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e498:	eddf 7a15 	vldr	s15, [pc, #84]	; 800e4f0 <__kernel_sinf+0x74>
 800e49c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800e4f4 <__kernel_sinf+0x78>
 800e4a0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e4a4:	eddf 7a14 	vldr	s15, [pc, #80]	; 800e4f8 <__kernel_sinf+0x7c>
 800e4a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4ac:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800e4fc <__kernel_sinf+0x80>
 800e4b0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e4b4:	eddf 7a12 	vldr	s15, [pc, #72]	; 800e500 <__kernel_sinf+0x84>
 800e4b8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e4bc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4c0:	b930      	cbnz	r0, 800e4d0 <__kernel_sinf+0x54>
 800e4c2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800e504 <__kernel_sinf+0x88>
 800e4c6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e4ca:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e4ce:	4770      	bx	lr
 800e4d0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e4d4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e4d8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e4dc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e4e0:	eddf 7a09 	vldr	s15, [pc, #36]	; 800e508 <__kernel_sinf+0x8c>
 800e4e4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e4e8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e4ec:	4770      	bx	lr
 800e4ee:	bf00      	nop
 800e4f0:	2f2ec9d3 	.word	0x2f2ec9d3
 800e4f4:	b2d72f34 	.word	0xb2d72f34
 800e4f8:	3638ef1b 	.word	0x3638ef1b
 800e4fc:	b9500d01 	.word	0xb9500d01
 800e500:	3c088889 	.word	0x3c088889
 800e504:	be2aaaab 	.word	0xbe2aaaab
 800e508:	3e2aaaab 	.word	0x3e2aaaab

0800e50c <fabsf>:
 800e50c:	ee10 3a10 	vmov	r3, s0
 800e510:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e514:	ee00 3a10 	vmov	s0, r3
 800e518:	4770      	bx	lr
	...

0800e51c <floorf>:
 800e51c:	ee10 3a10 	vmov	r3, s0
 800e520:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e524:	3a7f      	subs	r2, #127	; 0x7f
 800e526:	2a16      	cmp	r2, #22
 800e528:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e52c:	dc2a      	bgt.n	800e584 <floorf+0x68>
 800e52e:	2a00      	cmp	r2, #0
 800e530:	da11      	bge.n	800e556 <floorf+0x3a>
 800e532:	eddf 7a18 	vldr	s15, [pc, #96]	; 800e594 <floorf+0x78>
 800e536:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e53a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e542:	dd05      	ble.n	800e550 <floorf+0x34>
 800e544:	2b00      	cmp	r3, #0
 800e546:	da23      	bge.n	800e590 <floorf+0x74>
 800e548:	4a13      	ldr	r2, [pc, #76]	; (800e598 <floorf+0x7c>)
 800e54a:	2900      	cmp	r1, #0
 800e54c:	bf18      	it	ne
 800e54e:	4613      	movne	r3, r2
 800e550:	ee00 3a10 	vmov	s0, r3
 800e554:	4770      	bx	lr
 800e556:	4911      	ldr	r1, [pc, #68]	; (800e59c <floorf+0x80>)
 800e558:	4111      	asrs	r1, r2
 800e55a:	420b      	tst	r3, r1
 800e55c:	d0fa      	beq.n	800e554 <floorf+0x38>
 800e55e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800e594 <floorf+0x78>
 800e562:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e566:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e56e:	ddef      	ble.n	800e550 <floorf+0x34>
 800e570:	2b00      	cmp	r3, #0
 800e572:	bfbe      	ittt	lt
 800e574:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800e578:	fa40 f202 	asrlt.w	r2, r0, r2
 800e57c:	189b      	addlt	r3, r3, r2
 800e57e:	ea23 0301 	bic.w	r3, r3, r1
 800e582:	e7e5      	b.n	800e550 <floorf+0x34>
 800e584:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e588:	d3e4      	bcc.n	800e554 <floorf+0x38>
 800e58a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e58e:	4770      	bx	lr
 800e590:	2300      	movs	r3, #0
 800e592:	e7dd      	b.n	800e550 <floorf+0x34>
 800e594:	7149f2ca 	.word	0x7149f2ca
 800e598:	bf800000 	.word	0xbf800000
 800e59c:	007fffff 	.word	0x007fffff

0800e5a0 <scalbnf>:
 800e5a0:	ee10 3a10 	vmov	r3, s0
 800e5a4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800e5a8:	d025      	beq.n	800e5f6 <scalbnf+0x56>
 800e5aa:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e5ae:	d302      	bcc.n	800e5b6 <scalbnf+0x16>
 800e5b0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e5b4:	4770      	bx	lr
 800e5b6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800e5ba:	d122      	bne.n	800e602 <scalbnf+0x62>
 800e5bc:	4b2a      	ldr	r3, [pc, #168]	; (800e668 <scalbnf+0xc8>)
 800e5be:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800e66c <scalbnf+0xcc>
 800e5c2:	4298      	cmp	r0, r3
 800e5c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e5c8:	db16      	blt.n	800e5f8 <scalbnf+0x58>
 800e5ca:	ee10 3a10 	vmov	r3, s0
 800e5ce:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e5d2:	3a19      	subs	r2, #25
 800e5d4:	4402      	add	r2, r0
 800e5d6:	2afe      	cmp	r2, #254	; 0xfe
 800e5d8:	dd15      	ble.n	800e606 <scalbnf+0x66>
 800e5da:	ee10 3a10 	vmov	r3, s0
 800e5de:	eddf 7a24 	vldr	s15, [pc, #144]	; 800e670 <scalbnf+0xd0>
 800e5e2:	eddf 6a24 	vldr	s13, [pc, #144]	; 800e674 <scalbnf+0xd4>
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	eeb0 7a67 	vmov.f32	s14, s15
 800e5ec:	bfb8      	it	lt
 800e5ee:	eef0 7a66 	vmovlt.f32	s15, s13
 800e5f2:	ee27 0a27 	vmul.f32	s0, s14, s15
 800e5f6:	4770      	bx	lr
 800e5f8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800e678 <scalbnf+0xd8>
 800e5fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e600:	4770      	bx	lr
 800e602:	0dd2      	lsrs	r2, r2, #23
 800e604:	e7e6      	b.n	800e5d4 <scalbnf+0x34>
 800e606:	2a00      	cmp	r2, #0
 800e608:	dd06      	ble.n	800e618 <scalbnf+0x78>
 800e60a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e60e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800e612:	ee00 3a10 	vmov	s0, r3
 800e616:	4770      	bx	lr
 800e618:	f112 0f16 	cmn.w	r2, #22
 800e61c:	da1a      	bge.n	800e654 <scalbnf+0xb4>
 800e61e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e622:	4298      	cmp	r0, r3
 800e624:	ee10 3a10 	vmov	r3, s0
 800e628:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e62c:	dd0a      	ble.n	800e644 <scalbnf+0xa4>
 800e62e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800e670 <scalbnf+0xd0>
 800e632:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800e674 <scalbnf+0xd4>
 800e636:	eef0 7a40 	vmov.f32	s15, s0
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	bf18      	it	ne
 800e63e:	eeb0 0a47 	vmovne.f32	s0, s14
 800e642:	e7db      	b.n	800e5fc <scalbnf+0x5c>
 800e644:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800e678 <scalbnf+0xd8>
 800e648:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800e67c <scalbnf+0xdc>
 800e64c:	eef0 7a40 	vmov.f32	s15, s0
 800e650:	2b00      	cmp	r3, #0
 800e652:	e7f3      	b.n	800e63c <scalbnf+0x9c>
 800e654:	3219      	adds	r2, #25
 800e656:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e65a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800e65e:	eddf 7a08 	vldr	s15, [pc, #32]	; 800e680 <scalbnf+0xe0>
 800e662:	ee07 3a10 	vmov	s14, r3
 800e666:	e7c4      	b.n	800e5f2 <scalbnf+0x52>
 800e668:	ffff3cb0 	.word	0xffff3cb0
 800e66c:	4c000000 	.word	0x4c000000
 800e670:	7149f2ca 	.word	0x7149f2ca
 800e674:	f149f2ca 	.word	0xf149f2ca
 800e678:	0da24260 	.word	0x0da24260
 800e67c:	8da24260 	.word	0x8da24260
 800e680:	33000000 	.word	0x33000000

0800e684 <_init>:
 800e684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e686:	bf00      	nop
 800e688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e68a:	bc08      	pop	{r3}
 800e68c:	469e      	mov	lr, r3
 800e68e:	4770      	bx	lr

0800e690 <_fini>:
 800e690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e692:	bf00      	nop
 800e694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e696:	bc08      	pop	{r3}
 800e698:	469e      	mov	lr, r3
 800e69a:	4770      	bx	lr
