<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s'" level="0">
<item name = "Date">Mon Aug 12 14:07:39 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.431 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 20, 55.560 ns, 55.560 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0, 17, 17, 47.226 ns, 47.226 ns, 1, 1, function</column>
<column name="call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257">shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 332, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 6591, 17965, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">0, -, 791, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 4, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217">dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0, 0, 0, 6078, 17357, 0</column>
<column name="call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257">shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s, 0, 0, 513, 608, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_851_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln323_fu_863_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln326_fu_801_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln328_fu_813_p2">+, 0, 0, 32, 32, 1</column>
<column name="and_ln289_7_fu_783_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_8_fu_789_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_777_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage0_iter20">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1224">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1293">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op172">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_10_fu_731_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_11_fu_751_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_12_fu_771_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_fu_721_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_795_p2">icmp, 0, 0, 20, 32, 7</column>
<column name="icmp_ln317_fu_845_p2">icmp, 0, 0, 20, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="select_ln323_fu_869_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_819_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_206">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_5_load">9, 2, 32, 64</column>
<column name="pX_5">9, 2, 32, 64</column>
<column name="pY_5">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_5">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_8_reg_1085">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_206">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_206">32, 0, 32, 0</column>
<column name="icmp_ln313_reg_1089">1, 0, 1, 0</column>
<column name="kernel_data_V_4_0_ret_reg_960">8, 0, 8, 0</column>
<column name="kernel_data_V_4_10">8, 0, 8, 0</column>
<column name="kernel_data_V_4_10_ret_reg_995">8, 0, 8, 0</column>
<column name="kernel_data_V_4_11">8, 0, 8, 0</column>
<column name="kernel_data_V_4_11_ret_reg_1000">8, 0, 8, 0</column>
<column name="kernel_data_V_4_12_ret_reg_940">8, 0, 8, 0</column>
<column name="kernel_data_V_4_13_ret_reg_935">8, 0, 8, 0</column>
<column name="kernel_data_V_4_14_ret_reg_930">8, 0, 8, 0</column>
<column name="kernel_data_V_4_15_ret_reg_925">8, 0, 8, 0</column>
<column name="kernel_data_V_4_16">8, 0, 8, 0</column>
<column name="kernel_data_V_4_16_ret_reg_1005">8, 0, 8, 0</column>
<column name="kernel_data_V_4_17">8, 0, 8, 0</column>
<column name="kernel_data_V_4_17_ret_reg_1010">8, 0, 8, 0</column>
<column name="kernel_data_V_4_18">8, 0, 8, 0</column>
<column name="kernel_data_V_4_18_ret_reg_1015">8, 0, 8, 0</column>
<column name="kernel_data_V_4_19">8, 0, 8, 0</column>
<column name="kernel_data_V_4_19_ret_reg_1020">8, 0, 8, 0</column>
<column name="kernel_data_V_4_1_ret_reg_955">8, 0, 8, 0</column>
<column name="kernel_data_V_4_20">8, 0, 8, 0</column>
<column name="kernel_data_V_4_20_ret_reg_1025">8, 0, 8, 0</column>
<column name="kernel_data_V_4_21">8, 0, 8, 0</column>
<column name="kernel_data_V_4_21_ret_reg_1030">8, 0, 8, 0</column>
<column name="kernel_data_V_4_22">8, 0, 8, 0</column>
<column name="kernel_data_V_4_22_ret_reg_1035">8, 0, 8, 0</column>
<column name="kernel_data_V_4_23">8, 0, 8, 0</column>
<column name="kernel_data_V_4_23_ret_reg_1040">8, 0, 8, 0</column>
<column name="kernel_data_V_4_24_ret_reg_920">8, 0, 8, 0</column>
<column name="kernel_data_V_4_25_ret_reg_915">8, 0, 8, 0</column>
<column name="kernel_data_V_4_26_ret_reg_910">8, 0, 8, 0</column>
<column name="kernel_data_V_4_27_ret_reg_905">8, 0, 8, 0</column>
<column name="kernel_data_V_4_28">8, 0, 8, 0</column>
<column name="kernel_data_V_4_28_ret_reg_1045">8, 0, 8, 0</column>
<column name="kernel_data_V_4_29">8, 0, 8, 0</column>
<column name="kernel_data_V_4_29_ret_reg_1050">8, 0, 8, 0</column>
<column name="kernel_data_V_4_2_ret_reg_950">8, 0, 8, 0</column>
<column name="kernel_data_V_4_30">8, 0, 8, 0</column>
<column name="kernel_data_V_4_30_ret_reg_1055">8, 0, 8, 0</column>
<column name="kernel_data_V_4_31">8, 0, 8, 0</column>
<column name="kernel_data_V_4_31_ret_reg_1060">8, 0, 8, 0</column>
<column name="kernel_data_V_4_32">8, 0, 8, 0</column>
<column name="kernel_data_V_4_32_ret_reg_1065">8, 0, 8, 0</column>
<column name="kernel_data_V_4_33">8, 0, 8, 0</column>
<column name="kernel_data_V_4_33_ret_reg_1070">8, 0, 8, 0</column>
<column name="kernel_data_V_4_34">8, 0, 8, 0</column>
<column name="kernel_data_V_4_34_ret_reg_1075">8, 0, 8, 0</column>
<column name="kernel_data_V_4_35">8, 0, 8, 0</column>
<column name="kernel_data_V_4_35_ret_reg_1080">8, 0, 8, 0</column>
<column name="kernel_data_V_4_3_ret_reg_945">8, 0, 8, 0</column>
<column name="kernel_data_V_4_4">8, 0, 8, 0</column>
<column name="kernel_data_V_4_4_ret_reg_965">8, 0, 8, 0</column>
<column name="kernel_data_V_4_5">8, 0, 8, 0</column>
<column name="kernel_data_V_4_5_ret_reg_970">8, 0, 8, 0</column>
<column name="kernel_data_V_4_6">8, 0, 8, 0</column>
<column name="kernel_data_V_4_6_ret_reg_975">8, 0, 8, 0</column>
<column name="kernel_data_V_4_7">8, 0, 8, 0</column>
<column name="kernel_data_V_4_7_ret_reg_980">8, 0, 8, 0</column>
<column name="kernel_data_V_4_8">8, 0, 8, 0</column>
<column name="kernel_data_V_4_8_ret_reg_985">8, 0, 8, 0</column>
<column name="kernel_data_V_4_9">8, 0, 8, 0</column>
<column name="kernel_data_V_4_9_ret_reg_990">8, 0, 8, 0</column>
<column name="pX_5">32, 0, 32, 0</column>
<column name="pY_5">32, 0, 32, 0</column>
<column name="res_out_0_V_reg_1101">8, 0, 8, 0</column>
<column name="res_out_1_V_reg_1106">8, 0, 8, 0</column>
<column name="res_out_2_V_reg_1111">8, 0, 8, 0</column>
<column name="res_out_3_V_reg_1116">8, 0, 8, 0</column>
<column name="sX_5">32, 0, 32, 0</column>
<column name="sY_5">32, 0, 32, 0</column>
<column name="and_ln289_8_reg_1085">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,4u&gt;,config42&gt;, return value</column>
<column name="res_stream_V_data_0_V_din">out, 8, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 8, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 8, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 8, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="in_elem_data_0_V_read">in, 8, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 8, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 8, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 8, ap_none, in_elem_data_3_V_read, scalar</column>
</table>
</item>
</section>
</profile>
