<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL for STM32F3xx: hal_lld.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL for STM32F3xx
   &#160;<span id="projectnumber">6.1.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__lld_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_lld.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__lld_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    STM32F3xx/hal_lld.h</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32F3xx HAL subsystem low level driver header.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * @pre     This module requires the following macros to be defined in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *          @p board.h file:</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *          - STM32_LSECLK.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *          - STM32_LSEDRV.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *          - STM32_LSE_BYPASS (optionally).</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *          - STM32_HSECLK.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *          - STM32_HSE_BYPASS (optionally).</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *          .</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *          One of the following macros must also be defined:</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          - STM32F301x8 for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          - STM32F302x8 for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          - STM32F302xC for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *          - STM32F302xE for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *          - STM32F303x8 for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *          - STM32F303xC for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *          - STM32F303xE for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *          - STM32F318xx for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *          - STM32F328xx for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *          - STM32F334x8 for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *          - STM32F358xx for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *          - STM32F398xx for Analog &amp; DSP devices.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          .</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * @addtogroup HAL</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef HAL_LLD_H</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define HAL_LLD_H</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32__registry_8h.html">stm32_registry.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Driver constants.                                                         */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * @name    Platform identification macros</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F301x8 Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#elif defined(STM32F302x8)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F302x8 Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#elif defined(STM32F302xC)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F302xC Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#elif defined(STM32F302xE)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F302xE Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#elif defined(STM32F303x8)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F303x8 Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#elif defined(STM32F303xC)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F303xC Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#elif defined(STM32F303xE)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F303xE Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#elif defined(STM32F318xx)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F318xx Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#elif defined(STM32F328xx)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F328xx Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#elif defined(STM32F334x8)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F334x8 Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#elif defined(STM32F358xx)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F358xx Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#elif defined(STM32F398xx)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PLATFORM_NAME           &quot;STM32F398xx Analog &amp; DSP&quot;</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#error &quot;STM32F3xx device not specified&quot;</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * @name    Absolute Maximum Ratings</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @brief   Maximum system clock frequency.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">  108</a></span>&#160;<span class="preprocessor">#define STM32_SYSCLK_MAX        72000000</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * @brief   Maximum HSE clock frequency.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">  113</a></span>&#160;<span class="preprocessor">#define STM32_HSECLK_MAX        32000000</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * @brief   Minimum HSE clock frequency.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">  118</a></span>&#160;<span class="preprocessor">#define STM32_HSECLK_MIN        1000000</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * @brief   Maximum LSE clock frequency.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">  123</a></span>&#160;<span class="preprocessor">#define STM32_LSECLK_MAX        1000000</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * @brief   Minimum LSE clock frequency.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">  128</a></span>&#160;<span class="preprocessor">#define STM32_LSECLK_MIN        32768</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * @brief   Maximum PLLs input clock frequency.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">  133</a></span>&#160;<span class="preprocessor">#define STM32_PLLIN_MAX         24000000</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * @brief   Minimum PLLs input clock frequency.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">  138</a></span>&#160;<span class="preprocessor">#define STM32_PLLIN_MIN         1000000</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * @brief   Maximum PLL output clock frequency.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">  143</a></span>&#160;<span class="preprocessor">#define STM32_PLLOUT_MAX        72000000</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * @brief   Minimum PLL output clock frequency.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">  148</a></span>&#160;<span class="preprocessor">#define STM32_PLLOUT_MIN        16000000</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * @brief   Maximum APB1 clock frequency.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">  153</a></span>&#160;<span class="preprocessor">#define STM32_PCLK1_MAX         36000000</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * @brief   Maximum APB2 clock frequency.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">  158</a></span>&#160;<span class="preprocessor">#define STM32_PCLK2_MAX         72000000</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * @brief   Maximum ADC clock frequency.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga65bc862d854e0ebe1b8dc0426fa37351">  163</a></span>&#160;<span class="preprocessor">#define STM32_ADCCLK_MAX        72000000</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * @name    Internal clock sources</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">  170</a></span>&#160;<span class="preprocessor">#define STM32_HSICLK            8000000     </span><span class="comment">/**&lt; High speed internal clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga90421650b988332462db9a08815efb6f">  171</a></span>&#160;<span class="preprocessor">#define STM32_LSICLK            40000       </span><span class="comment">/**&lt; Low speed internal clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * @name    PWR_CR register bits definitions</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">  178</a></span>&#160;<span class="preprocessor">#define STM32_PLS_MASK          (7 &lt;&lt; 5)    </span><span class="comment">/**&lt; PLS bits mask.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">  179</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV0          (0 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 0.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaee5c37d9dba7c4d35c17b108da866cb0">  180</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV1          (1 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 1.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaeb125df0f25ef8b273134bb9367cd503">  181</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV2          (2 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 2.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf35ee6978848e96c2a1110dc67f52f5c">  182</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV3          (3 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 3.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3f9b9816446be77c75b8fcebd4dfe171">  183</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV4          (4 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 4.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga4ef3a377cdc03bf1a4ddae72aed07011">  184</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV5          (5 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 5.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga74f2fbbca20cb011857741e6b5fb26c5">  185</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV6          (6 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 6.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac018edd117f15001f49a546c2ab0b24a">  186</a></span>&#160;<span class="preprocessor">#define STM32_PLS_LEV7          (7 &lt;&lt; 5)    </span><span class="comment">/**&lt; PVD level 7.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * @name    RCC_CFGR register bits definitions</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">  193</a></span>&#160;<span class="preprocessor">#define STM32_SW_HSI            (0 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">  194</a></span>&#160;<span class="preprocessor">#define STM32_SW_HSE            (1 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is HSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">  195</a></span>&#160;<span class="preprocessor">#define STM32_SW_PLL            (2 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is PLL.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">  197</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV1         (0 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 1.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">  198</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV2         (8 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 2.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">  199</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV4         (9 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 4.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">  200</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV8         (10 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 8.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">  201</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV16        (11 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 16.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">  202</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV64        (12 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 64.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">  203</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV128       (13 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 128.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">  204</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV256       (14 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 256.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">  205</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV512       (15 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 512.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">  207</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV1        (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 1.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">  208</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV2        (4 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 2.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">  209</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV4        (5 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 4.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">  210</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV8        (6 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 8.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">  211</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV16       (7 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 16.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">  213</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV1        (0 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 1.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">  214</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV2        (4 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 2.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">  215</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV4        (5 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 4.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0db040c759cc09cee6261301a952d862">  216</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV8        (6 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 8.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf986782e091335aeaf0235635d20353d">  217</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV16       (7 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 16.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">  219</a></span>&#160;<span class="preprocessor">#define STM32_PLLSRC_HSI        (0 &lt;&lt; 16)   </span><span class="comment">/**&lt; PLL clock source is HSI/2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">  220</a></span>&#160;<span class="preprocessor">#define STM32_PLLSRC_HSE        (1 &lt;&lt; 16)   </span><span class="comment">/**&lt; PLL clock source is</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">                                                 HSE/PREDIV.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define STM32_USBPRE_DIV1P5     (0 &lt;&lt; 22)   </span><span class="comment">/**&lt; USB clock is PLLCLK/1.5.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">  224</a></span>&#160;<span class="preprocessor">#define STM32_USBPRE_DIV1       (1 &lt;&lt; 22)   </span><span class="comment">/**&lt; USB clock is PLLCLK/1.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6c9149f497b976991798d1faaf403479">  225</a></span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define STM32_MCOSEL_NOCLOCK    (0 &lt;&lt; 24)   </span><span class="comment">/**&lt; No clock on MCO pin.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">  227</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_LSI        (2 &lt;&lt; 24)   </span><span class="comment">/**&lt; LSI clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaa3cb6402219c12f4bcb751a74f343f77">  228</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_LSE        (3 &lt;&lt; 24)   </span><span class="comment">/**&lt; LSE clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6b10152e2a98463c7d7b207f2518f0cd">  229</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_SYSCLK     (4 &lt;&lt; 24)   </span><span class="comment">/**&lt; SYSCLK on MCO pin.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga71174f23b983106024aff472715ca05a">  230</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_HSI        (5 &lt;&lt; 24)   </span><span class="comment">/**&lt; HSI clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga43bbd417ae1c7f675695ef58354efd42">  231</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_HSE        (6 &lt;&lt; 24)   </span><span class="comment">/**&lt; HSE clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7795741bb26f4cae45b88420a7be9d74">  232</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_PLLDIV2    (7 &lt;&lt; 24)   </span><span class="comment">/**&lt; PLL/2 clock on MCO pin.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga748f9b5a526eba086275563808846abc">  233</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * @name    RCC_BDCR register bits definitions</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define STM32_RTCSEL_MASK       (3 &lt;&lt; 8)    </span><span class="comment">/**&lt; RTC clock source mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">  240</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_NOCLOCK    (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; No clock.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">  241</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_LSE        (1 &lt;&lt; 8)    </span><span class="comment">/**&lt; LSE used as RTC clock.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">  242</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_LSI        (2 &lt;&lt; 8)    </span><span class="comment">/**&lt; LSI used as RTC clock.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">  243</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_HSEDIV     (3 &lt;&lt; 8)    </span><span class="comment">/**&lt; HSE divided by 32 used as</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">  244</a></span>&#160;<span class="comment">                                                 RTC clock.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * @name    RCC_CFGR2 register bits definitions</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define STM32_PREDIV_MASK       (15 &lt;&lt; 0)   </span><span class="comment">/**&lt; PREDIV divisor mask.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_MASK    (31 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabc49378e0dba430211a223ef9509cf1a">  253</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_NOCLOCK (0 &lt;&lt; 4)    </span><span class="comment">/**&lt; ADC12 clock is disabled.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5ad27708051474e7c7a5ba6f24642a9f">  254</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV1    (16 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/1.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae5d3a1c1d8d0e4d7f124bffb17e872d6">  255</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV2    (17 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga1921ff43bcca15ba118c2eb34c72af7f">  256</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV4    (18 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/4.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae01a9158c27402827ea631500c29fec1">  257</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV6    (19 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/6.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7ecf2f6b3500026accec4352b3613353">  258</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV8    (20 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/8.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaa7b62161f93272bd4e8d325dfb7c4911">  259</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV10   (21 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/10.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga90cb43e9f07eae96baf4cf8cf985a138">  260</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV12   (22 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/12.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad3fbdaf770949d1e8e1f5e350f149b1a">  261</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV16   (23 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/16.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga8ec777d02de15cdde7c830588f93f231">  262</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV32   (24 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/32.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga21b46dcea175af4f5cd441556b9e895d">  263</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV64   (25 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/64.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga63c9373d98ace7ea64dc6e3270a90b15">  264</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV128  (26 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/128.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga580c6b4c5a57543979df98f640c94a03">  265</a></span>&#160;<span class="preprocessor">#define STM32_ADC12PRES_DIV256  (27 &lt;&lt; 4)   </span><span class="comment">/**&lt; ADC12 clock is PLL/256.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf79adbf7f128b2cf21ae5e8e350c2199">  266</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_MASK    (31 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga75592b80e63b7451d2bbebad103ce040">  267</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_NOCLOCK (0 &lt;&lt; 9)    </span><span class="comment">/**&lt; ADC34 clock is disabled.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga791b8d854907bc4f177e075abceaabb0">  268</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV1    (16 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/1.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga72a392dc65276d9bdd967c002c3845ec">  269</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV2    (17 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaef769aa3339c0d4ce30669f7da77fdf3">  270</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV4    (18 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/4.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5695244b9868e78b33b1dd57032c159f">  271</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV6    (19 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/6.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf29884c5e01a897237fa0869eda5b8ab">  272</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV8    (20 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/8.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga29059fcd4da7e65f0b42ef6b3c899dfa">  273</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV10   (21 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/10.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga483953425f6683fa24440a2f834457fd">  274</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV12   (22 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/12.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac5570589d4f30a6b9c8cb77a052b0154">  275</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV16   (23 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/16.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaba9767c75d28aca823314f6bc9ba8f50">  276</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV32   (24 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/32.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaea5cba63ec29bc27b0f9d76296bef7af">  277</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV64   (25 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/64.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac864e4166d7e737f03b0844d85340514">  278</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV128  (26 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/128.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabc3cf4113ae422602afa9b3dade86816">  279</a></span>&#160;<span class="preprocessor">#define STM32_ADC34PRES_DIV256  (27 &lt;&lt; 9)   </span><span class="comment">/**&lt; ADC34 clock is PLL/256.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga621213934f2d0b8d3b429fa64d66a419">  280</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga042ba9fdf28527e139008e5178def039">  281</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * @name    RCC_CFGR3 register bits definitions</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define STM32_USART1SW_MASK     (3 &lt;&lt; 0)    </span><span class="comment">/**&lt; USART1 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define STM32_USART1SW_PCLK     (0 &lt;&lt; 0)    </span><span class="comment">/**&lt; USART1 clock is PCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">  288</a></span>&#160;<span class="preprocessor">#define STM32_USART1SW_SYSCLK   (1 &lt;&lt; 0)    </span><span class="comment">/**&lt; USART1 clock is SYSCLK.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacd59c2f35b3567e9fa338cd37dcd6151">  289</a></span>&#160;<span class="preprocessor">#define STM32_USART1SW_LSE      (2 &lt;&lt; 0)    </span><span class="comment">/**&lt; USART1 clock is LSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf60362c6ad531c1b6f8bed249cf24aa3">  290</a></span>&#160;<span class="preprocessor">#define STM32_USART1SW_HSI      (3 &lt;&lt; 0)    </span><span class="comment">/**&lt; USART1 clock is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6041ebafe173d64bad70ffe5001939f6">  291</a></span>&#160;<span class="preprocessor">#define STM32_I2C1SW_MASK       (1 &lt;&lt; 4)    </span><span class="comment">/**&lt; I2C1 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae497a009d6de22c9444d1c886ecd159a">  292</a></span>&#160;<span class="preprocessor">#define STM32_I2C1SW_HSI        (0 &lt;&lt; 4)    </span><span class="comment">/**&lt; I2C1 clock is HSI.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5323279c4a7ece0a05e9f926056aecac">  293</a></span>&#160;<span class="preprocessor">#define STM32_I2C1SW_SYSCLK     (1 &lt;&lt; 4)    </span><span class="comment">/**&lt; I2C1 clock is SYSCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga304889950b8a35d0cf73ad7717e9a77c">  294</a></span>&#160;<span class="preprocessor">#define STM32_I2C2SW_MASK       (1 &lt;&lt; 5)    </span><span class="comment">/**&lt; I2C2 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga1f161db5c399a60e20d1f66cbd3815e1">  295</a></span>&#160;<span class="preprocessor">#define STM32_I2C2SW_HSI        (0 &lt;&lt; 5)    </span><span class="comment">/**&lt; I2C2 clock is HSI.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gafb077ef0386bda1c77107cbb45702cc8">  296</a></span>&#160;<span class="preprocessor">#define STM32_I2C2SW_SYSCLK     (1 &lt;&lt; 5)    </span><span class="comment">/**&lt; I2C2 clock is SYSCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad84482030ff52b18e57bffec41e9f464">  297</a></span>&#160;<span class="preprocessor">#define STM32_TIM1SW_MASK       (1 &lt;&lt; 8)    </span><span class="comment">/**&lt; TIM1 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga84b5c61668851a206253d83e4855ba05">  298</a></span>&#160;<span class="preprocessor">#define STM32_TIM1SW_PCLK2      (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; TIM1 clock is PCLK2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacf841e459340bfbfb2b65fadeca26a18">  299</a></span>&#160;<span class="preprocessor">#define STM32_TIM1SW_PLLX2      (1 &lt;&lt; 8)    </span><span class="comment">/**&lt; TIM1 clock is PLL*2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">  300</a></span>&#160;<span class="preprocessor">#define STM32_TIM8SW_MASK       (1 &lt;&lt; 9)    </span><span class="comment">/**&lt; TIM8 clock source mask.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad4d67c2525af30bb4179dab3e046949f">  301</a></span>&#160;<span class="preprocessor">#define STM32_TIM8SW_PCLK2      (0 &lt;&lt; 9)    </span><span class="comment">/**&lt; TIM8 clock is PCLK2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3a0ae98d8a70d6b96edca82102df02e0">  302</a></span>&#160;<span class="preprocessor">#define STM32_TIM8SW_PLLX2      (1 &lt;&lt; 9)    </span><span class="comment">/**&lt; TIM8 clock is PLL*2.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0960c47dd5835227bff8605efb762354">  303</a></span>&#160;<span class="preprocessor">#define STM32_HRTIM1SW_MASK     (1 &lt;&lt; 12)   </span><span class="comment">/**&lt; HRTIM1 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga17b4f25a886514539d36b6f4479f024b">  304</a></span>&#160;<span class="preprocessor">#define STM32_HRTIM1SW_PCLK2    (0 &lt;&lt; 12)   </span><span class="comment">/**&lt; HRTIM1 clock is PCLK2.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab4dcb97a705ac0f1b93f0ec3532dd7eb">  305</a></span>&#160;<span class="preprocessor">#define STM32_HRTIM1SW_PLLX2    (1 &lt;&lt; 12)   </span><span class="comment">/**&lt; HRTIM1 clock is PLL*2.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf7c18343fbe7d596815efec03673f1c0">  306</a></span>&#160;<span class="preprocessor">#define STM32_USART2SW_MASK     (3 &lt;&lt; 16)   </span><span class="comment">/**&lt; USART2 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga09a4149755ca078c880a2f04aec461ee">  307</a></span>&#160;<span class="preprocessor">#define STM32_USART2SW_PCLK     (0 &lt;&lt; 16)   </span><span class="comment">/**&lt; USART2 clock is PCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaeaa6ecd236dfdc770931a576da18159e">  308</a></span>&#160;<span class="preprocessor">#define STM32_USART2SW_SYSCLK   (1 &lt;&lt; 16)   </span><span class="comment">/**&lt; USART2 clock is SYSCLK.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6d840d7ea054a02fffb94ef23ce4b467">  309</a></span>&#160;<span class="preprocessor">#define STM32_USART2SW_LSE      (2 &lt;&lt; 16)   </span><span class="comment">/**&lt; USART2 clock is LSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gac58c43c3bbd0bc56045521fbb8bea91c">  310</a></span>&#160;<span class="preprocessor">#define STM32_USART2SW_HSI      (3 &lt;&lt; 16)   </span><span class="comment">/**&lt; USART2 clock is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga75094a732da734188ae3fcd820bb59b2">  311</a></span>&#160;<span class="preprocessor">#define STM32_USART3SW_MASK     (3 &lt;&lt; 18)   </span><span class="comment">/**&lt; USART3 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab55ea1b650cdce5885f3fb1e899097e7">  312</a></span>&#160;<span class="preprocessor">#define STM32_USART3SW_PCLK     (0 &lt;&lt; 18)   </span><span class="comment">/**&lt; USART3 clock is PCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga39d22012e0229a592fd4d63eff0bf22e">  313</a></span>&#160;<span class="preprocessor">#define STM32_USART3SW_SYSCLK   (1 &lt;&lt; 18)   </span><span class="comment">/**&lt; USART3 clock is SYSCLK.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga9207cb93d7fa77752f512d8a3f79b8c1">  314</a></span>&#160;<span class="preprocessor">#define STM32_USART3SW_LSE      (2 &lt;&lt; 18)   </span><span class="comment">/**&lt; USART3 clock is LSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaeb8cba780df5a81159880777e037dc83">  315</a></span>&#160;<span class="preprocessor">#define STM32_USART3SW_HSI      (3 &lt;&lt; 18)   </span><span class="comment">/**&lt; USART3 clock is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7a021c18f68d90b5419f00fea505eb3e">  316</a></span>&#160;<span class="preprocessor">#define STM32_UART4SW_MASK      (3 &lt;&lt; 20)   </span><span class="comment">/**&lt; USART4 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6d181ba364e924a79a147a73d0f7ca26">  317</a></span>&#160;<span class="preprocessor">#define STM32_UART4SW_PCLK      (0 &lt;&lt; 20)   </span><span class="comment">/**&lt; USART4 clock is PCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6a9d9fa8ef43631ccffa3072ec6a22d7">  318</a></span>&#160;<span class="preprocessor">#define STM32_UART4SW_SYSCLK    (1 &lt;&lt; 20)   </span><span class="comment">/**&lt; USART4 clock is SYSCLK.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab77406e2d3be90eb8ba1b532455c94f1">  319</a></span>&#160;<span class="preprocessor">#define STM32_UART4SW_LSE       (2 &lt;&lt; 20)   </span><span class="comment">/**&lt; USART4 clock is LSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad0def3c9170d0472742e9227626c7b01">  320</a></span>&#160;<span class="preprocessor">#define STM32_UART4SW_HSI       (3 &lt;&lt; 20)   </span><span class="comment">/**&lt; USART4 clock is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga471176c53760a9ed9190e2a75a38dd46">  321</a></span>&#160;<span class="preprocessor">#define STM32_UART5SW_MASK      (3 &lt;&lt; 22)   </span><span class="comment">/**&lt; USART5 clock source mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad5e74f61fa40cf57e0a05056380888a2">  322</a></span>&#160;<span class="preprocessor">#define STM32_UART5SW_PCLK      (0 &lt;&lt; 22)   </span><span class="comment">/**&lt; USART5 clock is PCLK.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga91b98836657303da04fcc47a27615e91">  323</a></span>&#160;<span class="preprocessor">#define STM32_UART5SW_SYSCLK    (1 &lt;&lt; 22)   </span><span class="comment">/**&lt; USART5 clock is SYSCLK.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3252d29528530e4eb99a761a0a82efbb">  324</a></span>&#160;<span class="preprocessor">#define STM32_UART5SW_LSE       (2 &lt;&lt; 22)   </span><span class="comment">/**&lt; USART5 clock is LSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacf812c68d1c99f82f0f8d7cacbd0cd1c">  325</a></span>&#160;<span class="preprocessor">#define STM32_UART5SW_HSI       (3 &lt;&lt; 22)   </span><span class="comment">/**&lt; USART5 clock is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga96da495dc2767bd8a9bf8b4f01d7b777">  326</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaf72a1f743e8faa0f05a66dd4b60d46b9">  327</a></span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Driver pre-compile time settings.                                         */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> * @name    Configuration options</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * @brief   Disables the PWR/RCC initialization in the HAL.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#if !defined(STM32_NO_INIT) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define STM32_NO_INIT                       FALSE</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaffb519ca907542b6bff9104700c0009d">  342</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * @brief   Enables or disables the programmable voltage detector.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#if !defined(STM32_PVD_ENABLE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define STM32_PVD_ENABLE                    FALSE</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab70d9b5c3764aac6282d594d8f6a88ec">  349</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * @brief   Sets voltage level for programmable voltage detector.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#if !defined(STM32_PLS) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define STM32_PLS                           STM32_PLS_LEV0</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">  356</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * @brief   Enables or disables the HSI clock source.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#if !defined(STM32_HSI_ENABLED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define STM32_HSI_ENABLED                   TRUE</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga2044f0288f2c20b27d6eee1e1a1e6256">  363</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * @brief   Enables or disables the LSI clock source.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if !defined(STM32_LSI_ENABLED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define STM32_LSI_ENABLED                   TRUE</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga02b4e3e6222baab7ee448cbbb2273370">  370</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * @brief   Enables or disables the HSE clock source.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#if !defined(STM32_HSE_ENABLED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define STM32_HSE_ENABLED                   TRUE</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">  377</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * @brief   Enables or disables the LSE clock source.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#if !defined(STM32_LSE_ENABLED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define STM32_LSE_ENABLED                   FALSE</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga05b49e91f478558d33b2b862718758fa">  384</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * @brief   Main clock source selection.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * @note    If the selected clock source is not the PLL then the PLL is not</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *          initialized and started.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#if !defined(STM32_SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define STM32_SW                            STM32_SW_PLL</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">  395</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * @brief   Clock source for the PLL.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * @note    This setting has only effect if the PLL is selected as the</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *          system clock source.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if !defined(STM32_PLLSRC) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define STM32_PLLSRC                        STM32_PLLSRC_HSE</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">  406</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * @brief   Crystal PLL pre-divider.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> * @note    This setting has only effect if the PLL is selected as the</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> *          system clock source.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#if !defined(STM32_PREDIV_VALUE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define STM32_PREDIV_VALUE                  1</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6a1dc0d1f404db00250eee320ee70b60">  417</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> * @brief   PLL multiplier value.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> * @note    The allowed range is 2...16.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#if !defined(STM32_PLLMUL_VALUE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define STM32_PLLMUL_VALUE                  9</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">  427</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * @brief   AHB prescaler value.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#if !defined(STM32_HPRE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define STM32_HPRE                          STM32_HPRE_DIV1</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">  436</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * @brief   APB1 prescaler value.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#if !defined(STM32_PPRE1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define STM32_PPRE1                         STM32_PPRE1_DIV2</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">  443</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * @brief   APB2 prescaler value.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#if !defined(STM32_PPRE2) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define STM32_PPRE2                         STM32_PPRE2_DIV2</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">  450</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * @brief   MCO pin setting.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#if !defined(STM32_MCOSEL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define STM32_MCOSEL                        STM32_MCOSEL_NOCLOCK</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">  457</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * @brief   ADC12 prescaler value.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC12PRES) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define STM32_ADC12PRES                     STM32_ADC12PRES_DIV1</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga53ddc8ca0ba8befeb086fbf9f1e529e0">  464</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * @brief   ADC34 prescaler value.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC34PRES) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define STM32_ADC34PRES                     STM32_ADC34PRES_DIV1</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae8ffecb53d7e6d0986cbb875cd98e0e8">  471</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * @brief   USART1 clock source.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#if !defined(STM32_USART1SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define STM32_USART1SW                      STM32_USART1SW_PCLK</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gade0c8b4992afc59bd1256c66c794bdeb">  478</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * @brief   USART2 clock source.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#if !defined(STM32_USART2SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define STM32_USART2SW                      STM32_USART2SW_PCLK</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gabb1ff66eb6982d137ed179e590485583">  485</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> * @brief   USART3 clock source.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#if !defined(STM32_USART3SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define STM32_USART3SW                      STM32_USART3SW_PCLK</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gadee0147236bd6ccd062536f468d188f4">  492</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * @brief   UART4 clock source.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#if !defined(STM32_UART4SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define STM32_UART4SW                       STM32_UART4SW_PCLK</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0e5267b0f1122de3238914c8299877b4">  499</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * @brief   UART5 clock source.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#if !defined(STM32_UART5SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define STM32_UART5SW                       STM32_UART5SW_PCLK</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga9df33431b70cb65966b572320509c4e8">  506</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * @brief   I2C1 clock source.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#if !defined(STM32_I2C1SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define STM32_I2C1SW                        STM32_I2C1SW_SYSCLK</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5f73f584e60bf235f5440ce5cee2ca20">  513</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * @brief   I2C2 clock source.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#if !defined(STM32_I2C2SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define STM32_I2C2SW                        STM32_I2C2SW_SYSCLK</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga18db0548b32c7d9b8bc4448c670bfd1b">  520</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * @brief   TIM1 clock source.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#if !defined(STM32_TIM1SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define STM32_TIM1SW                        STM32_TIM1SW_PCLK2</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga27fd8ee5368f1d18800f60f190b53d44">  527</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * @brief   TIM8 clock source.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#if !defined(STM32_TIM8SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define STM32_TIM8SW                        STM32_TIM8SW_PCLK2</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga185fbb756bdb2d64582625c10ebff0b8">  534</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * @brief   HRTIM1 clock source.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#if !defined(STM32_HRTIM1SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define STM32_HRTIM1SW                      STM32_HRTIM1SW_PCLK2</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga4f5cdd87fdd2043411b89aa674cbd9cf">  541</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * @brief   RTC clock source.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#if !defined(STM32_RTCSEL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define STM32_RTCSEL                        STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">  548</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * @brief   USB clock setting.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#if !defined(STM32_USB_CLOCK_REQUIRED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define STM32_USB_CLOCK_REQUIRED            TRUE</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0b209febf2d61ba32600c35654ba1bfc">  555</a></span>&#160;<span class="comment"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * @brief   USB prescaler initialization.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#if !defined(STM32_USBPRE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define STM32_USBPRE                        STM32_USBPRE_DIV1P5</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">  562</a></span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* Derived constants and error checks.                                       */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> * Configuration-related checks.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#if !defined(STM32F3xx_MCUCONF)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#error &quot;Using a wrong mcuconf.h file, STM32F3xx_MCUCONF not defined&quot;</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> * HSI related checks.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#if STM32_HSI_ENABLED</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_HSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#if STM32_SW == STM32_SW_HSI</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_SW&quot;</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#if STM32_USART1SW == STM32_USART1SW_HSI</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_USART1SW&quot;</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#if STM32_USART2SW == STM32_USART2SW_HSI</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_USART2SW&quot;</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#if STM32_USART3SW == STM32_USART3SW_HSI</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_USART3SW&quot;</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#if STM32_UART4SW == STM32_UART4SW_HSI</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_UART4SW&quot;</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#if STM32_UART5SW == STM32_UART5SW_HSI</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_UART5SW&quot;</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#if STM32_I2C1SW == STM32_I2C1SW_HSI</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_I2C1SW&quot;</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#if STM32_I2C2SW == STM32_I2C2SW_HSI</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_I2C2SW&quot;</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_HSI)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_SW and STM32_PLLSRC&quot;</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#if (STM32_MCOSEL == STM32_MCOSEL_HSI) ||                                   \</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">    ((STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) &amp;&amp;                              \</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">     (STM32_PLLSRC == STM32_PLLSRC_HSI))</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_MCOSEL&quot;</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_HSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * HSE related checks.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#if STM32_HSE_ENABLED</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#if STM32_HSECLK == 0</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#error &quot;HSE frequency not defined&quot;</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#elif (STM32_HSECLK &lt; STM32_HSECLK_MIN) || (STM32_HSECLK &gt; STM32_HSECLK_MAX)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#error &quot;STM32_HSECLK outside acceptable range (STM32_HSECLK_MIN...STM32_HSECLK_MAX)&quot;</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_HSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#if STM32_SW == STM32_SW_HSE</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_SW&quot;</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_HSE)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_SW and STM32_PLLSRC&quot;</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#if (STM32_MCOSEL == STM32_MCOSEL_HSE) ||                                   \</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">    ((STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) &amp;&amp;                              \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">     (STM32_PLLSRC == STM32_PLLSRC_HSE))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_MCOSEL&quot;</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_HSEDIV</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_RTCSEL&quot;</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_HSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * LSI related checks.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#if STM32_LSI_ENABLED</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_LSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#error &quot;LSI not enabled, required by STM32_RTCSEL&quot;</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_LSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * LSE related checks.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#if STM32_LSE_ENABLED</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#if !defined(STM32_LSECLK) || (STM32_LSECLK == 0)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#error &quot;STM32_LSECLK not defined&quot;</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#if (STM32_LSECLK &lt; STM32_LSECLK_MIN) || (STM32_LSECLK &gt; STM32_LSECLK_MAX)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#error &quot;STM32_LSECLK outside acceptable range (STM32_LSECLK_MIN...STM32_LSECLK_MAX)&quot;</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#if !defined(STM32_LSEDRV)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#error &quot;STM32_LSEDRV not defined&quot;</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#if (STM32_LSEDRV &gt;&gt; 3) &gt; 3</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#error &quot;STM32_LSEDRV outside acceptable range ((0&lt;&lt;3)...(3&lt;&lt;3))&quot;</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#if STM32_USART1SW == STM32_USART1SW_LSE</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_USART1SW&quot;</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#if STM32_USART2SW == STM32_USART2SW_LSE</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_USART2SW&quot;</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#if STM32_USART3SW == STM32_USART3SW_LSE</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_USART3SW&quot;</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#if STM32_UART4SW == STM32_UART4SW_LSE</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_UART4SW&quot;</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#if STM32_UART5SW == STM32_UART5SW_LSE</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_UART5SW&quot;</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_LSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_LSE</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_RTCSEL&quot;</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_LSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* PLL activation conditions.*/</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) ||                                           \</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">    (STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) ||                               \</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">    (STM32_TIM1SW == STM32_TIM1SW_PLLX2) ||                                 \</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">    (STM32_TIM8SW == STM32_TIM8SW_PLLX2) ||                                 \</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">    (STM32_ADC12PRES != STM32_ADC12PRES_NOCLOCK) ||                         \</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">    (STM32_ADC34PRES != STM32_ADC34PRES_NOCLOCK) ||                         \</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">    STM32_USB_CLOCK_REQUIRED ||                                             \</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * @brief   PLL activation flag.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define STM32_ACTIVATE_PLL          TRUE</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">  733</a></span>&#160;<span class="preprocessor">#define STM32_ACTIVATE_PLL          FALSE</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/* HSE prescaler setting check.*/</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#if ((STM32_PREDIV_VALUE &gt;= 1) || (STM32_PREDIV_VALUE &lt;= 16))</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define STM32_PREDIV                ((STM32_PREDIV_VALUE - 1) &lt;&lt; 0)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PREDIV value specified&quot;</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * @brief   PLLMUL field.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#if ((STM32_PLLMUL_VALUE &gt;= 2) &amp;&amp; (STM32_PLLMUL_VALUE &lt;= 16)) ||            \</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define STM32_PLLMUL                ((STM32_PLLMUL_VALUE - 2) &lt;&lt; 18)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">  750</a></span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PLLMUL_VALUE value specified&quot;</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * @brief   PLL input clock frequency.</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#if (STM32_PLLSRC == STM32_PLLSRC_HSE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define STM32_PLLCLKIN              (STM32_HSECLK / STM32_PREDIV_VALUE)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#elif STM32_PLLSRC == STM32_PLLSRC_HSI</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">  759</a></span>&#160;<span class="preprocessor">#define STM32_PLLCLKIN              (STM32_HSICLK / 2)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PLLSRC value specified&quot;</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/* PLL input frequency range check.*/</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#if (STM32_PLLCLKIN &lt; STM32_PLLIN_MIN) || (STM32_PLLCLKIN &gt; STM32_PLLIN_MAX)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#error &quot;STM32_PLLCLKIN outside acceptable range (STM32_PLLIN_MIN...STM32_PLLIN_MAX)&quot;</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * @brief   PLL output clock frequency.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define STM32_PLLCLKOUT             (STM32_PLLCLKIN * STM32_PLLMUL_VALUE)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">  774</a></span>&#160;<span class="comment">/* PLL output frequency range check.*/</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#if (STM32_PLLCLKOUT &lt; STM32_PLLOUT_MIN) || (STM32_PLLCLKOUT &gt; STM32_PLLOUT_MAX)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#error &quot;STM32_PLLCLKOUT outside acceptable range (STM32_PLLOUT_MIN...STM32_PLLOUT_MAX)&quot;</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * @brief   System clock source.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_PLLCLKOUT</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#elif (STM32_SW == STM32_SW_HSI)</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">  785</a></span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_HSICLK</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#elif (STM32_SW == STM32_SW_HSE)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_HSECLK</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_SW value specified&quot;</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* Check on the system clock.*/</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#if STM32_SYSCLK &gt; STM32_SYSCLK_MAX</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#error &quot;STM32_SYSCLK above maximum rated frequency (STM32_SYSCLK_MAX)&quot;</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> * @brief   AHB frequency.</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#if (STM32_HPRE == STM32_HPRE_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 1)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV2</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">  803</a></span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 2)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV4</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 4)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV8</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 8)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV16</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 16)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV64</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 64)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV128</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 128)</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV256</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 256)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV512</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 512)</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_HPRE value specified&quot;</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* AHB frequency check.*/</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#if STM32_HCLK &gt; STM32_SYSCLK_MAX</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#error &quot;STM32_HCLK exceeding maximum frequency (STM32_SYSCLK_MAX)&quot;</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"> * @brief   APB1 frequency.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#if (STM32_PPRE1 == STM32_PPRE1_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define STM32_PCLK1                  (STM32_HCLK / 1)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV2</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">  833</a></span>&#160;<span class="preprocessor">#define STM32_PCLK1                  (STM32_HCLK / 2)</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV4</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define STM32_PCLK1                  (STM32_HCLK / 4)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV8</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define STM32_PCLK1                  (STM32_HCLK / 8)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV16</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define STM32_PCLK1                  (STM32_HCLK / 16)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PPRE1 value specified&quot;</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/* APB1 frequency check.*/</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#if STM32_PCLK1 &gt; STM32_PCLK1_MAX</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#error &quot;STM32_PCLK1 exceeding maximum frequency (STM32_PCLK1_MAX)&quot;</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> * @brief   APB2 frequency.</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#if (STM32_PPRE2 == STM32_PPRE2_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define STM32_PCLK2                  (STM32_HCLK / 1)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV2</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">  855</a></span>&#160;<span class="preprocessor">#define STM32_PCLK2                  (STM32_HCLK / 2)</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV4</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define STM32_PCLK2                  (STM32_HCLK / 4)</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV8</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define STM32_PCLK2                  (STM32_HCLK / 8)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV16</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define STM32_PCLK2                  (STM32_HCLK / 16)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PPRE2 value specified&quot;</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/* APB2 frequency check.*/</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#if STM32_PCLK2 &gt; STM32_PCLK2_MAX</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#error &quot;STM32_PCLK2 exceeding maximum frequency (STM32_PCLK2_MAX)&quot;</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> * @brief   RTC clock.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#if (STM32_RTCSEL == STM32_RTCSEL_LSE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                STM32_LSECLK</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">  877</a></span>&#160;<span class="preprocessor">#define STM32_RTCCLK                STM32_LSICLK</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_HSEDIV</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                (STM32_HSECLK / 32)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_NOCLOCK</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                0</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for RTC clock&quot;</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> * @brief   ADC12 frequency.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#if (STM32_ADC12PRES == STM32_ADC12PRES_NOCLOCK) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              0</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV1</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacd9740596f9f02fa3948be0c39fb822d">  892</a></span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 1)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV2</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 2)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV4</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 4)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV6</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 6)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV8</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 8)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV10</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 10)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV12</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 12)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV16</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 16)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV32</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 32)</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV64</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 64)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV128</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 128)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#elif STM32_ADC12PRES == STM32_ADC12PRES_DIV256</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define STM32_ADC12CLK              (STM32_PLLCLKOUT / 256)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_ADC12PRES value specified&quot;</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> * @brief   ADC34 frequency.</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#if (STM32_ADC34PRES == STM32_ADC34PRES_NOCLOCK) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              0</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV1</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">  925</a></span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 1)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV2</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 2)</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV4</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 4)</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV6</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 6)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV8</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 8)</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV10</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 10)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV12</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 12)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV16</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 16)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV32</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 32)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV64</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 64)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV128</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 128)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#elif STM32_ADC34PRES == STM32_ADC34PRES_DIV256</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define STM32_ADC34CLK              (STM32_PLLCLKOUT / 256)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_ADC34PRES value specified&quot;</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* ADC12 frequency check.*/</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#if STM32_ADC12CLK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC12CLK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* ADC34 frequency check.*/</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#if STM32_ADC34CLK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC34CLK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> * @brief   I2C1 frequency.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#if STM32_I2C1SW == STM32_I2C1SW_HSI</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define STM32_I2C1CLK               STM32_HSICLK</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#elif STM32_I2C1SW == STM32_I2C1SW_SYSCLK</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define STM32_I2C1CLK               STM32_SYSCLK</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gae1e18a924241283e72511043775df1b8">  970</a></span>&#160;<span class="preprocessor">#error &quot;invalid source selected for I2C1 clock&quot;</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> * @brief   I2C2 frequency.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#if STM32_I2C2SW == STM32_I2C2SW_HSI</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define STM32_I2C2CLK               STM32_HSICLK</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#elif STM32_I2C2SW == STM32_I2C2SW_SYSCLK</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define STM32_I2C2CLK               STM32_SYSCLK</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gadc3e20b03544809a0e3720e8a2cea969">  981</a></span>&#160;<span class="preprocessor">#error &quot;invalid source selected for I2C2 clock&quot;</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> * @brief   USART1 frequency.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#if STM32_USART1SW == STM32_USART1SW_PCLK</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define STM32_USART1CLK             STM32_PCLK2</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#elif STM32_USART1SW == STM32_USART1SW_SYSCLK</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga92b746ea192640e5cac70127eef7d006">  990</a></span>&#160;<span class="preprocessor">#define STM32_USART1CLK             STM32_SYSCLK</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#elif STM32_USART1SW == STM32_USART1SW_LSE</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define STM32_USART1CLK             STM32_LSECLK</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#elif STM32_USART1SW == STM32_USART1SW_HSI</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define STM32_USART1CLK             STM32_HSICLK</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for USART1 clock&quot;</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> * @brief   USART2 frequency.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#if STM32_USART2SW == STM32_USART2SW_PCLK</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define STM32_USART2CLK             STM32_PCLK1</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#elif STM32_USART2SW == STM32_USART2SW_SYSCLK</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga8002bfd28b177fc0be56473091629ca3"> 1005</a></span>&#160;<span class="preprocessor">#define STM32_USART2CLK             STM32_SYSCLK</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#elif STM32_USART2SW == STM32_USART2SW_LSE</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define STM32_USART2CLK             STM32_LSECLK</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#elif STM32_USART2SW == STM32_USART2SW_HSI</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define STM32_USART2CLK             STM32_HSICLK</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for USART2 clock&quot;</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"> * @brief   USART3 frequency.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#if STM32_USART3SW == STM32_USART3SW_PCLK</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define STM32_USART3CLK             STM32_PCLK1</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#elif STM32_USART3SW == STM32_USART3SW_SYSCLK</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaaebb75492d01938ec3417e01aadb52e5"> 1020</a></span>&#160;<span class="preprocessor">#define STM32_USART3CLK             STM32_SYSCLK</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#elif STM32_USART3SW == STM32_USART3SW_LSE</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define STM32_USART3CLK             STM32_LSECLK</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#elif STM32_USART3SW == STM32_USART3SW_HSI</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define STM32_USART3CLK             STM32_HSICLK</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for USART3 clock&quot;</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"> * @brief   UART4 frequency.</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#if STM32_UART4SW == STM32_UART4SW_PCLK</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define STM32_UART4CLK             STM32_PCLK1</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#elif STM32_UART4SW == STM32_UART4SW_SYSCLK</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5160476b3a17c010b53f0b74e5bb4fed"> 1035</a></span>&#160;<span class="preprocessor">#define STM32_UART4CLK             STM32_SYSCLK</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#elif STM32_UART4SW == STM32_UART4SW_LSE</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define STM32_UART4CLK             STM32_LSECLK</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#elif STM32_UART4SW == STM32_UART4SW_HSI</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define STM32_UART4CLK             STM32_HSICLK</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for UART4 clock&quot;</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"> * @brief   UART5 frequency.</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#if STM32_UART5SW == STM32_UART5SW_PCLK</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define STM32_UART5CLK             STM32_PCLK1</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#elif STM32_UART5SW == STM32_UART5SW_SYSCLK</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga6691c818c1e0a2a37ee1ce9eeaff3dfa"> 1050</a></span>&#160;<span class="preprocessor">#define STM32_UART5CLK             STM32_SYSCLK</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#elif STM32_UART5SW == STM32_UART5SW_LSE</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define STM32_UART5CLK             STM32_LSECLK</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#elif STM32_UART5SW == STM32_UART5SW_HSI</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define STM32_UART5CLK             STM32_HSICLK</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for UART5 clock&quot;</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"> * @brief   TIM1 frequency.</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#if STM32_TIM1SW == STM32_TIM1SW_PCLK2</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#if STM32_PPRE2 == STM32_PPRE2_DIV1</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define STM32_TIM1CLK               STM32_PCLK2</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define STM32_TIM1CLK               (STM32_PCLK2 * 2)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga5dcf8fe7535c12463a02c5fca3e34c3e"> 1068</a></span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#elif STM32_TIM1SW == STM32_TIM1SW_PLLX2</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_PLL) ||                                           \</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">    (STM32_HPRE != STM32_HPRE_DIV1) ||                                      \</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">    (STM32_PPRE2 != STM32_PPRE2_DIV1)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#error &quot;double clock mode cannot be activated for TIM1 under the current settings&quot;</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define STM32_TIM1CLK               (STM32_PLLCLKOUT * 2)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for TIM1 clock&quot;</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> * @brief   TIM8 frequency.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#if STM32_TIM8SW == STM32_TIM8SW_PCLK2</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#if STM32_PPRE2 == STM32_PPRE2_DIV1</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define STM32_TIM8CLK               STM32_PCLK2</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define STM32_TIM8CLK               (STM32_PCLK2 * 2)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga016c7e4e139db09a247107bb0583960b"> 1090</a></span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#elif STM32_TIM8SW == STM32_TIM8SW_PLLX2</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_PLL) ||                                           \</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">    (STM32_HPRE != STM32_HPRE_DIV1) ||                                      \</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">    (STM32_PPRE2 != STM32_PPRE2_DIV1)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#error &quot;double clock mode cannot be activated for TIM8 under the current settings&quot;</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define STM32_TIM8CLK               (STM32_PLLCLKOUT * 2)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for TIM8 clock&quot;</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> * @brief   HRTIM1 frequency.</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#if STM32_HRTIM1SW == STM32_HRTIM1SW_PCLK2</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#if STM32_PPRE2 == STM32_PPRE2_DIV1</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define STM32_HRTIM1CLK               STM32_PCLK2</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define STM32_HRTIM1CLK               (STM32_PCLK2 * 2)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga1f1ae99e4a23fc9c75137d17a7d638a9"> 1112</a></span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#elif STM32_HRTIM1SW == STM32_HRTIM1SW_PLLX2</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_PLL) ||                                           \</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">    (STM32_HPRE != STM32_HPRE_DIV1) ||                                      \</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">    (STM32_PPRE2 != STM32_PPRE2_DIV1)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#error &quot;double clock mode cannot be activated for HRTIM1 under the current settings&quot;</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define STM32_HRTIM1CLK               (STM32_PLLCLKOUT * 2)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for HRTIM1 clock&quot;</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"> * @brief   Timers 2, 3, 4, 6, 7 frequency.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#if (STM32_PPRE1 == STM32_PPRE1_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define STM32_TIMCLK1               (STM32_PCLK1 * 1)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3"> 1131</a></span>&#160;<span class="preprocessor">#define STM32_TIMCLK1               (STM32_PCLK1 * 2)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"> * @brief   Timers 1, 8, 15, 16, 17 frequency.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#if (STM32_PPRE2 == STM32_PPRE2_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define STM32_TIMCLK2               (STM32_PCLK2 * 1)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686"> 1140</a></span>&#160;<span class="preprocessor">#define STM32_TIMCLK2               (STM32_PCLK2 * 2)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"> * @brief   USB frequency.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#if (STM32_USBPRE == STM32_USBPRE_DIV1P5) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define STM32_USBCLK                ((STM32_PLLCLKOUT * 2) / 3)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#elif (STM32_USBPRE == STM32_USBPRE_DIV1)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga1f9855fb229637f68a7909d94630073d"> 1149</a></span>&#160;<span class="preprocessor">#define STM32_USBCLK                STM32_PLLCLKOUT</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_USBPRE value specified&quot;</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment"> * @brief   Flash settings.</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#if (STM32_HCLK &lt;= 24000000) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000010</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#elif STM32_HCLK &lt;= 48000000</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563"> 1160</a></span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000011</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000012</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* Driver data structures and types.                                         */</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/* Driver macros.                                                            */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* External declarations.                                                    */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* Various helpers.*/</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#include &quot;nvic.h&quot;</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#include &quot;cache.h&quot;</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#include &quot;mpu_v7m.h&quot;</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32__isr_8h.html">stm32_isr.h</a>&quot;</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32__dma_8h.html">stm32_dma.h</a>&quot;</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32__rcc_8h.html">stm32_rcc.h</a>&quot;</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_LLD_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___h_a_l_html_ga07d5821e5a06754e2ce920c97890d06f"><div class="ttname"><a href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a></div><div class="ttdeci">void hal_lld_init(void)</div><div class="ttdoc">Low level HAL driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00105">hal_lld.c:105</a></div></div>
<div class="ttc" id="group___h_a_l_html_gacdc37c6e05255d6485d9dfe06cdf82f5"><div class="ttname"><a href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a></div><div class="ttdeci">void stm32_clock_init(void)</div><div class="ttdoc">STM32 clocks and PLL initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00150">hal_lld.c:150</a></div></div>
<div class="ttc" id="stm32__dma_8h_html"><div class="ttname"><a href="stm32__dma_8h.html">stm32_dma.h</a></div><div class="ttdoc">DMA helper driver header. </div></div>
<div class="ttc" id="stm32__registry_8h_html"><div class="ttname"><a href="stm32__registry_8h.html">stm32_registry.h</a></div><div class="ttdoc">STM32F3xx capabilities registry. </div></div>
<div class="ttc" id="stm32__rcc_8h_html"><div class="ttname"><a href="stm32__rcc_8h.html">stm32_rcc.h</a></div><div class="ttdoc">RCC helper driver header. </div></div>
<div class="ttc" id="stm32__isr_8h_html"><div class="ttname"><a href="stm32__isr_8h.html">stm32_isr.h</a></div><div class="ttdoc">STM32F3xx ISR handler code. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_f80bc3dd223b72d1d49f21e0035dc5e4.html">alex</a></li><li class="navelem"><a class="el" href="dir_22cd421655961df35307445372924111.html">DEV</a></li><li class="navelem"><a class="el" href="dir_32ea984c947d1eccd2c9d12860af69d9.html">STM32</a></li><li class="navelem"><a class="el" href="dir_37edc49dec79a8e0742fe959f71b5779.html">CHIBIOS</a></li><li class="navelem"><a class="el" href="dir_4c5ba9d77de38bb2a7968a864d95c47b.html">chibios_svn_mirror</a></li><li class="navelem"><a class="el" href="dir_f4ae0a31188d25a06522f7787dfa2dbc.html">os</a></li><li class="navelem"><a class="el" href="dir_aa9517135aa479eaaafdf8df477efa31.html">hal</a></li><li class="navelem"><a class="el" href="dir_92727968ccacb9925a09d76717894883.html">ports</a></li><li class="navelem"><a class="el" href="dir_9be6a915d424124b901ffb9461a23881.html">STM32</a></li><li class="navelem"><a class="el" href="dir_597aeeb403e6520ea16e966ad8f52397.html">STM32F3xx</a></li><li class="navelem"><a class="el" href="hal__lld_8h.html">hal_lld.h</a></li>
    <li class="footer">Generated on Fri Mar 15 2019 10:29:42 for ChibiOS/HAL for STM32F3xx by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
