   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c_stm32l4x.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.i2cConfigure,"ax",%progbits
  18              		.align	1
  19              		.global	i2cConfigure
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	i2cConfigure:
  26              	.LFB510:
  27              		.file 1 "../system/src/drivers/l4/i2c_stm32l4x.c"
   1:../system/src/drivers/l4/i2c_stm32l4x.c **** #include "drivers/i2c.h"
   2:../system/src/drivers/l4/i2c_stm32l4x.c **** 
   3:../system/src/drivers/l4/i2c_stm32l4x.c **** #include "main.h"
   4:../system/src/drivers/l4/i2c_stm32l4x.c **** 
   5:../system/src/drivers/l4/i2c_stm32l4x.c **** #include "station_config_target_hw.h"
   6:../system/src/drivers/l4/i2c_stm32l4x.c **** 
   7:../system/src/drivers/l4/i2c_stm32l4x.c **** #include <stm32l4xx.h>
   8:../system/src/drivers/l4/i2c_stm32l4x.c **** #include <stm32l4xx_ll_gpio.h>
   9:../system/src/drivers/l4/i2c_stm32l4x.c **** #include <stm32l4xx_ll_i2c.h>
  10:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  11:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint16_t i2c_remote_addr = 0;
  12:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_tx_data[32] = {'\0'};
  13:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_rx_data[32] = {'\0'};
  14:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_rxing = 0;
  15:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_txing = 0;
  16:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_done = 0;
  17:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_tx_queue_len = 0;
  18:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_trx_data_counter = 0;
  19:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_rx_bytes_number = 0;
  20:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint8_t i2c_error_counter = 0;
  21:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  22:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile i2c_state_t i2c_state;
  23:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  24:../system/src/drivers/l4/i2c_stm32l4x.c **** volatile uint32_t i2cStartTime;
  25:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  26:../system/src/drivers/l4/i2c_stm32l4x.c **** #define MAX_I2C_ERRORS_PER_COMM 5
  27:../system/src/drivers/l4/i2c_stm32l4x.c **** #define I2C_TIMEOUT 100
  28:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  29:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cConfigure() {			// funkcja konfiguruje pierwszy kontroler i2c!!!
  28              		.loc 1 29 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 4, -32
  35              		.cfi_offset 5, -28
  36              		.cfi_offset 6, -24
  37              		.cfi_offset 7, -20
  38              		.cfi_offset 8, -16
  39              		.cfi_offset 9, -12
  40              		.cfi_offset 10, -8
  41              		.cfi_offset 14, -4
  42 0004 8EB0     		sub	sp, sp, #56
  43              		.cfi_def_cfa_offset 88
  44              	.LVL0:
  45              	.LBB92:
  46              	.LBB93:
  47              		.file 2 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @file    stm32l4xx_ll_i2c.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief   Header file of I2C LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   ******************************************************************************
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @attention
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * All rights reserved.</center></h2>
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * the "License"; You may not use this file except in compliance with the
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * License. You may obtain a copy of the License at:
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   ******************************************************************************
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #ifndef STM32L4xx_LL_I2C_H
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define STM32L4xx_LL_I2C_H
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #ifdef __cplusplus
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** extern "C" {
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #endif
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Includes ------------------------------------------------------------------*/
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #include "stm32l4xx.h"
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @addtogroup STM32L4xx_LL_Driver
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4)
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL I2C
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Private types -------------------------------------------------------------*/
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Private variables ---------------------------------------------------------*/
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Private constants ---------------------------------------------------------*/
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Constants I2C Private Constants
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Private macros ------------------------------------------------------------*/
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Macros I2C Private Macros
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Exported types ------------------------------------------------------------*/
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** typedef struct
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MOD
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t Timing;              /*!< Specifies the SDA setup, hold time and the SCL high, low perio
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter must be set by referring to the STM32CubeMX Too
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      the helper macro @ref __LL_I2C_CONVERT_TIMINGS().
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t AnalogFilter;        /*!< Enables or disables analog noise filter.
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_S
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t DigitalFilter;       /*!< Configures the digital noise filter.
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter can be a number between Min_Data = 0x00 and Max
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter must be a value between Min_Data = 0x00 and Max
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after t
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDG
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1.
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** } LL_I2C_InitTypeDef;
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Exported constants --------------------------------------------------------*/
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_WriteReg function
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_ADDRCF                   I2C_ICR_ADDRCF          /*!< Address Matched flag   */
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_NACKCF                   I2C_ICR_NACKCF          /*!< Not Acknowledge flag   */
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_STOPCF                   I2C_ICR_STOPCF          /*!< Stop detection flag    */
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_BERRCF                   I2C_ICR_BERRCF          /*!< Bus error flag         */
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_ARLOCF                   I2C_ICR_ARLOCF          /*!< Arbitration Lost flag  */
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_OVRCF                    I2C_ICR_OVRCF           /*!< Overrun/Underrun flag  */
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_PECCF                    I2C_ICR_PECCF           /*!< PEC error flag         */
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_TIMOUTCF                 I2C_ICR_TIMOUTCF        /*!< Timeout detection flag */
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ICR_ALERTCF                  I2C_ICR_ALERTCF         /*!< Alert flag             */
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_ReadReg function
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_TXE                      I2C_ISR_TXE             /*!< Transmit data register emp
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_TXIS                     I2C_ISR_TXIS            /*!< Transmit interrupt status 
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_RXNE                     I2C_ISR_RXNE            /*!< Receive data register not 
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_ADDR                     I2C_ISR_ADDR            /*!< Address matched (slave mod
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_NACKF                    I2C_ISR_NACKF           /*!< Not Acknowledge received f
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_STOPF                    I2C_ISR_STOPF           /*!< Stop detection flag       
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_TC                       I2C_ISR_TC              /*!< Transfer Complete (master 
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_TCR                      I2C_ISR_TCR             /*!< Transfer Complete Reload  
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_BERR                     I2C_ISR_BERR            /*!< Bus error                 
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_ARLO                     I2C_ISR_ARLO            /*!< Arbitration lost          
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_OVR                      I2C_ISR_OVR             /*!< Overrun/Underrun (slave mo
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SM
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SM
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_ALERT                    I2C_ISR_ALERT           /*!< SMBus alert (SMBus mode)  
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ISR_BUSY                     I2C_ISR_BUSY            /*!< Bus busy                  
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_IT IT Defines
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_TXIE                     I2C_CR1_TXIE            /*!< TX Interrupt enable       
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_RXIE                     I2C_CR1_RXIE            /*!< RX Interrupt enable       
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_ADDRIE                   I2C_CR1_ADDRIE          /*!< Address match Interrupt en
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_NACKIE                   I2C_CR1_NACKIE          /*!< Not acknowledge received I
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_STOPIE                   I2C_CR1_STOPIE          /*!< STOP detection Interrupt e
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_TCIE                     I2C_CR1_TCIE            /*!< Transfer Complete interrup
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_CR1_ERRIE                    I2C_CR1_ERRIE           /*!< Error interrupts enable   
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_I2C                    0x00000000U              /*!< I2C Master or Slave mode  
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_HOST             I2C_CR1_SMBHEN           /*!< SMBus Host address acknowl
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE           0x00000000U              /*!< SMBus Device default mode 
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE_ARP       I2C_CR1_SMBDEN           /*!< SMBus Device Default addre
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_ENABLE          0x00000000U             /*!< Analog filter is enabled. 
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_DISABLE         I2C_CR1_ANFOFF          /*!< Analog filter is disabled.
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_7BIT         0x00000000U              /*!< Master operates in 7-bit 
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_10BIT        I2C_CR2_ADD10            /*!< Master operates in 10-bit
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_7BIT             0x00000000U             /*!< Own address 1 is a 7-bit a
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_10BIT            I2C_OAR1_OA1MODE        /*!< Own address 1 is a 10-bit 
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_NOMASK           I2C_OAR2_OA2NOMASK      /*!< Own Address2 No mask.     
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK01           I2C_OAR2_OA2MASK01      /*!< Only Address2 bits[7:2] ar
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK02           I2C_OAR2_OA2MASK02      /*!< Only Address2 bits[7:3] ar
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK03           I2C_OAR2_OA2MASK03      /*!< Only Address2 bits[7:4] ar
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK04           I2C_OAR2_OA2MASK04      /*!< Only Address2 bits[7:5] ar
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK05           I2C_OAR2_OA2MASK05      /*!< Only Address2 bits[7:6] ar
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK06           I2C_OAR2_OA2MASK06      /*!< Only Address2 bits[7] are 
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK07           I2C_OAR2_OA2MASK07      /*!< No comparison is done. All
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ACK                          0x00000000U              /*!< ACK is sent after current
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_NACK                         I2C_CR2_NACK             /*!< NACK is sent after curren
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_7BIT               0x00000000U              /*!< Slave Address in 7-bit. *
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_10BIT              I2C_CR2_ADD10            /*!< Slave Address in 10-bit.*
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_REQUEST_WRITE                0x00000000U              /*!< Master request a write tr
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_REQUEST_READ                 I2C_CR2_RD_WRN           /*!< Master request a read tra
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_MODE Transfer End Mode
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_RELOAD                  I2C_CR2_RELOAD                                      /*!
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_AUTOEND                 I2C_CR2_AUTOEND                                     /*!
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SOFTEND                 0x00000000U                                         /*!
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_RELOAD            LL_I2C_MODE_RELOAD                                  /*!
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC    LL_I2C_MODE_AUTOEND                                 /*!
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC    LL_I2C_MODE_SOFTEND                                 /*!
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE)   /*!
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE)   /*!
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_NOSTARTSTOP         0x00000000U                                            
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_STOP                (uint32_t)(0x80000000U | I2C_CR2_STOP)                 
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_READ          (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_WRITE         (uint32_t)(0x80000000U | I2C_CR2_START)                
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_READ   (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_WRITE  (uint32_t)(0x80000000U | I2C_CR2_START)                
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_READ  (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)                
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_WRITE              0x00000000U              /*!< Write transfer request by
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_READ               I2C_ISR_DIR              /*!< Read transfer request by 
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_TRANSMIT        0x00000000U              /*!< Get address of data regis
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_RECEIVE         0x00000001U              /*!< Get address of data regis
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW      0x00000000U          /*!< TimeoutA is used to detec
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE   /*!< TimeoutA is used to detec
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA               I2C_TIMEOUTR_TIMOUTEN                                  
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTB               I2C_TIMEOUTR_TEXTEN                                    
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_SMBUS_ALL_TIMEOUT            (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Exported macro ------------------------------------------------------------*/
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Write a value in I2C register
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __REG__ Register to be written
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __VALUE__ Value to be written in the register
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Read a value in I2C register
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __REG__ Register to be read
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Register value
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __PRESCALER__ This parameter must be a value between  Min_Data=0 and Max_Data=0xF.
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __DATA_SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF.
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __DATA_HOLD_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. 
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __CLOCK_HIGH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0x
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  __CLOCK_LOW_PERIOD__ This parameter must be a value between  Min_Data=0 and Max_Data=0x
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** #define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __DATA_SETUP_TIME__, __DATA_HOLD_TIME__, __CLOCK_HI
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   ((((uint32_t)(__PRESCALER__)         << I2C_TIMINGR_PRESC_Pos)  & I2C_TIMINGR_PRESC)   | \
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****    (((uint32_t)(__DATA_SETUP_TIME__)   << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL)  | \
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****    (((uint32_t)(__DATA_HOLD_TIME__)    << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL)  | \
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****    (((uint32_t)(__CLOCK_HIGH_PERIOD__) << I2C_TIMINGR_SCLH_Pos)   & I2C_TIMINGR_SCLH)    | \
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****    (((uint32_t)(__CLOCK_LOW_PERIOD__)  << I2C_TIMINGR_SCLL_Pos)   & I2C_TIMINGR_SCLL))
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /* Exported functions --------------------------------------------------------*/
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Configuration Configuration
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable I2C peripheral (PE = 1).
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Enable
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable I2C peripheral (PE = 0).
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   When PE = 0, the I2C SCL and SDA lines are released.
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Internal state machines and status bits are put back to their reset value.
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         When cleared, PE must be kept low for at least 3 APB clock cycles.
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Disable
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
  48              		.loc 2 407 0
  49 0006 2D4C     		ldr	r4, .L3
  50 0008 2368     		ldr	r3, [r4]
  51 000a 23F00103 		bic	r3, r3, #1
  52 000e 2360     		str	r3, [r4]
  53              	.LVL1:
  54              	.LBE93:
  55              	.LBE92:
  56              	.LBB94:
  57              	.LBB95:
  58              		.file 3 "../system/include/cmsis/stm32l4xx/core_cm4.h"
   1:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**************************************************************************//**
   2:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @version  V5.1.0
   5:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @date     13. March 2019
   6:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
   7:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*
   8:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  10:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  12:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  16:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  18:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * limitations under the License.
  23:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  24:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  25:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__clang__)
  28:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  30:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  31:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  34:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include <stdint.h>
  35:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  36:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
  37:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
  38:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  39:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  40:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  41:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../system/include/cmsis/stm32l4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  44:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  47:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  50:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  53:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  54:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  55:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
  56:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 CMSIS definitions
  57:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
  58:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  59:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup Cortex_M4
  60:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
  61:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  62:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  63:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_version.h"
  64:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  65:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../system/include/cmsis/stm32l4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  71:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  73:../system/include/cmsis/stm32l4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../system/include/cmsis/stm32l4xx/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
  76:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined ( __CC_ARM )
  77:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  80:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  81:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  83:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  84:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  85:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  86:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  87:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  88:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARM_FP
  90:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  92:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  93:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  95:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  96:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  97:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  98:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  99:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 104:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 105:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 107:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 108:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 109:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 110:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 111:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 112:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARMVFP__
 114:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 116:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 117:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 119:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 120:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 121:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 122:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 123:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 124:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 128:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 129:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 131:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 132:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 133:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 134:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 135:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __FPU_VFP__
 138:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 140:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 141:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 143:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 144:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 145:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 146:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 152:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 153:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 155:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 156:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 157:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 158:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 159:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 160:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 161:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 164:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 166:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
 167:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 168:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 171:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 177:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
 178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 179:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 180:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* check device defines and use defaults */
 181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __CM4_REV
 183:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 187:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 191:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 192:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 197:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 201:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 206:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 207:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 208:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 210:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 212:../system/include/cmsis/stm32l4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 216:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
 219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 221:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 224:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* following defines should be used for structure members */
 225:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 229:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 232:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 233:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
 234:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 Register Abstraction
 235:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Register contain:
 236:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register
 237:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Register
 238:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SCB Register
 239:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Register
 240:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Register
 241:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core MPU Register
 242:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core FPU Register
 243:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
 244:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 245:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 250:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Core Register type definitions.
 253:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 254:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 256:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 257:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 259:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 260:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 261:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 262:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 263:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../system/include/cmsis/stm32l4xx/core_cm4.h **** } APSR_Type;
 274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 275:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* APSR Register Definitions */
 276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 294:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 295:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 298:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 299:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 300:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 301:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 302:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../system/include/cmsis/stm32l4xx/core_cm4.h **** } IPSR_Type;
 307:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 308:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IPSR Register Definitions */
 309:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 312:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 313:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 314:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 316:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 317:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 318:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 319:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 320:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../system/include/cmsis/stm32l4xx/core_cm4.h **** } xPSR_Type;
 335:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 336:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* xPSR Register Definitions */
 337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 343:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 346:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 367:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 368:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 369:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 371:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 372:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 373:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 374:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 375:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CONTROL_Type;
 382:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 383:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CONTROL Register Definitions */
 384:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 393:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 395:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 396:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 397:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 401:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 404:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 406:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 407:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../system/include/cmsis/stm32l4xx/core_cm4.h **** }  NVIC_Type;
 422:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 423:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 427:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 429:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 430:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 431:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 435:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 437:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 438:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 440:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 441:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 442:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCB_Type;
 464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 465:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 481:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 509:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 512:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 516:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 520:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 523:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 526:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 529:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 535:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 538:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 542:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 548:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 564:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 567:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 571:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 574:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 577:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 580:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 583:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 586:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 589:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 592:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 595:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 598:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 601:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 604:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 607:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 610:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 614:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 620:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 624:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 630:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 643:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 646:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 649:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 652:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 655:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 658:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 661:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 665:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 668:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 671:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 674:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 677:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 680:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 684:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 687:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 690:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 694:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 697:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 700:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 703:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 706:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 708:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 709:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 710:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 714:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 715:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 716:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 717:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 719:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 720:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 721:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCnSCB_Type;
 725:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 726:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 730:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 734:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 737:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 740:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 743:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 746:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 748:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 749:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 750:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 754:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 755:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 756:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 757:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 759:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 760:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 761:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SysTick_Type;
 766:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 767:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 771:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 774:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 777:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 780:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 784:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 788:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 792:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 795:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 798:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 800:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 801:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 802:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 806:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 807:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 808:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 809:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 811:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 812:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 813:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  union
 814:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 815:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:../system/include/cmsis/stm32l4xx/core_cm4.h **** } ITM_Type;
 843:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 844:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 848:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 852:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 855:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 858:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 861:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 864:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 867:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 870:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 873:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 876:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 880:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 883:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 886:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 888:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 889:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 890:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 894:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 895:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 896:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 897:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 899:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 900:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 901:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../system/include/cmsis/stm32l4xx/core_cm4.h **** } DWT_Type;
 925:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 926:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Control Register Definitions */
 927:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 930:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 933:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 936:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 939:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 942:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 945:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 948:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 951:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 954:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 957:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 960:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 963:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 966:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 969:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 972:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 975:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 978:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 981:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 985:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 989:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 993:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 997:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1001:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1005:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1009:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1012:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1015:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1018:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1021:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1024:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1027:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1030:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1033:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1035:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1036:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1037:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1041:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1042:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1043:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1044:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1046:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1047:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1048:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../system/include/cmsis/stm32l4xx/core_cm4.h **** } TPI_Type;
1073:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1074:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1078:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1082:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1086:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1089:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1092:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1095:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1099:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1102:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1106:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1110:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1113:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1116:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1119:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1122:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1125:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1128:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1132:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1135:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1139:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1142:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1145:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1151:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1154:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1157:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1161:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1164:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1168:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1172:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1175:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1184:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1187:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1191:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1194:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1197:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1199:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1203:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1204:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1205:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1206:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1208:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1209:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1210:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:../system/include/cmsis/stm32l4xx/core_cm4.h **** } MPU_Type;
1222:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1223:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1225:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Type Register Definitions */
1226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1229:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1232:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1235:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Control Register Definitions */
1236:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1239:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1242:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1245:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1253:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1256:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1259:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1263:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1266:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1269:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1272:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1275:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1278:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1281:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1284:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1287:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1290:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1294:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1295:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1299:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1300:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1301:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1302:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1304:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1305:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1306:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:../system/include/cmsis/stm32l4xx/core_cm4.h **** } FPU_Type;
1314:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1315:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1319:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1322:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1325:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1328:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1331:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1334:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1343:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1347:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1351:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1354:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1357:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1360:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1367:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1370:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1373:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1376:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1379:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1382:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1385:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1389:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1392:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1395:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1398:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1400:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1405:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1406:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1407:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1411:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1412:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1413:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1416:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1417:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CoreDebug_Type;
1423:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1424:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1428:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1431:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1434:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1437:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1440:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1443:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1446:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1449:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1452:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1455:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1458:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1461:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1465:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1468:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1481:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1484:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1487:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1490:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1493:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1496:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1499:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1502:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1505:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1508:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1510:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1511:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1512:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1513:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1516:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1517:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1518:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1519:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted value.
1523:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1526:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1527:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1534:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1536:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1537:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1538:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1542:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1543:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1544:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1554:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1563:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
1567:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1571:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} */
1572:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1574:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1575:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
1576:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1577:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Function Interface contains:
1578:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Functions
1579:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Functions
1580:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Functions
1581:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register Access Functions
1582:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
1583:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1584:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1586:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1587:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1589:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1591:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1595:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1596:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1597:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1601:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1603:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1621:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1623:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1630:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1640:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Set Priority Grouping
1641:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:../system/include/cmsis/stm32l4xx/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:../system/include/cmsis/stm32l4xx/core_cm4.h ****            Only values from 0..7 are used.
1644:../system/include/cmsis/stm32l4xx/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:../system/include/cmsis/stm32l4xx/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1648:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1650:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t reg_value;
1651:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1653:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:../system/include/cmsis/stm32l4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1661:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1662:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1663:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Priority Grouping
1664:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1667:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1669:../system/include/cmsis/stm32l4xx/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1671:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1672:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1673:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1674:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Enable Interrupt
1675:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1678:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1679:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1681:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1683:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
  59              		.loc 3 1683 0
1684:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  60              		.loc 3 1684 0
  61 0010 2B4B     		ldr	r3, .L3+4
  62 0012 4FF00042 		mov	r2, #-2147483648
  63 0016 1A60     		str	r2, [r3]
1685:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
  64              		.loc 3 1685 0
  65              	.LVL2:
  66              	.LBE95:
  67              	.LBE94:
  68              	.LBB96:
  69              	.LBB97:
1683:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  70              		.loc 3 1683 0
1684:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1684 0
  72 0018 0126     		movs	r6, #1
  73 001a 5E60     		str	r6, [r3, #4]
  74              		.loc 3 1685 0
  75              	.LVL3:
  76              	.LBE97:
  77              	.LBE96:
  30:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_InitTypeDef I2C_InitStructure;
  31:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_GPIO_InitTypeDef GPIO_InitTypeDef;
  32:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  33:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// disabling I2C in case it was enabled before
  34:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_Disable(I2C1);
  35:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  36:../system/src/drivers/l4/i2c_stm32l4x.c **** 	NVIC_EnableIRQ( I2C1_EV_IRQn );
  37:../system/src/drivers/l4/i2c_stm32l4x.c **** 	NVIC_EnableIRQ( I2C1_ER_IRQn );
  38:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  39:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Mode = LL_GPIO_MODE_ALTERNATE;
  78              		.loc 1 39 0
  79 001c 4FF0020A 		mov	r10, #2
  80 0020 CDF808A0 		str	r10, [sp, #8]
  40:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
  81              		.loc 1 40 0
  82 0024 0496     		str	r6, [sp, #16]
  41:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Pin = LL_GPIO_PIN_6;
  83              		.loc 1 41 0
  84 0026 4023     		movs	r3, #64
  85 0028 0193     		str	r3, [sp, #4]
  42:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Pull = LL_GPIO_PULL_NO;
  86              		.loc 1 42 0
  87 002a 0025     		movs	r5, #0
  88 002c 0595     		str	r5, [sp, #20]
  43:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  89              		.loc 1 43 0
  90 002e 4FF00309 		mov	r9, #3
  91 0032 CDF80C90 		str	r9, [sp, #12]
  44:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Alternate = LL_GPIO_AF_4;
  92              		.loc 1 44 0
  93 0036 4FF00408 		mov	r8, #4
  94 003a CDF81880 		str	r8, [sp, #24]
  45:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_GPIO_Init(GPIOB, &GPIO_InitTypeDef);		// SCL
  95              		.loc 1 45 0
  96 003e 214F     		ldr	r7, .L3+8
  97 0040 0DEB0801 		add	r1, sp, r8
  98 0044 3846     		mov	r0, r7
  99 0046 FFF7FEFF 		bl	LL_GPIO_Init
 100              	.LVL4:
  46:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  47:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Mode = LL_GPIO_MODE_ALTERNATE;
 101              		.loc 1 47 0
 102 004a CDF808A0 		str	r10, [sp, #8]
  48:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 103              		.loc 1 48 0
 104 004e 0496     		str	r6, [sp, #16]
  49:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Pin = LL_GPIO_PIN_7;
 105              		.loc 1 49 0
 106 0050 8023     		movs	r3, #128
 107 0052 0193     		str	r3, [sp, #4]
  50:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Pull = LL_GPIO_PULL_NO;
 108              		.loc 1 50 0
 109 0054 0595     		str	r5, [sp, #20]
  51:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 110              		.loc 1 51 0
 111 0056 CDF80C90 		str	r9, [sp, #12]
  52:../system/src/drivers/l4/i2c_stm32l4x.c **** 	GPIO_InitTypeDef.Alternate = LL_GPIO_AF_4;
 112              		.loc 1 52 0
 113 005a CDF81880 		str	r8, [sp, #24]
  53:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_GPIO_Init(GPIOB, &GPIO_InitTypeDef);		// SDA
 114              		.loc 1 53 0
 115 005e 0DEB0801 		add	r1, sp, r8
 116 0062 3846     		mov	r0, r7
 117 0064 FFF7FEFF 		bl	LL_GPIO_Init
 118              	.LVL5:
  54:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  55:../system/src/drivers/l4/i2c_stm32l4x.c **** //    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  56:../system/src/drivers/l4/i2c_stm32l4x.c **** //    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  57:../system/src/drivers/l4/i2c_stm32l4x.c **** //    GPIO_InitStruct.Pull = GPIO_PULLUP;
  58:../system/src/drivers/l4/i2c_stm32l4x.c **** //    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  59:../system/src/drivers/l4/i2c_stm32l4x.c **** //    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  60:../system/src/drivers/l4/i2c_stm32l4x.c **** //    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  61:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  62:../system/src/drivers/l4/i2c_stm32l4x.c **** 	//I2C_StructInit(&I2C_InitStructure);
  63:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  64:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_StructInit(&I2C_InitStructure);
 119              		.loc 1 64 0
 120 0068 07A8     		add	r0, sp, #28
 121 006a FFF7FEFF 		bl	LL_I2C_StructInit
 122              	.LVL6:
  65:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  66:../system/src/drivers/l4/i2c_stm32l4x.c **** 	/* Konfiguracja I2C */
  67:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.PeripheralMode = LL_I2C_MODE_I2C;
 123              		.loc 1 67 0
 124 006e 0795     		str	r5, [sp, #28]
  68:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.Timing = 0x50418AFE;//0x0050D9FF;
 125              		.loc 1 68 0
 126 0070 154B     		ldr	r3, .L3+12
 127 0072 0893     		str	r3, [sp, #32]
  69:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.AnalogFilter = LL_I2C_ANALOGFILTER_DISABLE;
 128              		.loc 1 69 0
 129 0074 4FF48053 		mov	r3, #4096
 130 0078 0993     		str	r3, [sp, #36]
  70:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.DigitalFilter = 0x0;
 131              		.loc 1 70 0
 132 007a 0A95     		str	r5, [sp, #40]
  71:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.OwnAddress1 = 0x0;
 133              		.loc 1 71 0
 134 007c 0B95     		str	r5, [sp, #44]
  72:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.TypeAcknowledge = LL_I2C_ACK;
 135              		.loc 1 72 0
 136 007e 0C95     		str	r5, [sp, #48]
  73:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C_InitStructure.OwnAddrSize = LL_I2C_ADDRSLAVE_7BIT;
 137              		.loc 1 73 0
 138 0080 0D95     		str	r5, [sp, #52]
  74:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  75:../system/src/drivers/l4/i2c_stm32l4x.c **** 	/* Potwierdzamy konfiguracj przed wczeniem I2C */
  76:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_Init(I2C1, &I2C_InitStructure);
 139              		.loc 1 76 0
 140 0082 07A9     		add	r1, sp, #28
 141 0084 2046     		mov	r0, r4
 142 0086 FFF7FEFF 		bl	LL_I2C_Init
 143              	.LVL7:
 144              	.LBB98:
 145              	.LBB99:
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 146              		.loc 2 393 0
 147 008a 2368     		ldr	r3, [r4]
 148 008c 3343     		orrs	r3, r3, r6
 149 008e 2360     		str	r3, [r4]
 150              	.LVL8:
 151              	.LBE99:
 152              	.LBE98:
 153              	.LBB100:
 154              	.LBB101:
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is enabled or disabled.
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_IsEnabled
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL);
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure Noise Filters (Analog and Digital).
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         The filters can only be programmed when the I2C is disabled (PE = 0).
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_ConfigFilters\n
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         CR1          DNF           LL_I2C_ConfigFilters
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  AnalogFilter This parameter can be one of the following values:
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_ENABLE
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_DISABLE
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t Digita
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure Digital Noise Filter.
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         This filter can only be programmed when the I2C is disabled (PE = 0).
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_SetDigitalFilter
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos);
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the current Digital Noise Filter configuration.
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_GetDigitalFilter
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx)
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos);
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Analog Noise Filter.
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_EnableAnalogFilter
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Analog Noise Filter.
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_DisableAnalogFilter
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Analog Noise Filter is enabled or disabled.
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_IsEnabledAnalogFilter
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx)
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL);
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable DMA transmission requests.
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_EnableDMAReq_TX
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable DMA transmission requests.
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_DisableDMAReq_TX
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if DMA transmission requests are enabled or disabled.
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_IsEnabledDMAReq_TX
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL);
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable DMA reception requests.
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_EnableDMAReq_RX
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable DMA reception requests.
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_DisableDMAReq_RX
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if DMA reception requests are enabled or disabled.
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_IsEnabledDMAReq_RX
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL);
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the data register address used for DMA transfer
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TXDR         TXDATA        LL_I2C_DMA_GetRegAddr\n
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         RXDR         RXDATA        LL_I2C_DMA_GetRegAddr
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  Direction This parameter can be one of the following values:
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Address of data register
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction)
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   uint32_t data_reg_addr;
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT)
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   {
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****     /* return address of TXDR register */
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->TXDR);
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   }
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   else
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   {
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****     /* return address of RXDR register */
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->RXDR);
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   }
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return data_reg_addr;
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Clock stretching.
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Clock stretching.
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Clock stretching is enabled or disabled.
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL);
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable hardware byte control in slave mode.
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_EnableSlaveByteControl
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_SBC);
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable hardware byte control in slave mode.
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_DisableSlaveByteControl
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC);
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if hardware byte control in slave mode is enabled or disabled.
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_IsEnabledSlaveByteControl
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx)
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL);
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Wakeup from STOP.
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can only be programmed when Digital Filter is disabled.
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_EnableWakeUpFromStop
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Wakeup from STOP.
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_DisableWakeUpFromStop
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Wakeup from STOP is enabled or disabled.
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_IsEnabledWakeUpFromStop
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx)
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL);
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable General Call.
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   When enabled the Address 0x00 is ACKed.
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_EnableGeneralCall
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable General Call.
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   When disabled the Address 0x00 is NACKed.
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if General Call is enabled or disabled.
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_IsEnabledGeneralCall
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL);
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the Master to operate in 7-bit or 10-bit addressing mode.
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Changing this bit is not allowed, when the START bit is set.
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_SetMasterAddressingMode
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  AddressingMode This parameter can be one of the following values:
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the Master addressing mode.
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_GetMasterAddressingMode
 758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx)
 764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10));
 766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Set the Own Address1.
 770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1           LL_I2C_SetOwnAddress1\n
 771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         OAR1         OA1MODE       LL_I2C_SetOwnAddress1
 772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
 774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  OwnAddrSize This parameter can be one of the following values:
 775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAdd
 780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address1 match address.
 786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
 787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
 791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable acknowledge on Own Address1 match address.
 797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
 798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
 802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_IsEnabledOwnAddress1
 809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx)
 813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL);
 815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Set the 7bits Own Address2.
 819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This action has no effect if own address2 is enabled.
 820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2           LL_I2C_SetOwnAddress2\n
 821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         OAR2         OA2MSK        LL_I2C_SetOwnAddress2
 822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F.
 824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  OwnAddrMask This parameter can be one of the following values:
 825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_NOMASK
 826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK01
 827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK02
 828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK03
 829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK04
 830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK05
 831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
 832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
 833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAdd
 836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address2 match address.
 842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_EnableOwnAddress2
 843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
 847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable  acknowledge on Own Address2 match address.
 853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
 854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
 858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_IsEnabledOwnAddress2
 865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)
 869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL);
 871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      TIMINGR       LL_I2C_SetTiming
 877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
 879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This parameter is computed with the STM32CubeMX Tool.
 880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
 883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMINGR, Timing);
 885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the Timing Prescaler setting.
 889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      PRESC         LL_I2C_GetTimingPrescaler
 890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx)
 894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos);
 896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SCL low period setting.
 900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLL          LL_I2C_GetClockLowPeriod
 901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx)
 905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos);
 907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SCL high period setting.
 911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLH          LL_I2C_GetClockHighPeriod
 912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx)
 916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos);
 918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SDA hold time.
 922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SDADEL        LL_I2C_GetDataHoldTime
 923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx)
 927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos);
 929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SDA setup time.
 933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLDEL        LL_I2C_GetDataSetupTime
 934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx)
 938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos);
 940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure peripheral mode.
 944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_SetMode\n
 947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_SetMode
 948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  PeripheralMode This parameter can be one of the following values:
 950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
 957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get peripheral mode.
 963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_GetMode\n
 966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_GetMode
 967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)
 975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN));
 977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable SMBus alert (Host or Device mode)
 981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   SMBus Device mode:
 984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         - SMBus Alert pin is drived low and
 985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is enabled.
 986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Host mode:
 987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         - SMBus Alert pin management is supported.
 988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_EnableSMBusAlert
 989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
 991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
 992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
 993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
 994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
 995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
 997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
 998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable SMBus alert (Host or Device mode)
 999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   SMBus Device mode:
1002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
1003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is disabled.
1004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Host mode:
1005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         - SMBus Alert pin management is not supported.
1006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_DisableSMBusAlert
1007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
1011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
1013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
1017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_IsEnabledSMBusAlert
1020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)
1024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL);
1026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable SMBus Packet Error Calculation (PEC).
1030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_EnableSMBusPEC
1033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
1037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable SMBus Packet Error Calculation (PEC).
1043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_DisableSMBusPEC
1046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
1050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
1056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_IsEnabledSMBusPEC
1059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)
1063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL);
1065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock Timeout.
1069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This configuration can only be programmed when associated Timeout is disabled (TimeoutA
1072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_ConfigSMBusTimeout\n
1073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         TIMEOUTR     TIDLE         LL_I2C_ConfigSMBusTimeout\n
1074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         TIMEOUTR     TIMEOUTB      LL_I2C_ConfigSMBusTimeout
1075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutB
1081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t Timeo
1084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****                                                uint32_t TimeoutB)
1085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB,
1087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****              TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos));
1088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends
1092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutA is disabled.
1095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_SetSMBusTimeoutA
1096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)
1101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutA);
1103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA setting.
1107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_GetSMBusTimeoutA
1110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx)
1114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA));
1116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Set the SMBus Clock TimeoutA mode.
1120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can only be programmed when TimeoutA is disabled.
1123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_SetSMBusTimeoutAMode
1124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)
1131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode);
1133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA mode.
1137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_GetSMBusTimeoutAMode
1140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx)
1146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE));
1148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode).
1152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutB is disabled.
1155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_SetSMBusTimeoutB
1156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TimeoutB This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)
1161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos);
1163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the SMBus Extended Cumulative Clock TimeoutB setting.
1167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_GetSMBusTimeoutB
1170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx)
1174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos);
1176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable the SMBus Clock Timeout.
1180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_EnableSMBusTimeout\n
1183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_EnableSMBusTimeout
1184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable the SMBus Clock Timeout.
1198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_DisableSMBusTimeout\n
1201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_DisableSMBusTimeout
1202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if the SMBus Clock Timeout is enabled or disabled.
1216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_IsEnabledSMBusTimeout\n
1219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_IsEnabledSMBusTimeout
1220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == (ClockTimeout
1230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
1234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_IT_Management IT_Management
1237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
1238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable TXIS interrupt.
1242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_EnableIT_TX
1243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
1247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXIE);
 155              		.loc 2 1248 0
 156 0090 2368     		ldr	r3, [r4]
 157 0092 43EA0A03 		orr	r3, r3, r10
 158 0096 2360     		str	r3, [r4]
 159              	.LVL9:
 160              	.LBE101:
 161              	.LBE100:
 162              	.LBB102:
 163              	.LBB103:
1249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable TXIS interrupt.
1253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_DisableIT_TX
1254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
1258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE);
1260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if the TXIS Interrupt is enabled or disabled.
1264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_IsEnabledIT_TX
1265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)
1269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL);
1271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable RXNE interrupt.
1275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
1276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
1280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 164              		.loc 2 1281 0
 165 0098 2368     		ldr	r3, [r4]
 166 009a 43EA0803 		orr	r3, r3, r8
 167 009e 2360     		str	r3, [r4]
 168              	.LVL10:
 169              	.LBE103:
 170              	.LBE102:
 171              	.LBB104:
 172              	.LBB105:
1282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable RXNE interrupt.
1286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
1287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
1291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
1293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if the RXNE Interrupt is enabled or disabled.
1297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_IsEnabledIT_RX
1298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)
1302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL);
1304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Address match interrupt (slave mode only).
1308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_EnableIT_ADDR
1309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)
1313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Address match interrupt (slave mode only).
1319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_DisableIT_ADDR
1320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)
1324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Address match interrupt is enabled or disabled.
1330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_IsEnabledIT_ADDR
1331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx)
1335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL);
1337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Not acknowledge received interrupt.
1341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_EnableIT_NACK
1342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)
1346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
 173              		.loc 2 1347 0
 174 00a0 2368     		ldr	r3, [r4]
 175 00a2 43F01003 		orr	r3, r3, #16
 176 00a6 2360     		str	r3, [r4]
 177              	.LVL11:
 178              	.LBE105:
 179              	.LBE104:
 180              	.LBB106:
 181              	.LBB107:
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Not acknowledge received interrupt.
1352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_DisableIT_NACK
1353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)
1357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
1359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Not acknowledge received interrupt is enabled or disabled.
1363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_IsEnabledIT_NACK
1364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx)
1368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL);
1370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable STOP detection interrupt.
1374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_EnableIT_STOP
1375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)
1379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable STOP detection interrupt.
1385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_DisableIT_STOP
1386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)
1390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if STOP detection interrupt is enabled or disabled.
1396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_IsEnabledIT_STOP
1397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx)
1401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL);
1403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Transfer Complete interrupt.
1407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_EnableIT_TC
1411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)
1415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TCIE);
1417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Transfer Complete interrupt.
1421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_DisableIT_TC
1425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)
1429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE);
1431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Transfer Complete interrupt is enabled or disabled.
1435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_IsEnabledIT_TC
1436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx)
1440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL);
1442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable Error interrupts.
1446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_EnableIT_ERR
1456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
1460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
 182              		.loc 2 1461 0
 183 00a8 2368     		ldr	r3, [r4]
 184 00aa 43F08003 		orr	r3, r3, #128
 185 00ae 2360     		str	r3, [r4]
 186              	.LVL12:
 187              	.LBE107:
 188              	.LBE106:
  77:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  78:../system/src/drivers/l4/i2c_stm32l4x.c **** 	/* Wczenie I2C */
  79:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_Enable(I2C1);
  80:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  81:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_TX(I2C1);
  82:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_RX(I2C1);
  83:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_NACK(I2C1);
  84:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_ERR(I2C1);
  85:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  86:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_state = I2C_IDLE;
 189              		.loc 1 86 0
 190 00b0 064B     		ldr	r3, .L3+16
 191 00b2 1D70     		strb	r5, [r3]
  87:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  88:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 192              		.loc 1 88 0
 193 00b4 0EB0     		add	sp, sp, #56
 194              		.cfi_def_cfa_offset 32
 195              		@ sp needed
 196 00b6 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 197              	.L4:
 198 00ba 00BF     		.align	2
 199              	.L3:
 200 00bc 00540040 		.word	1073763328
 201 00c0 00E100E0 		.word	-536813312
 202 00c4 00040048 		.word	1207960576
 203 00c8 FE8A4150 		.word	1346472702
 204 00cc 00000000 		.word	i2c_state
 205              		.cfi_endproc
 206              	.LFE510:
 208              		.section	.text.i2cReinit,"ax",%progbits
 209              		.align	1
 210              		.global	i2cReinit
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	i2cReinit:
 217              	.LFB511:
  89:../system/src/drivers/l4/i2c_stm32l4x.c **** 
  90:../system/src/drivers/l4/i2c_stm32l4x.c **** int i2cReinit() {
 218              		.loc 1 90 0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
  91:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitTypeDef I2C_InitStructure;
  92:../system/src/drivers/l4/i2c_stm32l4x.c **** //
  93:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C1->CR1 |= I2C_CR1_SWRST;
  94:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_SWRST);
  95:../system/src/drivers/l4/i2c_stm32l4x.c **** //
  96:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_StructInit(&I2C_InitStructure);
  97:../system/src/drivers/l4/i2c_stm32l4x.c **** //
  98:../system/src/drivers/l4/i2c_stm32l4x.c **** //	/* Konfiguracja I2C */
  99:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 100:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 101:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 102:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 103:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_InitStructure.I2C_ClockSpeed = 50000;
 104:../system/src/drivers/l4/i2c_stm32l4x.c **** //
 105:../system/src/drivers/l4/i2c_stm32l4x.c **** //	/* Potwierdzamy konfiguracj przed wczeniem I2C */
 106:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C_Init(I2C1, &I2C_InitStructure);
 107:../system/src/drivers/l4/i2c_stm32l4x.c **** //
 108:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C1->CR2 |= I2C_CR2_ITEVTEN;		// wczenie generowanie przerwania od zdarzen i2c
 109:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C1->CR2 |= I2C_CR2_ITBUFEN;
 110:../system/src/drivers/l4/i2c_stm32l4x.c **** //	I2C1->CR2 |= I2C_CR2_ITERREN;
 111:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 112:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 113:../system/src/drivers/l4/i2c_stm32l4x.c **** 	return 0;
 114:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 223              		.loc 1 114 0
 224 0000 0020     		movs	r0, #0
 225 0002 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE511:
 229              		.section	.text.i2cVariableReset,"ax",%progbits
 230              		.align	1
 231              		.global	i2cVariableReset
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu fpv4-sp-d16
 237              	i2cVariableReset:
 238              	.LFB514:
 115:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 116:../system/src/drivers/l4/i2c_stm32l4x.c **** int i2c_send_data(int addr, uint8_t* data, int null) {
 117:../system/src/drivers/l4/i2c_stm32l4x.c **** 	int i;
 118:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 119:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cVariableReset();
 120:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 121:../system/src/drivers/l4/i2c_stm32l4x.c **** 	for (i = 0; (i<32 && *(data+i) != '\0'); i++)
 122:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[i]=data[i];
 123:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (null == 0x01) {					// jeeli do slave trzeba wysa 0x00
 124:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[0] = 0x00;
 125:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i = 1;
 126:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 127:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_tx_queue_len = i;
 128:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_remote_addr = addr;
 129:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 130:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_txing = 1;
 131:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_error_counter = 0;
 132:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 133:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cStartTime = master_time;
 134:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 135:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 136:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// enable periphal and turn on all interrupts
 137:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cStart();
 138:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 139:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set addressing mode
 140:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 141:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 142:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set slave address to be sent
 143:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetSlaveAddr(I2C1, addr & 0xFE);
 144:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 145:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// verify that address has been set correctly
 146:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (LL_I2C_GetSlaveAddr(I2C1) != (addr & 0xFE)) {
 147:../system/src/drivers/l4/i2c_stm32l4x.c **** 		return -1;
 148:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 149:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 150:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set transfer direction
 151:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_WRITE);
 152:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 153:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// disable reload mode to enable auto-stop after last byte
 154:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableReloadMode(I2C1);
 155:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 156:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// enable auto end
 157:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableAutoEndMode(I2C1);
 158:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 159:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set transfer size
 160:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetTransferSize(I2C1, i2c_tx_queue_len);
 161:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 162:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_state = I2C_TXING;
 163:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 164:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C1->CR2 |= I2C_CR2_START;			// zadanie warunkow startowych
 165:../system/src/drivers/l4/i2c_stm32l4x.c **** 	return 0;
 166:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 167:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 168:../system/src/drivers/l4/i2c_stm32l4x.c **** int i2c_receive_data(int addr, int num) {
 169:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 170:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cVariableReset();
 171:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 172:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rx_bytes_number = num;
 173:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_remote_addr = addr;
 174:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_trx_data_counter = 0;
 175:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rxing = 1;
 176:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 177:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// enable periphal and turn on all interrupts
 178:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cStart();
 179:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 180:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set addressing mode
 181:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 182:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 183:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set slave address to be sent
 184:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetSlaveAddr(I2C1, addr);
 185:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 186:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set transfer direction
 187:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_READ);
 188:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 189:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// disable reload mode to enable auto-stop after last byte
 190:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableReloadMode(I2C1);
 191:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 192:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// enable auto end
 193:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableAutoEndMode(I2C1);
 194:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 195:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// set transfer size
 196:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_SetTransferSize(I2C1, num);
 197:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 198:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2cStartTime = master_time;
 199:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 200:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_state = I2C_RXING;
 201:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 202:../system/src/drivers/l4/i2c_stm32l4x.c **** 	I2C1->CR2 |= I2C_CR2_START;		// zadanie warunkow startowych
 203:../system/src/drivers/l4/i2c_stm32l4x.c **** 	return 0;
 204:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 205:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 206:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 207:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 208:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cVariableReset(void) {
 239              		.loc 1 208 0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 244 0000 10B4     		push	{r4}
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 4, -4
 209:../system/src/drivers/l4/i2c_stm32l4x.c **** 	//I2C1->DR = 0x00;
 210:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_trx_data_counter = 0;
 247              		.loc 1 210 0
 248 0002 0849     		ldr	r1, .L8
 249 0004 0023     		movs	r3, #0
 250 0006 0B70     		strb	r3, [r1]
 211:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_tx_queue_len = 0;
 251              		.loc 1 211 0
 252 0008 0748     		ldr	r0, .L8+4
 253 000a 0370     		strb	r3, [r0]
 212:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rx_bytes_number = 0;
 254              		.loc 1 212 0
 255 000c 074A     		ldr	r2, .L8+8
 256 000e 1370     		strb	r3, [r2]
 213:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 214:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rxing = 0;
 257              		.loc 1 214 0
 258 0010 074C     		ldr	r4, .L8+12
 259 0012 2370     		strb	r3, [r4]
 215:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_txing = 0;
 260              		.loc 1 215 0
 261 0014 074C     		ldr	r4, .L8+16
 262 0016 2370     		strb	r3, [r4]
 216:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_tx_queue_len = 0;
 263              		.loc 1 216 0
 264 0018 0370     		strb	r3, [r0]
 217:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_trx_data_counter = 0;
 265              		.loc 1 217 0
 266 001a 0B70     		strb	r3, [r1]
 218:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rx_bytes_number = 0;
 267              		.loc 1 218 0
 268 001c 1370     		strb	r3, [r2]
 219:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 269              		.loc 1 219 0
 270 001e 5DF8044B 		ldr	r4, [sp], #4
 271              		.cfi_restore 4
 272              		.cfi_def_cfa_offset 0
 273 0022 7047     		bx	lr
 274              	.L9:
 275              		.align	2
 276              	.L8:
 277 0024 00000000 		.word	.LANCHOR0
 278 0028 00000000 		.word	.LANCHOR1
 279 002c 00000000 		.word	.LANCHOR2
 280 0030 00000000 		.word	.LANCHOR3
 281 0034 00000000 		.word	.LANCHOR4
 282              		.cfi_endproc
 283              	.LFE514:
 285              		.section	.text.i2cStop,"ax",%progbits
 286              		.align	1
 287              		.global	i2cStop
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu fpv4-sp-d16
 293              	i2cStop:
 294              	.LFB517:
 220:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 221:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cIrqHandler(void) {
 222:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 223:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if ((I2C1->ISR & I2C_ISR_STOPF) == I2C_ISR_STOPF && i2c_txing == 1 && i2c_trx_data_counter >= i2c
 224:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 225:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 226:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_state = I2C_IDLE;
 227:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 228:../system/src/drivers/l4/i2c_stm32l4x.c **** 		else if ((I2C1->ISR & I2C_ISR_STOPF) == I2C_ISR_STOPF) {
 229:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 230:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 231:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_state = I2C_ERROR;
 232:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 233:../system/src/drivers/l4/i2c_stm32l4x.c **** //		if ((I2C1->SR1 & I2C_SR1_ADDR) == I2C_SR1_ADDR && (i2c_txing == 1 || i2c_rxing == 1)) {
 234:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// After transmitting the slave address      EV6
 235:../system/src/drivers/l4/i2c_stm32l4x.c **** //			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_ADDR);
 236:../system/src/drivers/l4/i2c_stm32l4x.c **** //			I2C1->SR2 &= (0xFFFFFFFF ^ I2C_SR2_TRA);
 237:../system/src/drivers/l4/i2c_stm32l4x.c **** //
 238:../system/src/drivers/l4/i2c_stm32l4x.c **** //			if (i2c_rx_bytes_number == 1 && i2c_rxing == 1) {
 239:../system/src/drivers/l4/i2c_stm32l4x.c **** //				/// EV_6_1
 240:../system/src/drivers/l4/i2c_stm32l4x.c **** //				// If i2c is on receive mode an only single byte must be received clear the ACK flag
 241:../system/src/drivers/l4/i2c_stm32l4x.c **** //				// not to set ACK on bus after receiving the byte.
 242:../system/src/drivers/l4/i2c_stm32l4x.c **** //				I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_ACK);
 243:../system/src/drivers/l4/i2c_stm32l4x.c **** //				I2C1->CR1 |= I2C_CR1_STOP;
 244:../system/src/drivers/l4/i2c_stm32l4x.c **** //				}
 245:../system/src/drivers/l4/i2c_stm32l4x.c **** //
 246:../system/src/drivers/l4/i2c_stm32l4x.c **** //			if (i2c_rxing == 1) // TODO: this is a bug??
 247:../system/src/drivers/l4/i2c_stm32l4x.c **** //				I2C1->CR1 |= I2C_CR1_ACK;
 248:../system/src/drivers/l4/i2c_stm32l4x.c **** //		}
 249:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if ((I2C1->ISR & I2C_ISR_TXIS) == I2C_ISR_TXIS && i2c_txing == 1) {
 250:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 251:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// put the next in the data register EV_8_1
 252:../system/src/drivers/l4/i2c_stm32l4x.c **** 			I2C1->TXDR = i2c_tx_data[i2c_trx_data_counter];
 253:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_trx_data_counter++;
 254:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 255:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if ((I2C1->ISR & I2C_ISR_TC) == I2C_ISR_TC && i2c_txing == 1) {
 256:../system/src/drivers/l4/i2c_stm32l4x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 257:../system/src/drivers/l4/i2c_stm32l4x.c **** 			// transmitte over the i2c bus
 258:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_txing = 0;
 259:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 260:../system/src/drivers/l4/i2c_stm32l4x.c **** 			// stop the i2c
 261:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 262:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 263:../system/src/drivers/l4/i2c_stm32l4x.c **** //		if ((I2C1->SR1 & I2C_SR1_BTF) == I2C_SR1_BTF && i2c_txing == 1) {
 264:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// EV_8
 265:../system/src/drivers/l4/i2c_stm32l4x.c **** //			if ((I2C1->SR1 & I2C_SR1_TXE) == I2C_SR1_TXE && i2c_txing == 1 && i2c_trx_data_counter < i2c_t
 266:../system/src/drivers/l4/i2c_stm32l4x.c **** //			I2C1->DR = i2c_tx_data[i2c_trx_data_counter];
 267:../system/src/drivers/l4/i2c_stm32l4x.c **** //			i2c_trx_data_counter++;
 268:../system/src/drivers/l4/i2c_stm32l4x.c **** //			I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_BTF);
 269:../system/src/drivers/l4/i2c_stm32l4x.c **** //			}
 270:../system/src/drivers/l4/i2c_stm32l4x.c **** //		}
 271:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if ((I2C1->ISR & I2C_ISR_RXNE) == I2C_ISR_RXNE && i2c_rxing == 1) {
 272:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// EV_7
 273:../system/src/drivers/l4/i2c_stm32l4x.c **** 			*(i2c_rx_data + i2c_trx_data_counter) = I2C1->RXDR & 0xFF;
 274:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_trx_data_counter++;
 275:../system/src/drivers/l4/i2c_stm32l4x.c **** //			if (i2c_rx_bytes_number-i2c_trx_data_counter == 1) {
 276:../system/src/drivers/l4/i2c_stm32l4x.c **** //				I2C1->CR1 &= (0xFFFFFFFF ^ I2C_CR1_ACK);	//jezeli odebrano przedostatni bajt to trzeba
 277:../system/src/drivers/l4/i2c_stm32l4x.c **** //															// zgasic bit ACK zeby nastepnie wyslano NACK na koniec
 278:../system/src/drivers/l4/i2c_stm32l4x.c **** //			}
 279:../system/src/drivers/l4/i2c_stm32l4x.c **** 			if (i2c_rx_bytes_number-i2c_trx_data_counter == 0) {
 280:../system/src/drivers/l4/i2c_stm32l4x.c **** 				while ((I2C1->ISR & I2C_ISR_STOPF) == 0);		// wait for STOP conditions to be generated automati
 281:../system/src/drivers/l4/i2c_stm32l4x.c **** 				i2c_rxing = 0;
 282:../system/src/drivers/l4/i2c_stm32l4x.c **** 				//I2C_Cmd(I2C1, DISABLE);
 283:../system/src/drivers/l4/i2c_stm32l4x.c **** 				*(i2c_rx_data + i2c_trx_data_counter) = '\0';
 284:../system/src/drivers/l4/i2c_stm32l4x.c **** 				i2cStop();
 285:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 286:../system/src/drivers/l4/i2c_stm32l4x.c **** 			}
 287:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 288:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 289:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 290:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 291:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 292:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cErrIrqHandler(void) {
 293:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 294:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 295:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF) && i2c_trx_data_counter == 0 &&  i2c_state == I
 296:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// slave nie odpowiedzia ack na swj adres
 297:../system/src/drivers/l4/i2c_stm32l4x.c **** //		I2C1->SR1 &= (0xFFFFFFFF ^ I2C_SR1_AF);
 298:../system/src/drivers/l4/i2c_stm32l4x.c **** //		I2C1->CR1 |= I2C_CR1_STOP;		// zadawanie warunkow STOP i przerywanie komunikacji
 299:../system/src/drivers/l4/i2c_stm32l4x.c **** //		while ((I2C1->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP);
 300:../system/src/drivers/l4/i2c_stm32l4x.c **** //		i2c_error_counter++;				// zwieksza wartosc licznika bdw transmisji
 301:../system/src/drivers/l4/i2c_stm32l4x.c **** //		I2C1->CR1 |= I2C_CR1_START;		// ponawianie komunikacji
 302:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 303:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 304:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 305:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// stop the i2c to reset hardware
 306:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStop();
 307:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 308:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// enable periphal and turn on all interrupts
 309:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStart();
 310:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 311:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set addressing mode
 312:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 313:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 314:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set slave address to be sent
 315:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetSlaveAddr(I2C1, i2c_remote_addr);
 316:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 317:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set transfer direction
 318:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_READ);
 319:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 320:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// disable reload mode to enable auto-stop after last byte
 321:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_DisableReloadMode(I2C1);
 322:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 323:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// enable auto end
 324:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_EnableAutoEndMode(I2C1);
 325:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 326:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set transfer size
 327:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetTransferSize(I2C1, i2c_rx_bytes_number);
 328:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 329:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->CR2 |= I2C_CR2_START;
 330:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 331:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStartTime = master_time;
 332:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 333:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_state = I2C_RXING;
 334:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 335:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 336:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 337:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF) && i2c_trx_data_counter == 0 &&  i2c_state == I
 338:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 339:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 340:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// stop the i2c to reset hardware
 341:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStop();
 342:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 343:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// enable periphal and turn on all interrupts
 344:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStart();
 345:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 346:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set addressing mode
 347:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 348:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 349:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set slave address to be sent
 350:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetSlaveAddr(I2C1, i2c_remote_addr);
 351:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 352:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set transfer direction
 353:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_WRITE);
 354:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 355:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// disable reload mode to enable auto-stop after last byte
 356:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_DisableReloadMode(I2C1);
 357:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 358:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// enable auto end
 359:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_EnableAutoEndMode(I2C1);
 360:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 361:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// set transfer size
 362:../system/src/drivers/l4/i2c_stm32l4x.c **** 		LL_I2C_SetTransferSize(I2C1, i2c_tx_queue_len);
 363:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 364:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->CR2 |= I2C_CR2_START;			// zadanie warunkow startowych
 365:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 366:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 367:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF) && i2c_trx_data_counter != 0 ) {
 368:../system/src/drivers/l4/i2c_stm32l4x.c **** 		//jezeli slave nie odpowiedzia ack na wysany do niego bajt danych
 369:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->ICR |= I2C_ICR_NACKCF;
 370:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 371:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_trx_data_counter--;	// zmniejszanie wartoci licznika danych aby nadac jeszcze raz to samo
 372:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 373:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 374:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 375:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_ARLO) == I2C_ISR_ARLO) ) {
 376:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 377:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->ICR |= I2C_ICR_ARLOCF;
 378:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 379:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 380:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 381:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 382:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 383:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 384:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_TIMEOUT) == I2C_ISR_TIMEOUT) ) {
 385:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 386:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->ICR |= I2C_ICR_TIMOUTCF;
 387:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 388:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 389:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 390:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 391:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 392:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_OVR) == I2C_ISR_OVR) ) {
 393:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 394:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->ICR |= I2C_ICR_OVRCF;
 395:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 396:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 397:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 398:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 399:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 400:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (((I2C1->ISR & I2C_ISR_BERR) == I2C_ISR_BERR) ) {
 401:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 402:../system/src/drivers/l4/i2c_stm32l4x.c **** 		I2C1->ICR |= I2C_ICR_BERRCF;
 403:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 404:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter = MAX_I2C_ERRORS_PER_COMM + 1;
 405:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 406:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 407:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 408:../system/src/drivers/l4/i2c_stm32l4x.c **** 	// if this seems to be some unknow or unhalted error
 409:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_error_counter++;
 410:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 411:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (i2c_error_counter > MAX_I2C_ERRORS_PER_COMM) {
 412:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cReinit();
 413:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cStop();
 414:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 415:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_state = I2C_ERROR;
 416:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 417:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 418:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 419:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 420:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cStop(void) {
 295              		.loc 1 420 0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 421:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 422:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_state = I2C_IDLE;
 300              		.loc 1 422 0
 301 0000 0E4B     		ldr	r3, .L11
 302 0002 0022     		movs	r2, #0
 303 0004 1A70     		strb	r2, [r3]
 304              	.LVL13:
 305              	.LBB108:
 306              	.LBB109:
1259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 307              		.loc 2 1259 0
 308 0006 0E4B     		ldr	r3, .L11+4
 309 0008 1A68     		ldr	r2, [r3]
 310 000a 22F00202 		bic	r2, r2, #2
 311 000e 1A60     		str	r2, [r3]
 312              	.LVL14:
 313              	.LBE109:
 314              	.LBE108:
 315              	.LBB110:
 316              	.LBB111:
1292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 317              		.loc 2 1292 0
 318 0010 1A68     		ldr	r2, [r3]
 319 0012 22F00402 		bic	r2, r2, #4
 320 0016 1A60     		str	r2, [r3]
 321              	.LVL15:
 322              	.LBE111:
 323              	.LBE110:
 324              	.LBB112:
 325              	.LBB113:
1358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 326              		.loc 2 1358 0
 327 0018 1A68     		ldr	r2, [r3]
 328 001a 22F01002 		bic	r2, r2, #16
 329 001e 1A60     		str	r2, [r3]
 330              	.LVL16:
 331              	.LBE113:
 332              	.LBE112:
 333              	.LBB114:
 334              	.LBB115:
1462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable Error interrupts.
1466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_DisableIT_ERR
1476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
1480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
 335              		.loc 2 1481 0
 336 0020 1A68     		ldr	r2, [r3]
 337 0022 22F08002 		bic	r2, r2, #128
 338 0026 1A60     		str	r2, [r3]
 339              	.LVL17:
 340              	.LBE115:
 341              	.LBE114:
 342              	.LBB116:
 343              	.LBB117:
1391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 344              		.loc 2 1391 0
 345 0028 1A68     		ldr	r2, [r3]
 346 002a 22F02002 		bic	r2, r2, #32
 347 002e 1A60     		str	r2, [r3]
 348              	.LVL18:
 349              	.LBE117:
 350              	.LBE116:
 351              	.LBB118:
 352              	.LBB119:
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 353              		.loc 2 407 0
 354 0030 1A68     		ldr	r2, [r3]
 355 0032 22F00102 		bic	r2, r2, #1
 356 0036 1A60     		str	r2, [r3]
 357              	.LVL19:
 358              	.LBE119:
 359              	.LBE118:
 423:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 424:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableIT_TX(I2C1);
 425:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableIT_RX(I2C1);
 426:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableIT_NACK(I2C1);
 427:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableIT_ERR(I2C1);
 428:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_DisableIT_STOP(I2C1);
 429:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 430:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_Disable(I2C1);
 431:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 432:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 433:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 360              		.loc 1 433 0
 361 0038 7047     		bx	lr
 362              	.L12:
 363 003a 00BF     		.align	2
 364              	.L11:
 365 003c 00000000 		.word	i2c_state
 366 0040 00540040 		.word	1073763328
 367              		.cfi_endproc
 368              	.LFE517:
 370              		.section	.text.i2cIrqHandler,"ax",%progbits
 371              		.align	1
 372              		.global	i2cIrqHandler
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu fpv4-sp-d16
 378              	i2cIrqHandler:
 379              	.LFB515:
 221:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 380              		.loc 1 221 0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 08B5     		push	{r3, lr}
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 223:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 388              		.loc 1 223 0
 389 0002 3C4B     		ldr	r3, .L26
 390 0004 9B69     		ldr	r3, [r3, #24]
 391 0006 13F0200F 		tst	r3, #32
 392 000a 04D0     		beq	.L14
 223:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 393              		.loc 1 223 0 is_stmt 0 discriminator 1
 394 000c 3A4B     		ldr	r3, .L26+4
 395 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 396 0010 DBB2     		uxtb	r3, r3
 397 0012 012B     		cmp	r3, #1
 398 0014 23D0     		beq	.L21
 399              	.L14:
 228:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 400              		.loc 1 228 0 is_stmt 1
 401 0016 374B     		ldr	r3, .L26
 402 0018 9B69     		ldr	r3, [r3, #24]
 403 001a 13F0200F 		tst	r3, #32
 404 001e 2CD1     		bne	.L22
 405              	.L15:
 249:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 406              		.loc 1 249 0
 407 0020 344B     		ldr	r3, .L26
 408 0022 9B69     		ldr	r3, [r3, #24]
 409 0024 13F0020F 		tst	r3, #2
 410 0028 04D0     		beq	.L16
 249:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// If I2C is in transmission mode and the data buffer is busy
 411              		.loc 1 249 0 is_stmt 0 discriminator 1
 412 002a 334B     		ldr	r3, .L26+4
 413 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 414 002e DBB2     		uxtb	r3, r3
 415 0030 012B     		cmp	r3, #1
 416 0032 28D0     		beq	.L23
 417              	.L16:
 255:../system/src/drivers/l4/i2c_stm32l4x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 418              		.loc 1 255 0 is_stmt 1
 419 0034 2F4B     		ldr	r3, .L26
 420 0036 9B69     		ldr	r3, [r3, #24]
 421 0038 13F0400F 		tst	r3, #64
 422 003c 04D0     		beq	.L17
 255:../system/src/drivers/l4/i2c_stm32l4x.c **** 			// If all data have been transmitted to the slave the stop conditions should be
 423              		.loc 1 255 0 is_stmt 0 discriminator 1
 424 003e 2E4B     		ldr	r3, .L26+4
 425 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 426 0042 DBB2     		uxtb	r3, r3
 427 0044 012B     		cmp	r3, #1
 428 0046 2BD0     		beq	.L24
 429              	.L17:
 271:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// EV_7
 430              		.loc 1 271 0 is_stmt 1
 431 0048 2A4B     		ldr	r3, .L26
 432 004a 9B69     		ldr	r3, [r3, #24]
 433 004c 13F0040F 		tst	r3, #4
 434 0050 04D0     		beq	.L13
 271:../system/src/drivers/l4/i2c_stm32l4x.c **** 		// EV_7
 435              		.loc 1 271 0 is_stmt 0 discriminator 1
 436 0052 2A4B     		ldr	r3, .L26+8
 437 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 438 0056 DBB2     		uxtb	r3, r3
 439 0058 012B     		cmp	r3, #1
 440 005a 27D0     		beq	.L25
 441              	.L13:
 290:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 442              		.loc 1 290 0 is_stmt 1
 443 005c 08BD     		pop	{r3, pc}
 444              	.L21:
 223:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 445              		.loc 1 223 0 discriminator 2
 446 005e 284B     		ldr	r3, .L26+12
 447 0060 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 448 0062 D2B2     		uxtb	r2, r2
 449 0064 274B     		ldr	r3, .L26+16
 450 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 451 0068 DBB2     		uxtb	r3, r3
 452 006a 9A42     		cmp	r2, r3
 453 006c D3D3     		bcc	.L14
 224:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 454              		.loc 1 224 0
 455 006e FFF7FEFF 		bl	i2cStop
 456              	.LVL20:
 226:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 457              		.loc 1 226 0
 458 0072 254B     		ldr	r3, .L26+20
 459 0074 0022     		movs	r2, #0
 460 0076 1A70     		strb	r2, [r3]
 461 0078 D2E7     		b	.L15
 462              	.L22:
 229:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 463              		.loc 1 229 0
 464 007a FFF7FEFF 		bl	i2cStop
 465              	.LVL21:
 231:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 466              		.loc 1 231 0
 467 007e 224B     		ldr	r3, .L26+20
 468 0080 0322     		movs	r2, #3
 469 0082 1A70     		strb	r2, [r3]
 470 0084 CCE7     		b	.L15
 471              	.L23:
 252:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_trx_data_counter++;
 472              		.loc 1 252 0
 473 0086 1E4A     		ldr	r2, .L26+12
 474 0088 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 475 008a DBB2     		uxtb	r3, r3
 476 008c 1F49     		ldr	r1, .L26+24
 477 008e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 478 0090 DBB2     		uxtb	r3, r3
 479 0092 1849     		ldr	r1, .L26
 480 0094 8B62     		str	r3, [r1, #40]
 253:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 481              		.loc 1 253 0
 482 0096 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 483 0098 0133     		adds	r3, r3, #1
 484 009a DBB2     		uxtb	r3, r3
 485 009c 1370     		strb	r3, [r2]
 486 009e C9E7     		b	.L16
 487              	.L24:
 258:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 488              		.loc 1 258 0
 489 00a0 154B     		ldr	r3, .L26+4
 490 00a2 0022     		movs	r2, #0
 491 00a4 1A70     		strb	r2, [r3]
 261:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 492              		.loc 1 261 0
 493 00a6 FFF7FEFF 		bl	i2cStop
 494              	.LVL22:
 495 00aa CDE7     		b	.L17
 496              	.L25:
 273:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_trx_data_counter++;
 497              		.loc 1 273 0
 498 00ac 114B     		ldr	r3, .L26
 499 00ae 596A     		ldr	r1, [r3, #36]
 500 00b0 134A     		ldr	r2, .L26+12
 501 00b2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 502 00b4 DBB2     		uxtb	r3, r3
 503 00b6 C9B2     		uxtb	r1, r1
 504 00b8 1548     		ldr	r0, .L26+28
 505 00ba C154     		strb	r1, [r0, r3]
 274:../system/src/drivers/l4/i2c_stm32l4x.c **** //			if (i2c_rx_bytes_number-i2c_trx_data_counter == 1) {
 506              		.loc 1 274 0
 507 00bc 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 508 00be 0133     		adds	r3, r3, #1
 509 00c0 DBB2     		uxtb	r3, r3
 510 00c2 1370     		strb	r3, [r2]
 279:../system/src/drivers/l4/i2c_stm32l4x.c **** 				while ((I2C1->ISR & I2C_ISR_STOPF) == 0);		// wait for STOP conditions to be generated automati
 511              		.loc 1 279 0
 512 00c4 134B     		ldr	r3, .L26+32
 513 00c6 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 514 00c8 C9B2     		uxtb	r1, r1
 515 00ca 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 516 00cc DBB2     		uxtb	r3, r3
 517 00ce 9942     		cmp	r1, r3
 518 00d0 C4D1     		bne	.L13
 519              	.L19:
 280:../system/src/drivers/l4/i2c_stm32l4x.c **** 				i2c_rxing = 0;
 520              		.loc 1 280 0 discriminator 1
 521 00d2 084B     		ldr	r3, .L26
 522 00d4 9B69     		ldr	r3, [r3, #24]
 523 00d6 13F0200F 		tst	r3, #32
 524 00da FAD0     		beq	.L19
 281:../system/src/drivers/l4/i2c_stm32l4x.c **** 				//I2C_Cmd(I2C1, DISABLE);
 525              		.loc 1 281 0
 526 00dc 0022     		movs	r2, #0
 527 00de 074B     		ldr	r3, .L26+8
 528 00e0 1A70     		strb	r2, [r3]
 283:../system/src/drivers/l4/i2c_stm32l4x.c **** 				i2cStop();
 529              		.loc 1 283 0
 530 00e2 074B     		ldr	r3, .L26+12
 531 00e4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 532 00e6 DBB2     		uxtb	r3, r3
 533 00e8 0949     		ldr	r1, .L26+28
 534 00ea CA54     		strb	r2, [r1, r3]
 284:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 535              		.loc 1 284 0
 536 00ec FFF7FEFF 		bl	i2cStop
 537              	.LVL23:
 290:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 538              		.loc 1 290 0
 539 00f0 B4E7     		b	.L13
 540              	.L27:
 541 00f2 00BF     		.align	2
 542              	.L26:
 543 00f4 00540040 		.word	1073763328
 544 00f8 00000000 		.word	.LANCHOR4
 545 00fc 00000000 		.word	.LANCHOR3
 546 0100 00000000 		.word	.LANCHOR0
 547 0104 00000000 		.word	.LANCHOR1
 548 0108 00000000 		.word	i2c_state
 549 010c 00000000 		.word	.LANCHOR5
 550 0110 00000000 		.word	.LANCHOR6
 551 0114 00000000 		.word	.LANCHOR2
 552              		.cfi_endproc
 553              	.LFE515:
 555              		.section	.text.i2cStart,"ax",%progbits
 556              		.align	1
 557              		.global	i2cStart
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 561              		.fpu fpv4-sp-d16
 563              	i2cStart:
 564              	.LFB518:
 434:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 435:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cStart(void) {
 565              		.loc 1 435 0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		@ link register save eliminated.
 570              	.LVL24:
 571              	.LBB120:
 572              	.LBB121:
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 573              		.loc 2 393 0
 574 0000 0C4B     		ldr	r3, .L29
 575 0002 1A68     		ldr	r2, [r3]
 576 0004 42F00102 		orr	r2, r2, #1
 577 0008 1A60     		str	r2, [r3]
 578              	.LVL25:
 579              	.LBE121:
 580              	.LBE120:
 581              	.LBB122:
 582              	.LBB123:
1248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 583              		.loc 2 1248 0
 584 000a 1A68     		ldr	r2, [r3]
 585 000c 42F00202 		orr	r2, r2, #2
 586 0010 1A60     		str	r2, [r3]
 587              	.LVL26:
 588              	.LBE123:
 589              	.LBE122:
 590              	.LBB124:
 591              	.LBB125:
1281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 592              		.loc 2 1281 0
 593 0012 1A68     		ldr	r2, [r3]
 594 0014 42F00402 		orr	r2, r2, #4
 595 0018 1A60     		str	r2, [r3]
 596              	.LVL27:
 597              	.LBE125:
 598              	.LBE124:
 599              	.LBB126:
 600              	.LBB127:
1347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 601              		.loc 2 1347 0
 602 001a 1A68     		ldr	r2, [r3]
 603 001c 42F01002 		orr	r2, r2, #16
 604 0020 1A60     		str	r2, [r3]
 605              	.LVL28:
 606              	.LBE127:
 607              	.LBE126:
 608              	.LBB128:
 609              	.LBB129:
1461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 610              		.loc 2 1461 0
 611 0022 1A68     		ldr	r2, [r3]
 612 0024 42F08002 		orr	r2, r2, #128
 613 0028 1A60     		str	r2, [r3]
 614              	.LVL29:
 615              	.LBE129:
 616              	.LBE128:
 617              	.LBB130:
 618              	.LBB131:
1380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 619              		.loc 2 1380 0
 620 002a 1A68     		ldr	r2, [r3]
 621 002c 42F02002 		orr	r2, r2, #32
 622 0030 1A60     		str	r2, [r3]
 623              	.LVL30:
 624              	.LBE131:
 625              	.LBE130:
 436:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 437:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_Enable(I2C1);
 438:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 439:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_TX(I2C1);
 440:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_RX(I2C1);
 441:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_NACK(I2C1);
 442:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_ERR(I2C1);
 443:../system/src/drivers/l4/i2c_stm32l4x.c **** //	LL_I2C_EnableIT_TXE(I2C1);
 444:../system/src/drivers/l4/i2c_stm32l4x.c **** //	LL_I2C_EnableIT_TXIS(I2C1);
 445:../system/src/drivers/l4/i2c_stm32l4x.c **** 	LL_I2C_EnableIT_STOP(I2C1);
 446:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 447:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 626              		.loc 1 447 0
 627 0032 7047     		bx	lr
 628              	.L30:
 629              		.align	2
 630              	.L29:
 631 0034 00540040 		.word	1073763328
 632              		.cfi_endproc
 633              	.LFE518:
 635              		.section	.text.i2c_send_data,"ax",%progbits
 636              		.align	1
 637              		.global	i2c_send_data
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 641              		.fpu fpv4-sp-d16
 643              	i2c_send_data:
 644              	.LFB512:
 116:../system/src/drivers/l4/i2c_stm32l4x.c **** 	int i;
 645              		.loc 1 116 0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649              	.LVL31:
 650 0000 70B5     		push	{r4, r5, r6, lr}
 651              		.cfi_def_cfa_offset 16
 652              		.cfi_offset 4, -16
 653              		.cfi_offset 5, -12
 654              		.cfi_offset 6, -8
 655              		.cfi_offset 14, -4
 656 0002 0546     		mov	r5, r0
 657 0004 0C46     		mov	r4, r1
 658 0006 1646     		mov	r6, r2
 119:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 659              		.loc 1 119 0
 660 0008 FFF7FEFF 		bl	i2cVariableReset
 661              	.LVL32:
 121:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[i]=data[i];
 662              		.loc 1 121 0
 663 000c 0023     		movs	r3, #0
 664 000e 02E0     		b	.L32
 665              	.LVL33:
 666              	.L34:
 122:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (null == 0x01) {					// jeeli do slave trzeba wysa 0x00
 667              		.loc 1 122 0 discriminator 4
 668 0010 2A49     		ldr	r1, .L40
 669 0012 CA54     		strb	r2, [r1, r3]
 121:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[i]=data[i];
 670              		.loc 1 121 0 discriminator 4
 671 0014 0133     		adds	r3, r3, #1
 672              	.LVL34:
 673              	.L32:
 121:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[i]=data[i];
 674              		.loc 1 121 0 is_stmt 0 discriminator 1
 675 0016 1F2B     		cmp	r3, #31
 676 0018 02DC     		bgt	.L33
 121:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[i]=data[i];
 677              		.loc 1 121 0 discriminator 3
 678 001a E25C     		ldrb	r2, [r4, r3]	@ zero_extendqisi2
 679 001c 002A     		cmp	r2, #0
 680 001e F7D1     		bne	.L34
 681              	.L33:
 123:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_tx_data[0] = 0x00;
 682              		.loc 1 123 0 is_stmt 1
 683 0020 012E     		cmp	r6, #1
 684 0022 42D0     		beq	.L39
 685              	.LVL35:
 686              	.L35:
 127:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_remote_addr = addr;
 687              		.loc 1 127 0
 688 0024 DBB2     		uxtb	r3, r3
 689              	.LVL36:
 690 0026 264A     		ldr	r2, .L40+4
 691 0028 1370     		strb	r3, [r2]
 128:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 692              		.loc 1 128 0
 693 002a AAB2     		uxth	r2, r5
 694 002c 254B     		ldr	r3, .L40+8
 695 002e 1A80     		strh	r2, [r3]	@ movhi
 130:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_error_counter = 0;
 696              		.loc 1 130 0
 697 0030 254B     		ldr	r3, .L40+12
 698 0032 0122     		movs	r2, #1
 699 0034 1A70     		strb	r2, [r3]
 131:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 700              		.loc 1 131 0
 701 0036 254B     		ldr	r3, .L40+16
 702 0038 0022     		movs	r2, #0
 703 003a 1A70     		strb	r2, [r3]
 133:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 704              		.loc 1 133 0
 705 003c 244B     		ldr	r3, .L40+20
 706 003e 1A68     		ldr	r2, [r3]
 707 0040 244B     		ldr	r3, .L40+24
 708 0042 1A60     		str	r2, [r3]
 137:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 709              		.loc 1 137 0
 710 0044 FFF7FEFF 		bl	i2cStart
 711              	.LVL37:
 712              	.LBB132:
 713              	.LBB133:
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 714              		.loc 2 752 0
 715 0048 234A     		ldr	r2, .L40+28
 716 004a 5368     		ldr	r3, [r2, #4]
 717 004c 23F40063 		bic	r3, r3, #2048
 718 0050 5360     		str	r3, [r2, #4]
 719              	.LVL38:
 720              	.LBE133:
 721              	.LBE132:
 143:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 722              		.loc 1 143 0
 723 0052 05F0FE05 		and	r5, r5, #254
 724              	.LVL39:
 725              	.LBB134:
 726              	.LBB135:
1482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if Error interrupts are enabled or disabled.
1486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_IsEnabledIT_ERR
1487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)
1491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL);
1493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
1497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
1500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
1501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit data register empty flag.
1505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
1508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
1512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
1514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit interrupt flag.
1518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
1521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
1525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
1527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Receive data register not empty flag.
1531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: When Receive data register is read.
1532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When the received data is copied in Receive data register.
1533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
1534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
1538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
1540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Address matched flag (slave mode).
1544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When the received slave address matched with one of the enabled slave address.
1546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          ADDR          LL_I2C_IsActiveFlag_ADDR
1547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
1551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL);
1553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Not Acknowledge received flag.
1557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When a NACK is received after a byte transmission.
1559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          NACKF         LL_I2C_IsActiveFlag_NACK
1560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx)
1564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL);
1566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Stop detection flag.
1570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When a Stop condition is detected.
1572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
1573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
1577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
1579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred.
1585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
1586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx)
1590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
1592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When RELOAD=1 and NBYTES date have been transferred.
1598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TCR           LL_I2C_IsActiveFlag_TCR
1599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx)
1603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL);
1605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus error flag.
1609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When a misplaced Start or Stop condition is detected.
1611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          BERR          LL_I2C_IsActiveFlag_BERR
1612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
1616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL);
1618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Arbitration lost flag.
1622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When arbitration lost.
1624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          ARLO          LL_I2C_IsActiveFlag_ARLO
1625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
1629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL);
1631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Overrun/Underrun flag (slave mode).
1635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
1637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          OVR           LL_I2C_IsActiveFlag_OVR
1638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
1642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL);
1644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus PEC error flag in reception.
1648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When the received PEC does not match with the PEC register content.
1652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
1653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL);
1659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Timeout detection flag.
1663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When a timeout or extended clock timeout occurs.
1667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
1668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL);
1674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus alert flag.
1678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When SMBus host configuration, SMBus alert enabled and
1682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *              a falling edge event occurs on SMBA pin.
1683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          ALERT         LL_I2C_IsActiveSMBusFlag_ALERT
1684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL);
1690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus Busy flag.
1694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SET: When a Start condition is detected.
1696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
1697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
1701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
1703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Address Matched flag.
1707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          ADDRCF        LL_I2C_ClearFlag_ADDR
1708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
1712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF);
1714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Not Acknowledge flag.
1718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
1719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
1723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
1725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Stop detection flag.
1729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
1730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
1734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
1736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Transmit data register empty flag (TXE).
1740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   This bit can be clear by software in order to flush the transmit data register (TXDR).
1741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_ClearFlag_TXE
1742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)
1746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   WRITE_REG(I2Cx->ISR, I2C_ISR_TXE);
1748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Bus error flag.
1752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          BERRCF        LL_I2C_ClearFlag_BERR
1753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
1757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF);
1759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Arbitration lost flag.
1763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          ARLOCF        LL_I2C_ClearFlag_ARLO
1764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
1768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF);
1770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear Overrun/Underrun flag.
1774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          OVRCF         LL_I2C_ClearFlag_OVR
1775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
1779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF);
1781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear SMBus PEC error flag.
1785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          PECCF         LL_I2C_ClearSMBusFlag_PECERR
1788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_PECCF);
1794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear SMBus Timeout detection flag.
1798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          TIMOUTCF      LL_I2C_ClearSMBusFlag_TIMEOUT
1801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF);
1807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Clear SMBus Alert flag.
1811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll ICR          ALERTCF       LL_I2C_ClearSMBusFlag_ALERT
1814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF);
1820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @}
1824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Data_Management Data_Management
1827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @{
1828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable automatic STOP condition generation (master mode).
1832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Automatic end mode : a STOP condition is automatically sent when NBYTES data are transf
1833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         This bit has no effect in slave mode or when RELOAD bit is set.
1834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
1835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
1839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable automatic STOP condition generation (master mode).
1845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low.
1846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
1847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
1851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if automatic STOP condition is enabled or disabled.
1857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_IsEnabledAutoEndMode
1858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx)
1862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL);
1864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable reload mode (master mode).
1868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded w
1869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_EnableReloadMode
1870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)
1874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable reload mode (master mode).
1880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow).
1881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_DisableReloadMode
1882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)
1886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if reload mode is enabled or disabled.
1892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_IsEnabledReloadMode
1893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx)
1897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL);
1899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the number of bytes for transfer.
1903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
1904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_SetTransferSize
1905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
1907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
1910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
1912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the number of bytes configured for transfer.
1916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_GetTransferSize
1917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xFF
1919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx)
1921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos);
1923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address 
1927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Usage in Slave mode only.
1928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          NACK          LL_I2C_AcknowledgeNextData
1929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TypeAcknowledge This parameter can be one of the following values:
1931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ACK
1932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_NACK
1933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
1936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
1938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Generate a START or RESTART condition
1942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
1943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         This action has no effect when RELOAD is set.
1944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
1945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
1949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_START);
1951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Generate a STOP condition after the current byte transfer (master mode).
1955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          STOP          LL_I2C_GenerateStopCondition
1956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
1960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
1962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Enable automatic RESTART Read request condition for 10bit address header (master mode).
1966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   The master sends the complete 10bit slave address read sequence :
1967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit addr
1968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_EnableAuto10BitRead
1969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)
1973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
1975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Disable automatic RESTART Read request condition for 10bit address header (master mode)
1979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   The master only sends the first 7 bits of 10bit address in Read direction.
1980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_DisableAuto10BitRead
1981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
1983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)
1985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
1987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
1989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
1990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Check if automatic RESTART Read request condition for 10bit address header is enabled o
1991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_IsEnabledAuto10BitRead
1992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
1995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx)
1996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
1997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL);
1998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
1999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
2000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
2001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the transfer direction (master mode).
2002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_SetTransferRequest
2004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  TransferRequest This parameter can be one of the following values:
2006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
2009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
2010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
2011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
2013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
2014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
2015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
2016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the transfer direction requested (master mode).
2017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_GetTransferRequest
2018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
2020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
2023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx)
2024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
2025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN));
2026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
2027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
2028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
2029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Configure the slave address for transfer (master mode).
2030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_SetSlaveAddr
2032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
2034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval None
2035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
2036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
2037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
2038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 727              		.loc 2 2038 0
 728 0056 5368     		ldr	r3, [r2, #4]
 729 0058 23F47F73 		bic	r3, r3, #1020
 730 005c 23F00303 		bic	r3, r3, #3
 731 0060 2B43     		orrs	r3, r3, r5
 732 0062 5360     		str	r3, [r2, #4]
 733              	.LVL40:
 734              	.LBE135:
 735              	.LBE134:
 736              	.LBB136:
 737              	.LBB137:
2039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
2040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** 
2041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** /**
2042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @brief  Get the slave address programmed for transfer.
2043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_GetSlaveAddr
2044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0x3F
2046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   */
2047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx)
2048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** {
2049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD));
 738              		.loc 2 2049 0
 739 0064 5368     		ldr	r3, [r2, #4]
 740 0066 C3F30903 		ubfx	r3, r3, #0, #10
 741              	.LVL41:
 742              	.LBE137:
 743              	.LBE136:
 146:../system/src/drivers/l4/i2c_stm32l4x.c **** 		return -1;
 744              		.loc 1 146 0
 745 006a 9D42     		cmp	r5, r3
 746 006c 22D1     		bne	.L37
 747              	.LVL42:
 748              	.LBB138:
 749              	.LBB139:
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 750              		.loc 2 2012 0
 751 006e 1346     		mov	r3, r2
 752 0070 5268     		ldr	r2, [r2, #4]
 753 0072 22F48062 		bic	r2, r2, #1024
 754 0076 5A60     		str	r2, [r3, #4]
 755              	.LVL43:
 756              	.LBE139:
 757              	.LBE138:
 758              	.LBB140:
 759              	.LBB141:
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 760              		.loc 2 1887 0
 761 0078 5A68     		ldr	r2, [r3, #4]
 762 007a 22F08072 		bic	r2, r2, #16777216
 763 007e 5A60     		str	r2, [r3, #4]
 764              	.LVL44:
 765              	.LBE141:
 766              	.LBE140:
 767              	.LBB142:
 768              	.LBB143:
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 769              		.loc 2 1840 0
 770 0080 5A68     		ldr	r2, [r3, #4]
 771 0082 42F00072 		orr	r2, r2, #33554432
 772 0086 5A60     		str	r2, [r3, #4]
 773              	.LVL45:
 774              	.LBE143:
 775              	.LBE142:
 160:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 776              		.loc 1 160 0
 777 0088 0D4A     		ldr	r2, .L40+4
 778 008a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 779              	.LVL46:
 780              	.LBB144:
 781              	.LBB145:
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 782              		.loc 2 1911 0
 783 008c 5A68     		ldr	r2, [r3, #4]
 784 008e 22F47F02 		bic	r2, r2, #16711680
 785 0092 42EA0142 		orr	r2, r2, r1, lsl #16
 786 0096 5A60     		str	r2, [r3, #4]
 787              	.LVL47:
 788              	.LBE145:
 789              	.LBE144:
 162:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 790              		.loc 1 162 0
 791 0098 104A     		ldr	r2, .L40+32
 792 009a 0221     		movs	r1, #2
 793 009c 1170     		strb	r1, [r2]
 164:../system/src/drivers/l4/i2c_stm32l4x.c **** 	return 0;
 794              		.loc 1 164 0
 795 009e 5A68     		ldr	r2, [r3, #4]
 796 00a0 42F40052 		orr	r2, r2, #8192
 797 00a4 5A60     		str	r2, [r3, #4]
 165:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 798              		.loc 1 165 0
 799 00a6 0020     		movs	r0, #0
 800              	.L31:
 166:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 801              		.loc 1 166 0
 802 00a8 70BD     		pop	{r4, r5, r6, pc}
 803              	.LVL48:
 804              	.L39:
 124:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i = 1;
 805              		.loc 1 124 0
 806 00aa 044B     		ldr	r3, .L40
 807              	.LVL49:
 808 00ac 0022     		movs	r2, #0
 809 00ae 1A70     		strb	r2, [r3]
 810              	.LVL50:
 125:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 811              		.loc 1 125 0
 812 00b0 3346     		mov	r3, r6
 813 00b2 B7E7     		b	.L35
 814              	.LVL51:
 815              	.L37:
 147:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 816              		.loc 1 147 0
 817 00b4 4FF0FF30 		mov	r0, #-1
 818 00b8 F6E7     		b	.L31
 819              	.L41:
 820 00ba 00BF     		.align	2
 821              	.L40:
 822 00bc 00000000 		.word	.LANCHOR5
 823 00c0 00000000 		.word	.LANCHOR1
 824 00c4 00000000 		.word	.LANCHOR7
 825 00c8 00000000 		.word	.LANCHOR4
 826 00cc 00000000 		.word	.LANCHOR8
 827 00d0 00000000 		.word	master_time
 828 00d4 00000000 		.word	i2cStartTime
 829 00d8 00540040 		.word	1073763328
 830 00dc 00000000 		.word	i2c_state
 831              		.cfi_endproc
 832              	.LFE512:
 834              		.section	.text.i2c_receive_data,"ax",%progbits
 835              		.align	1
 836              		.global	i2c_receive_data
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 840              		.fpu fpv4-sp-d16
 842              	i2c_receive_data:
 843              	.LFB513:
 168:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 844              		.loc 1 168 0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 0
 847              		@ frame_needed = 0, uses_anonymous_args = 0
 848              	.LVL52:
 849 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 850              		.cfi_def_cfa_offset 24
 851              		.cfi_offset 3, -24
 852              		.cfi_offset 4, -20
 853              		.cfi_offset 5, -16
 854              		.cfi_offset 6, -12
 855              		.cfi_offset 7, -8
 856              		.cfi_offset 14, -4
 857 0002 0746     		mov	r7, r0
 858 0004 0E46     		mov	r6, r1
 170:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 859              		.loc 1 170 0
 860 0006 FFF7FEFF 		bl	i2cVariableReset
 861              	.LVL53:
 172:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_remote_addr = addr;
 862              		.loc 1 172 0
 863 000a F2B2     		uxtb	r2, r6
 864 000c 1B4B     		ldr	r3, .L44
 865 000e 1A70     		strb	r2, [r3]
 173:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_trx_data_counter = 0;
 866              		.loc 1 173 0
 867 0010 BAB2     		uxth	r2, r7
 868 0012 1B4B     		ldr	r3, .L44+4
 869 0014 1A80     		strh	r2, [r3]	@ movhi
 174:../system/src/drivers/l4/i2c_stm32l4x.c **** 	i2c_rxing = 1;
 870              		.loc 1 174 0
 871 0016 0024     		movs	r4, #0
 872 0018 1A4B     		ldr	r3, .L44+8
 873 001a 1C70     		strb	r4, [r3]
 175:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 874              		.loc 1 175 0
 875 001c 0125     		movs	r5, #1
 876 001e 1A4B     		ldr	r3, .L44+12
 877 0020 1D70     		strb	r5, [r3]
 178:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 878              		.loc 1 178 0
 879 0022 FFF7FEFF 		bl	i2cStart
 880              	.LVL54:
 881              	.LBB146:
 882              	.LBB147:
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 883              		.loc 2 752 0
 884 0026 194B     		ldr	r3, .L44+16
 885 0028 5A68     		ldr	r2, [r3, #4]
 886 002a 22F40062 		bic	r2, r2, #2048
 887 002e 5A60     		str	r2, [r3, #4]
 888              	.LVL55:
 889              	.LBE147:
 890              	.LBE146:
 891              	.LBB148:
 892              	.LBB149:
2038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 893              		.loc 2 2038 0
 894 0030 5868     		ldr	r0, [r3, #4]
 895 0032 20F47F70 		bic	r0, r0, #1020
 896 0036 20F00300 		bic	r0, r0, #3
 897 003a 3843     		orrs	r0, r0, r7
 898 003c 5860     		str	r0, [r3, #4]
 899              	.LVL56:
 900              	.LBE149:
 901              	.LBE148:
 902              	.LBB150:
 903              	.LBB151:
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 904              		.loc 2 2012 0
 905 003e 5A68     		ldr	r2, [r3, #4]
 906 0040 42F48062 		orr	r2, r2, #1024
 907 0044 5A60     		str	r2, [r3, #4]
 908              	.LVL57:
 909              	.LBE151:
 910              	.LBE150:
 911              	.LBB152:
 912              	.LBB153:
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 913              		.loc 2 1887 0
 914 0046 5A68     		ldr	r2, [r3, #4]
 915 0048 22F08072 		bic	r2, r2, #16777216
 916 004c 5A60     		str	r2, [r3, #4]
 917              	.LVL58:
 918              	.LBE153:
 919              	.LBE152:
 920              	.LBB154:
 921              	.LBB155:
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 922              		.loc 2 1840 0
 923 004e 5A68     		ldr	r2, [r3, #4]
 924 0050 42F00072 		orr	r2, r2, #33554432
 925 0054 5A60     		str	r2, [r3, #4]
 926              	.LVL59:
 927              	.LBE155:
 928              	.LBE154:
 929              	.LBB156:
 930              	.LBB157:
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 931              		.loc 2 1911 0
 932 0056 5968     		ldr	r1, [r3, #4]
 933 0058 21F47F01 		bic	r1, r1, #16711680
 934 005c 41EA0641 		orr	r1, r1, r6, lsl #16
 935 0060 5960     		str	r1, [r3, #4]
 936              	.LVL60:
 937              	.LBE157:
 938              	.LBE156:
 198:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 939              		.loc 1 198 0
 940 0062 0B4A     		ldr	r2, .L44+20
 941 0064 1168     		ldr	r1, [r2]
 942 0066 0B4A     		ldr	r2, .L44+24
 943 0068 1160     		str	r1, [r2]
 200:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 944              		.loc 1 200 0
 945 006a 0B4A     		ldr	r2, .L44+28
 946 006c 1570     		strb	r5, [r2]
 202:../system/src/drivers/l4/i2c_stm32l4x.c **** 	return 0;
 947              		.loc 1 202 0
 948 006e 5A68     		ldr	r2, [r3, #4]
 949 0070 42F40052 		orr	r2, r2, #8192
 950 0074 5A60     		str	r2, [r3, #4]
 204:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 951              		.loc 1 204 0
 952 0076 2046     		mov	r0, r4
 953 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 954              	.LVL61:
 955              	.L45:
 956 007a 00BF     		.align	2
 957              	.L44:
 958 007c 00000000 		.word	.LANCHOR2
 959 0080 00000000 		.word	.LANCHOR7
 960 0084 00000000 		.word	.LANCHOR0
 961 0088 00000000 		.word	.LANCHOR3
 962 008c 00540040 		.word	1073763328
 963 0090 00000000 		.word	master_time
 964 0094 00000000 		.word	i2cStartTime
 965 0098 00000000 		.word	i2c_state
 966              		.cfi_endproc
 967              	.LFE513:
 969              		.section	.text.i2cErrIrqHandler,"ax",%progbits
 970              		.align	1
 971              		.global	i2cErrIrqHandler
 972              		.syntax unified
 973              		.thumb
 974              		.thumb_func
 975              		.fpu fpv4-sp-d16
 977              	i2cErrIrqHandler:
 978              	.LFB516:
 292:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 979              		.loc 1 292 0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983 0000 08B5     		push	{r3, lr}
 984              		.cfi_def_cfa_offset 8
 985              		.cfi_offset 3, -8
 986              		.cfi_offset 14, -4
 295:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// slave nie odpowiedzia ack na swj adres
 987              		.loc 1 295 0
 988 0002 6E4B     		ldr	r3, .L59
 989 0004 9B69     		ldr	r3, [r3, #24]
 990 0006 13F0100F 		tst	r3, #16
 991 000a 07D0     		beq	.L47
 295:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// slave nie odpowiedzia ack na swj adres
 992              		.loc 1 295 0 is_stmt 0 discriminator 1
 993 000c 6C4B     		ldr	r3, .L59+4
 994 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 995 0010 23B9     		cbnz	r3, .L47
 295:../system/src/drivers/l4/i2c_stm32l4x.c **** //		// slave nie odpowiedzia ack na swj adres
 996              		.loc 1 295 0 discriminator 2
 997 0012 6C4B     		ldr	r3, .L59+8
 998 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 999 0016 DBB2     		uxtb	r3, r3
 1000 0018 012B     		cmp	r3, #1
 1001 001a 62D0     		beq	.L56
 1002              	.L47:
 337:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 1003              		.loc 1 337 0 is_stmt 1
 1004 001c 674B     		ldr	r3, .L59
 1005 001e 9B69     		ldr	r3, [r3, #24]
 1006 0020 13F0100F 		tst	r3, #16
 1007 0024 08D0     		beq	.L48
 337:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 1008              		.loc 1 337 0 is_stmt 0 discriminator 1
 1009 0026 664B     		ldr	r3, .L59+4
 1010 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1011 002a 2BB9     		cbnz	r3, .L48
 337:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 1012              		.loc 1 337 0 discriminator 2
 1013 002c 654B     		ldr	r3, .L59+8
 1014 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1015 0030 DBB2     		uxtb	r3, r3
 1016 0032 022B     		cmp	r3, #2
 1017 0034 00F08C80 		beq	.L57
 1018              	.L48:
 367:../system/src/drivers/l4/i2c_stm32l4x.c **** 		//jezeli slave nie odpowiedzia ack na wysany do niego bajt danych
 1019              		.loc 1 367 0 is_stmt 1
 1020 0038 604B     		ldr	r3, .L59
 1021 003a 9B69     		ldr	r3, [r3, #24]
 1022 003c 13F0100F 		tst	r3, #16
 1023 0040 11D0     		beq	.L49
 367:../system/src/drivers/l4/i2c_stm32l4x.c **** 		//jezeli slave nie odpowiedzia ack na wysany do niego bajt danych
 1024              		.loc 1 367 0 is_stmt 0 discriminator 1
 1025 0042 5F4B     		ldr	r3, .L59+4
 1026 0044 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1027 0046 73B1     		cbz	r3, .L49
 369:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_error_counter++;
 1028              		.loc 1 369 0 is_stmt 1
 1029 0048 5C4A     		ldr	r2, .L59
 1030 004a D369     		ldr	r3, [r2, #28]
 1031 004c 43F01003 		orr	r3, r3, #16
 1032 0050 D361     		str	r3, [r2, #28]
 370:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2c_trx_data_counter--;	// zmniejszanie wartoci licznika danych aby nadac jeszcze raz to samo
 1033              		.loc 1 370 0
 1034 0052 5D4A     		ldr	r2, .L59+12
 1035 0054 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1036 0056 0133     		adds	r3, r3, #1
 1037 0058 DBB2     		uxtb	r3, r3
 1038 005a 1370     		strb	r3, [r2]
 371:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1039              		.loc 1 371 0
 1040 005c 584A     		ldr	r2, .L59+4
 1041 005e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1042 0060 013B     		subs	r3, r3, #1
 1043 0062 DBB2     		uxtb	r3, r3
 1044 0064 1370     		strb	r3, [r2]
 1045              	.L49:
 375:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1046              		.loc 1 375 0
 1047 0066 554B     		ldr	r3, .L59
 1048 0068 9B69     		ldr	r3, [r3, #24]
 1049 006a 13F4007F 		tst	r3, #512
 1050 006e 07D0     		beq	.L50
 377:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1051              		.loc 1 377 0
 1052 0070 524A     		ldr	r2, .L59
 1053 0072 D369     		ldr	r3, [r2, #28]
 1054 0074 43F40073 		orr	r3, r3, #512
 1055 0078 D361     		str	r3, [r2, #28]
 379:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1056              		.loc 1 379 0
 1057 007a 534B     		ldr	r3, .L59+12
 1058 007c 0622     		movs	r2, #6
 1059 007e 1A70     		strb	r2, [r3]
 1060              	.L50:
 384:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1061              		.loc 1 384 0
 1062 0080 4E4B     		ldr	r3, .L59
 1063 0082 9B69     		ldr	r3, [r3, #24]
 1064 0084 13F4805F 		tst	r3, #4096
 1065 0088 07D0     		beq	.L51
 386:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1066              		.loc 1 386 0
 1067 008a 4C4A     		ldr	r2, .L59
 1068 008c D369     		ldr	r3, [r2, #28]
 1069 008e 43F48053 		orr	r3, r3, #4096
 1070 0092 D361     		str	r3, [r2, #28]
 388:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1071              		.loc 1 388 0
 1072 0094 4C4B     		ldr	r3, .L59+12
 1073 0096 0622     		movs	r2, #6
 1074 0098 1A70     		strb	r2, [r3]
 1075              	.L51:
 392:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1076              		.loc 1 392 0
 1077 009a 484B     		ldr	r3, .L59
 1078 009c 9B69     		ldr	r3, [r3, #24]
 1079 009e 13F4806F 		tst	r3, #1024
 1080 00a2 07D0     		beq	.L52
 394:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1081              		.loc 1 394 0
 1082 00a4 454A     		ldr	r2, .L59
 1083 00a6 D369     		ldr	r3, [r2, #28]
 1084 00a8 43F48063 		orr	r3, r3, #1024
 1085 00ac D361     		str	r3, [r2, #28]
 396:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1086              		.loc 1 396 0
 1087 00ae 464B     		ldr	r3, .L59+12
 1088 00b0 0622     		movs	r2, #6
 1089 00b2 1A70     		strb	r2, [r3]
 1090              	.L52:
 400:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1091              		.loc 1 400 0
 1092 00b4 414B     		ldr	r3, .L59
 1093 00b6 9B69     		ldr	r3, [r3, #24]
 1094 00b8 13F4807F 		tst	r3, #256
 1095 00bc 07D0     		beq	.L53
 402:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1096              		.loc 1 402 0
 1097 00be 3F4A     		ldr	r2, .L59
 1098 00c0 D369     		ldr	r3, [r2, #28]
 1099 00c2 43F48073 		orr	r3, r3, #256
 1100 00c6 D361     		str	r3, [r2, #28]
 404:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1101              		.loc 1 404 0
 1102 00c8 3F4B     		ldr	r3, .L59+12
 1103 00ca 0622     		movs	r2, #6
 1104 00cc 1A70     		strb	r2, [r3]
 1105              	.L53:
 409:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1106              		.loc 1 409 0
 1107 00ce 3E4A     		ldr	r2, .L59+12
 1108 00d0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1109 00d2 0133     		adds	r3, r3, #1
 1110 00d4 DBB2     		uxtb	r3, r3
 1111 00d6 1370     		strb	r3, [r2]
 411:../system/src/drivers/l4/i2c_stm32l4x.c **** 		i2cReinit();
 1112              		.loc 1 411 0
 1113 00d8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1114 00da DBB2     		uxtb	r3, r3
 1115 00dc 052B     		cmp	r3, #5
 1116 00de 67D8     		bhi	.L58
 1117              	.L46:
 418:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1118              		.loc 1 418 0
 1119 00e0 08BD     		pop	{r3, pc}
 1120              	.L56:
 303:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1121              		.loc 1 303 0
 1122 00e2 394A     		ldr	r2, .L59+12
 1123 00e4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1124 00e6 0133     		adds	r3, r3, #1
 1125 00e8 DBB2     		uxtb	r3, r3
 1126 00ea 1370     		strb	r3, [r2]
 306:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1127              		.loc 1 306 0
 1128 00ec FFF7FEFF 		bl	i2cStop
 1129              	.LVL62:
 309:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1130              		.loc 1 309 0
 1131 00f0 FFF7FEFF 		bl	i2cStart
 1132              	.LVL63:
 1133              	.LBB158:
 1134              	.LBB159:
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1135              		.loc 2 752 0
 1136 00f4 314B     		ldr	r3, .L59
 1137 00f6 5A68     		ldr	r2, [r3, #4]
 1138 00f8 22F40062 		bic	r2, r2, #2048
 1139 00fc 5A60     		str	r2, [r3, #4]
 1140              	.LVL64:
 1141              	.LBE159:
 1142              	.LBE158:
 315:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1143              		.loc 1 315 0
 1144 00fe 334A     		ldr	r2, .L59+16
 1145 0100 1188     		ldrh	r1, [r2]
 1146              	.LVL65:
 1147              	.LBB160:
 1148              	.LBB161:
2038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1149              		.loc 2 2038 0
 1150 0102 5A68     		ldr	r2, [r3, #4]
 1151 0104 22F47F72 		bic	r2, r2, #1020
 1152 0108 22F00302 		bic	r2, r2, #3
 1153 010c 0A43     		orrs	r2, r2, r1
 1154 010e 5A60     		str	r2, [r3, #4]
 1155              	.LVL66:
 1156              	.LBE161:
 1157              	.LBE160:
 1158              	.LBB162:
 1159              	.LBB163:
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1160              		.loc 2 2012 0
 1161 0110 5A68     		ldr	r2, [r3, #4]
 1162 0112 42F48062 		orr	r2, r2, #1024
 1163 0116 5A60     		str	r2, [r3, #4]
 1164              	.LVL67:
 1165              	.LBE163:
 1166              	.LBE162:
 1167              	.LBB164:
 1168              	.LBB165:
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1169              		.loc 2 1887 0
 1170 0118 5A68     		ldr	r2, [r3, #4]
 1171 011a 22F08072 		bic	r2, r2, #16777216
 1172 011e 5A60     		str	r2, [r3, #4]
 1173              	.LVL68:
 1174              	.LBE165:
 1175              	.LBE164:
 1176              	.LBB166:
 1177              	.LBB167:
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1178              		.loc 2 1840 0
 1179 0120 5A68     		ldr	r2, [r3, #4]
 1180 0122 42F00072 		orr	r2, r2, #33554432
 1181 0126 5A60     		str	r2, [r3, #4]
 1182              	.LVL69:
 1183              	.LBE167:
 1184              	.LBE166:
 327:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1185              		.loc 1 327 0
 1186 0128 294A     		ldr	r2, .L59+20
 1187 012a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1188              	.LVL70:
 1189              	.LBB168:
 1190              	.LBB169:
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1191              		.loc 2 1911 0
 1192 012c 5A68     		ldr	r2, [r3, #4]
 1193 012e 22F47F02 		bic	r2, r2, #16711680
 1194 0132 42EA0142 		orr	r2, r2, r1, lsl #16
 1195 0136 5A60     		str	r2, [r3, #4]
 1196              	.LVL71:
 1197              	.LBE169:
 1198              	.LBE168:
 329:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1199              		.loc 1 329 0
 1200 0138 5A68     		ldr	r2, [r3, #4]
 1201 013a 42F40052 		orr	r2, r2, #8192
 1202 013e 5A60     		str	r2, [r3, #4]
 331:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1203              		.loc 1 331 0
 1204 0140 244B     		ldr	r3, .L59+24
 1205 0142 1A68     		ldr	r2, [r3]
 1206 0144 244B     		ldr	r3, .L59+28
 1207 0146 1A60     		str	r2, [r3]
 333:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1208              		.loc 1 333 0
 1209 0148 1E4B     		ldr	r3, .L59+8
 1210 014a 0122     		movs	r2, #1
 1211 014c 1A70     		strb	r2, [r3]
 1212 014e 65E7     		b	.L47
 1213              	.L57:
 338:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1214              		.loc 1 338 0
 1215 0150 1D4A     		ldr	r2, .L59+12
 1216 0152 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1217 0154 0133     		adds	r3, r3, #1
 1218 0156 DBB2     		uxtb	r3, r3
 1219 0158 1370     		strb	r3, [r2]
 341:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1220              		.loc 1 341 0
 1221 015a FFF7FEFF 		bl	i2cStop
 1222              	.LVL72:
 344:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1223              		.loc 1 344 0
 1224 015e FFF7FEFF 		bl	i2cStart
 1225              	.LVL73:
 1226              	.LBB170:
 1227              	.LBB171:
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1228              		.loc 2 752 0
 1229 0162 164B     		ldr	r3, .L59
 1230 0164 5A68     		ldr	r2, [r3, #4]
 1231 0166 22F40062 		bic	r2, r2, #2048
 1232 016a 5A60     		str	r2, [r3, #4]
 1233              	.LVL74:
 1234              	.LBE171:
 1235              	.LBE170:
 350:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1236              		.loc 1 350 0
 1237 016c 174A     		ldr	r2, .L59+16
 1238 016e 1188     		ldrh	r1, [r2]
 1239              	.LVL75:
 1240              	.LBB172:
 1241              	.LBB173:
2038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1242              		.loc 2 2038 0
 1243 0170 5A68     		ldr	r2, [r3, #4]
 1244 0172 22F47F72 		bic	r2, r2, #1020
 1245 0176 22F00302 		bic	r2, r2, #3
 1246 017a 0A43     		orrs	r2, r2, r1
 1247 017c 5A60     		str	r2, [r3, #4]
 1248              	.LVL76:
 1249              	.LBE173:
 1250              	.LBE172:
 1251              	.LBB174:
 1252              	.LBB175:
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1253              		.loc 2 2012 0
 1254 017e 5A68     		ldr	r2, [r3, #4]
 1255 0180 22F48062 		bic	r2, r2, #1024
 1256 0184 5A60     		str	r2, [r3, #4]
 1257              	.LVL77:
 1258              	.LBE175:
 1259              	.LBE174:
 1260              	.LBB176:
 1261              	.LBB177:
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1262              		.loc 2 1887 0
 1263 0186 5A68     		ldr	r2, [r3, #4]
 1264 0188 22F08072 		bic	r2, r2, #16777216
 1265 018c 5A60     		str	r2, [r3, #4]
 1266              	.LVL78:
 1267              	.LBE177:
 1268              	.LBE176:
 1269              	.LBB178:
 1270              	.LBB179:
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1271              		.loc 2 1840 0
 1272 018e 5A68     		ldr	r2, [r3, #4]
 1273 0190 42F00072 		orr	r2, r2, #33554432
 1274 0194 5A60     		str	r2, [r3, #4]
 1275              	.LVL79:
 1276              	.LBE179:
 1277              	.LBE178:
 362:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1278              		.loc 1 362 0
 1279 0196 114A     		ldr	r2, .L59+32
 1280 0198 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1281              	.LVL80:
 1282              	.LBB180:
 1283              	.LBB181:
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_i2c.h **** }
 1284              		.loc 2 1911 0
 1285 019a 5A68     		ldr	r2, [r3, #4]
 1286 019c 22F47F02 		bic	r2, r2, #16711680
 1287 01a0 42EA0142 		orr	r2, r2, r1, lsl #16
 1288 01a4 5A60     		str	r2, [r3, #4]
 1289              	.LVL81:
 1290              	.LBE181:
 1291              	.LBE180:
 364:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 1292              		.loc 1 364 0
 1293 01a6 5A68     		ldr	r2, [r3, #4]
 1294 01a8 42F40052 		orr	r2, r2, #8192
 1295 01ac 5A60     		str	r2, [r3, #4]
 1296 01ae 43E7     		b	.L48
 1297              	.L58:
 413:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1298              		.loc 1 413 0
 1299 01b0 FFF7FEFF 		bl	i2cStop
 1300              	.LVL82:
 415:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 1301              		.loc 1 415 0
 1302 01b4 034B     		ldr	r3, .L59+8
 1303 01b6 0322     		movs	r2, #3
 1304 01b8 1A70     		strb	r2, [r3]
 418:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 1305              		.loc 1 418 0
 1306 01ba 91E7     		b	.L46
 1307              	.L60:
 1308              		.align	2
 1309              	.L59:
 1310 01bc 00540040 		.word	1073763328
 1311 01c0 00000000 		.word	.LANCHOR0
 1312 01c4 00000000 		.word	i2c_state
 1313 01c8 00000000 		.word	.LANCHOR8
 1314 01cc 00000000 		.word	.LANCHOR7
 1315 01d0 00000000 		.word	.LANCHOR2
 1316 01d4 00000000 		.word	master_time
 1317 01d8 00000000 		.word	i2cStartTime
 1318 01dc 00000000 		.word	.LANCHOR1
 1319              		.cfi_endproc
 1320              	.LFE516:
 1322              		.section	.text.i2cKeepTimeout,"ax",%progbits
 1323              		.align	1
 1324              		.global	i2cKeepTimeout
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1328              		.fpu fpv4-sp-d16
 1330              	i2cKeepTimeout:
 1331              	.LFB519:
 448:../system/src/drivers/l4/i2c_stm32l4x.c **** 
 449:../system/src/drivers/l4/i2c_stm32l4x.c **** void i2cKeepTimeout(void) {
 1332              		.loc 1 449 0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336 0000 08B5     		push	{r3, lr}
 1337              		.cfi_def_cfa_offset 8
 1338              		.cfi_offset 3, -8
 1339              		.cfi_offset 14, -4
 450:../system/src/drivers/l4/i2c_stm32l4x.c **** 	if (i2c_state == I2C_RXING || i2c_state == I2C_TXING) {
 1340              		.loc 1 450 0
 1341 0002 0C4B     		ldr	r3, .L65
 1342 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1343 0006 DBB2     		uxtb	r3, r3
 1344 0008 012B     		cmp	r3, #1
 1345 000a 05D0     		beq	.L62
 1346              		.loc 1 450 0 is_stmt 0 discriminator 1
 1347 000c 094B     		ldr	r3, .L65
 1348 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1349 0010 DBB2     		uxtb	r3, r3
 1350 0012 022B     		cmp	r3, #2
 1351 0014 00D0     		beq	.L62
 1352              	.L61:
 451:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if (master_time - i2cStartTime > I2C_TIMEOUT) {
 452:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cReinit();
 453:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2cStop();
 454:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_state = I2C_ERROR;
 455:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 456:../system/src/drivers/l4/i2c_stm32l4x.c **** 	}
 457:../system/src/drivers/l4/i2c_stm32l4x.c **** }
 1353              		.loc 1 457 0 is_stmt 1
 1354 0016 08BD     		pop	{r3, pc}
 1355              	.L62:
 451:../system/src/drivers/l4/i2c_stm32l4x.c **** 		if (master_time - i2cStartTime > I2C_TIMEOUT) {
 1356              		.loc 1 451 0
 1357 0018 074B     		ldr	r3, .L65+4
 1358 001a 1A68     		ldr	r2, [r3]
 1359 001c 074B     		ldr	r3, .L65+8
 1360 001e 1B68     		ldr	r3, [r3]
 1361 0020 9B1A     		subs	r3, r3, r2
 1362 0022 642B     		cmp	r3, #100
 1363 0024 F7D9     		bls	.L61
 453:../system/src/drivers/l4/i2c_stm32l4x.c **** 			i2c_state = I2C_ERROR;
 1364              		.loc 1 453 0
 1365 0026 FFF7FEFF 		bl	i2cStop
 1366              	.LVL83:
 454:../system/src/drivers/l4/i2c_stm32l4x.c **** 		}
 1367              		.loc 1 454 0
 1368 002a 024B     		ldr	r3, .L65
 1369 002c 0322     		movs	r2, #3
 1370 002e 1A70     		strb	r2, [r3]
 1371              		.loc 1 457 0
 1372 0030 F1E7     		b	.L61
 1373              	.L66:
 1374 0032 00BF     		.align	2
 1375              	.L65:
 1376 0034 00000000 		.word	i2c_state
 1377 0038 00000000 		.word	i2cStartTime
 1378 003c 00000000 		.word	master_time
 1379              		.cfi_endproc
 1380              	.LFE519:
 1382              		.comm	i2cStartTime,4,4
 1383              		.comm	i2c_state,1,1
 1384              		.global	i2c_error_counter
 1385              		.global	i2c_rx_bytes_number
 1386              		.global	i2c_trx_data_counter
 1387              		.global	i2c_tx_queue_len
 1388              		.global	i2c_done
 1389              		.global	i2c_txing
 1390              		.global	i2c_rxing
 1391              		.global	i2c_rx_data
 1392              		.global	i2c_tx_data
 1393              		.global	i2c_remote_addr
 1394              		.section	.bss.i2c_done,"aw",%nobits
 1397              	i2c_done:
 1398 0000 00       		.space	1
 1399              		.section	.bss.i2c_error_counter,"aw",%nobits
 1400              		.set	.LANCHOR8,. + 0
 1403              	i2c_error_counter:
 1404 0000 00       		.space	1
 1405              		.section	.bss.i2c_remote_addr,"aw",%nobits
 1406              		.align	1
 1407              		.set	.LANCHOR7,. + 0
 1410              	i2c_remote_addr:
 1411 0000 0000     		.space	2
 1412              		.section	.bss.i2c_rx_bytes_number,"aw",%nobits
 1413              		.set	.LANCHOR2,. + 0
 1416              	i2c_rx_bytes_number:
 1417 0000 00       		.space	1
 1418              		.section	.bss.i2c_rx_data,"aw",%nobits
 1419              		.align	2
 1420              		.set	.LANCHOR6,. + 0
 1423              	i2c_rx_data:
 1424 0000 00000000 		.space	32
 1424      00000000 
 1424      00000000 
 1424      00000000 
 1424      00000000 
 1425              		.section	.bss.i2c_rxing,"aw",%nobits
 1426              		.set	.LANCHOR3,. + 0
 1429              	i2c_rxing:
 1430 0000 00       		.space	1
 1431              		.section	.bss.i2c_trx_data_counter,"aw",%nobits
 1432              		.set	.LANCHOR0,. + 0
 1435              	i2c_trx_data_counter:
 1436 0000 00       		.space	1
 1437              		.section	.bss.i2c_tx_data,"aw",%nobits
 1438              		.align	2
 1439              		.set	.LANCHOR5,. + 0
 1442              	i2c_tx_data:
 1443 0000 00000000 		.space	32
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1444              		.section	.bss.i2c_tx_queue_len,"aw",%nobits
 1445              		.set	.LANCHOR1,. + 0
 1448              	i2c_tx_queue_len:
 1449 0000 00       		.space	1
 1450              		.section	.bss.i2c_txing,"aw",%nobits
 1451              		.set	.LANCHOR4,. + 0
 1454              	i2c_txing:
 1455 0000 00       		.space	1
 1456              		.text
 1457              	.Letext0:
 1458              		.file 4 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 1459              		.file 5 "../system/include/drivers/i2c.h"
 1460              		.file 6 "../system/include/aprs/cfifo.h"
 1461              		.file 7 "../system/include/aprs/afsk.h"
 1462              		.file 8 "../system/include/aprs/ax25.h"
 1463              		.file 9 "../system/include/cmsis/stm32l4xx/device/stm32l471xx.h"
 1464              		.file 10 "../system/include/cmsis/stm32l4xx/device/system_stm32l4xx.h"
 1465              		.file 11 "../system/include/drivers/serial.h"
 1466              		.file 12 "../include/config_data.h"
 1467              		.file 13 "../include/main.h"
 1468              		.file 14 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_gpio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c_stm32l4x.c
     /tmp/ccSSEbn9.s:18     .text.i2cConfigure:0000000000000000 $t
     /tmp/ccSSEbn9.s:25     .text.i2cConfigure:0000000000000000 i2cConfigure
     /tmp/ccSSEbn9.s:200    .text.i2cConfigure:00000000000000bc $d
                            *COM*:0000000000000001 i2c_state
     /tmp/ccSSEbn9.s:209    .text.i2cReinit:0000000000000000 $t
     /tmp/ccSSEbn9.s:216    .text.i2cReinit:0000000000000000 i2cReinit
     /tmp/ccSSEbn9.s:230    .text.i2cVariableReset:0000000000000000 $t
     /tmp/ccSSEbn9.s:237    .text.i2cVariableReset:0000000000000000 i2cVariableReset
     /tmp/ccSSEbn9.s:277    .text.i2cVariableReset:0000000000000024 $d
     /tmp/ccSSEbn9.s:286    .text.i2cStop:0000000000000000 $t
     /tmp/ccSSEbn9.s:293    .text.i2cStop:0000000000000000 i2cStop
     /tmp/ccSSEbn9.s:365    .text.i2cStop:000000000000003c $d
     /tmp/ccSSEbn9.s:371    .text.i2cIrqHandler:0000000000000000 $t
     /tmp/ccSSEbn9.s:378    .text.i2cIrqHandler:0000000000000000 i2cIrqHandler
     /tmp/ccSSEbn9.s:543    .text.i2cIrqHandler:00000000000000f4 $d
     /tmp/ccSSEbn9.s:556    .text.i2cStart:0000000000000000 $t
     /tmp/ccSSEbn9.s:563    .text.i2cStart:0000000000000000 i2cStart
     /tmp/ccSSEbn9.s:631    .text.i2cStart:0000000000000034 $d
     /tmp/ccSSEbn9.s:636    .text.i2c_send_data:0000000000000000 $t
     /tmp/ccSSEbn9.s:643    .text.i2c_send_data:0000000000000000 i2c_send_data
     /tmp/ccSSEbn9.s:822    .text.i2c_send_data:00000000000000bc $d
                            *COM*:0000000000000004 i2cStartTime
     /tmp/ccSSEbn9.s:835    .text.i2c_receive_data:0000000000000000 $t
     /tmp/ccSSEbn9.s:842    .text.i2c_receive_data:0000000000000000 i2c_receive_data
     /tmp/ccSSEbn9.s:958    .text.i2c_receive_data:000000000000007c $d
     /tmp/ccSSEbn9.s:970    .text.i2cErrIrqHandler:0000000000000000 $t
     /tmp/ccSSEbn9.s:977    .text.i2cErrIrqHandler:0000000000000000 i2cErrIrqHandler
     /tmp/ccSSEbn9.s:1310   .text.i2cErrIrqHandler:00000000000001bc $d
     /tmp/ccSSEbn9.s:1323   .text.i2cKeepTimeout:0000000000000000 $t
     /tmp/ccSSEbn9.s:1330   .text.i2cKeepTimeout:0000000000000000 i2cKeepTimeout
     /tmp/ccSSEbn9.s:1376   .text.i2cKeepTimeout:0000000000000034 $d
     /tmp/ccSSEbn9.s:1403   .bss.i2c_error_counter:0000000000000000 i2c_error_counter
     /tmp/ccSSEbn9.s:1416   .bss.i2c_rx_bytes_number:0000000000000000 i2c_rx_bytes_number
     /tmp/ccSSEbn9.s:1435   .bss.i2c_trx_data_counter:0000000000000000 i2c_trx_data_counter
     /tmp/ccSSEbn9.s:1448   .bss.i2c_tx_queue_len:0000000000000000 i2c_tx_queue_len
     /tmp/ccSSEbn9.s:1397   .bss.i2c_done:0000000000000000 i2c_done
     /tmp/ccSSEbn9.s:1454   .bss.i2c_txing:0000000000000000 i2c_txing
     /tmp/ccSSEbn9.s:1429   .bss.i2c_rxing:0000000000000000 i2c_rxing
     /tmp/ccSSEbn9.s:1423   .bss.i2c_rx_data:0000000000000000 i2c_rx_data
     /tmp/ccSSEbn9.s:1442   .bss.i2c_tx_data:0000000000000000 i2c_tx_data
     /tmp/ccSSEbn9.s:1410   .bss.i2c_remote_addr:0000000000000000 i2c_remote_addr
     /tmp/ccSSEbn9.s:1398   .bss.i2c_done:0000000000000000 $d
     /tmp/ccSSEbn9.s:1404   .bss.i2c_error_counter:0000000000000000 $d
     /tmp/ccSSEbn9.s:1406   .bss.i2c_remote_addr:0000000000000000 $d
     /tmp/ccSSEbn9.s:1417   .bss.i2c_rx_bytes_number:0000000000000000 $d
     /tmp/ccSSEbn9.s:1419   .bss.i2c_rx_data:0000000000000000 $d
     /tmp/ccSSEbn9.s:1430   .bss.i2c_rxing:0000000000000000 $d
     /tmp/ccSSEbn9.s:1436   .bss.i2c_trx_data_counter:0000000000000000 $d
     /tmp/ccSSEbn9.s:1438   .bss.i2c_tx_data:0000000000000000 $d
     /tmp/ccSSEbn9.s:1449   .bss.i2c_tx_queue_len:0000000000000000 $d
     /tmp/ccSSEbn9.s:1455   .bss.i2c_txing:0000000000000000 $d
                           .group:0000000000000000 wm4.0.95bc707da9dcffdc6c8c58936cbc8421
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.macros.h.2.7a7a5ac48d4160b7481c806e80b68442
                           .group:0000000000000000 wm4.config.h.2.f5e96167cb26b0ce97c5e7513a95bc8b
                           .group:0000000000000000 wm4.afsk.h.17.cf8f922069680e152e1eddb76cd4cc82
                           .group:0000000000000000 wm4.ax25.h.18.077e42a4af9016476e34900472a8fe18
                           .group:0000000000000000 wm4.stm32l4xx.h.39.54a1fe1e096c7852edd649652f013a11
                           .group:0000000000000000 wm4.stm32l471xx.h.35.e78ad65c513105dda311dc495ac74d04
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.b6144e50d34fc998dd4c2cfb6387cf91
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l471xx.h.423.ceac761476affad641a3347d7727acfd
                           .group:0000000000000000 wm4.stm32l4xx.h.197.fb1c68184133668ca24c44c29ba4361f
                           .group:0000000000000000 wm4.stm32l4xx_ll_usart.h.22.ec2beebcd146668c5b35749264d7b58a
                           .group:0000000000000000 wm4.serial.h.14.12640f911db3fed3671ed7e729a57e3f
                           .group:0000000000000000 wm4.config_data.h.9.cbb5077079a900a357fa92ca07074f04
                           .group:0000000000000000 wm4.main.h.8.bc9cddc046c84d80bc9382d177e590b0
                           .group:0000000000000000 wm4.station_config_target_hw.h.9.a20e080416e80d1cff9c1b51cc464832
                           .group:0000000000000000 wm4.stm32l4xx_ll_gpio.h.22.6ea69d1eee1200f6e0d48e871aaa811d
                           .group:0000000000000000 wm4.stm32l4xx_ll_i2c.h.22.3345a386aba85ac3061bd6bd521059ad

UNDEFINED SYMBOLS
LL_GPIO_Init
LL_I2C_StructInit
LL_I2C_Init
master_time
