
Projekt_URA_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bab4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  0800bc88  0800bc88  0001bc88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c34c  0800c34c  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800c34c  0800c34c  0001c34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c354  0800c354  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c354  0800c354  0001c354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c358  0800c358  0001c358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800c35c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000af8  20000204  0800c560  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cfc  0800c560  00020cfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022e41  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004429  00000000  00000000  00043075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001868  00000000  00000000  000474a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001690  00000000  00000000  00048d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8dc  00000000  00000000  0004a398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000206ee  00000000  00000000  00074c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8bb6  00000000  00000000  00095362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018df18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007838  00000000  00000000  0018df6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000204 	.word	0x20000204
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bc6c 	.word	0x0800bc6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000208 	.word	0x20000208
 800020c:	0800bc6c 	.word	0x0800bc6c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9b9 	b.w	800101c <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b96e 	b.w	800101c <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	468c      	mov	ip, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8083 	bne.w	8000e6e <__udivmoddi4+0x116>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d947      	bls.n	8000dfe <__udivmoddi4+0xa6>
 8000d6e:	fab2 f282 	clz	r2, r2
 8000d72:	b142      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d74:	f1c2 0020 	rsb	r0, r2, #32
 8000d78:	fa24 f000 	lsr.w	r0, r4, r0
 8000d7c:	4091      	lsls	r1, r2
 8000d7e:	4097      	lsls	r7, r2
 8000d80:	ea40 0c01 	orr.w	ip, r0, r1
 8000d84:	4094      	lsls	r4, r2
 8000d86:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d90:	fa1f fe87 	uxth.w	lr, r7
 8000d94:	fb08 c116 	mls	r1, r8, r6, ip
 8000d98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9c:	fb06 f10e 	mul.w	r1, r6, lr
 8000da0:	4299      	cmp	r1, r3
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x60>
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 8119 	bcs.w	8000fe0 <__udivmoddi4+0x288>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 8116 	bls.w	8000fe0 <__udivmoddi4+0x288>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x8c>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	f080 8105 	bcs.w	8000fe4 <__udivmoddi4+0x28c>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	f240 8102 	bls.w	8000fe4 <__udivmoddi4+0x28c>
 8000de0:	3802      	subs	r0, #2
 8000de2:	443c      	add	r4, r7
 8000de4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa0>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	b902      	cbnz	r2, 8000e02 <__udivmoddi4+0xaa>
 8000e00:	deff      	udf	#255	; 0xff
 8000e02:	fab2 f282 	clz	r2, r2
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	d150      	bne.n	8000eac <__udivmoddi4+0x154>
 8000e0a:	1bcb      	subs	r3, r1, r7
 8000e0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e10:	fa1f f887 	uxth.w	r8, r7
 8000e14:	2601      	movs	r6, #1
 8000e16:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e1a:	0c21      	lsrs	r1, r4, #16
 8000e1c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb08 f30c 	mul.w	r3, r8, ip
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0xe4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0xe2>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	f200 80e9 	bhi.w	800100c <__udivmoddi4+0x2b4>
 8000e3a:	4684      	mov	ip, r0
 8000e3c:	1ac9      	subs	r1, r1, r3
 8000e3e:	b2a3      	uxth	r3, r4
 8000e40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e48:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e4c:	fb08 f800 	mul.w	r8, r8, r0
 8000e50:	45a0      	cmp	r8, r4
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x10c>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x10a>
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	f200 80d9 	bhi.w	8001014 <__udivmoddi4+0x2bc>
 8000e62:	4618      	mov	r0, r3
 8000e64:	eba4 0408 	sub.w	r4, r4, r8
 8000e68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e6c:	e7bf      	b.n	8000dee <__udivmoddi4+0x96>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0x12e>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80b1 	beq.w	8000fda <__udivmoddi4+0x282>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x1cc>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0x140>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80b8 	bhi.w	8001008 <__udivmoddi4+0x2b0>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	468c      	mov	ip, r1
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0a8      	beq.n	8000df8 <__udivmoddi4+0xa0>
 8000ea6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eaa:	e7a5      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb4:	4097      	lsls	r7, r2
 8000eb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000eba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebe:	40d9      	lsrs	r1, r3
 8000ec0:	4330      	orrs	r0, r6
 8000ec2:	0c03      	lsrs	r3, r0, #16
 8000ec4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec8:	fa1f f887 	uxth.w	r8, r7
 8000ecc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ed0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed4:	fb06 f108 	mul.w	r1, r6, r8
 8000ed8:	4299      	cmp	r1, r3
 8000eda:	fa04 f402 	lsl.w	r4, r4, r2
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x19c>
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee6:	f080 808d 	bcs.w	8001004 <__udivmoddi4+0x2ac>
 8000eea:	4299      	cmp	r1, r3
 8000eec:	f240 808a 	bls.w	8001004 <__udivmoddi4+0x2ac>
 8000ef0:	3e02      	subs	r6, #2
 8000ef2:	443b      	add	r3, r7
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b281      	uxth	r1, r0
 8000ef8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000efc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f04:	fb00 f308 	mul.w	r3, r0, r8
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	d907      	bls.n	8000f1c <__udivmoddi4+0x1c4>
 8000f0c:	1879      	adds	r1, r7, r1
 8000f0e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f12:	d273      	bcs.n	8000ffc <__udivmoddi4+0x2a4>
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d971      	bls.n	8000ffc <__udivmoddi4+0x2a4>
 8000f18:	3802      	subs	r0, #2
 8000f1a:	4439      	add	r1, r7
 8000f1c:	1acb      	subs	r3, r1, r3
 8000f1e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f22:	e778      	b.n	8000e16 <__udivmoddi4+0xbe>
 8000f24:	f1c6 0c20 	rsb	ip, r6, #32
 8000f28:	fa03 f406 	lsl.w	r4, r3, r6
 8000f2c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f30:	431c      	orrs	r4, r3
 8000f32:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f42:	431f      	orrs	r7, r3
 8000f44:	0c3b      	lsrs	r3, r7, #16
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fa1f f884 	uxth.w	r8, r4
 8000f4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f56:	fb09 fa08 	mul.w	sl, r9, r8
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	fa02 f206 	lsl.w	r2, r2, r6
 8000f60:	fa00 f306 	lsl.w	r3, r0, r6
 8000f64:	d908      	bls.n	8000f78 <__udivmoddi4+0x220>
 8000f66:	1861      	adds	r1, r4, r1
 8000f68:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f6c:	d248      	bcs.n	8001000 <__udivmoddi4+0x2a8>
 8000f6e:	458a      	cmp	sl, r1
 8000f70:	d946      	bls.n	8001000 <__udivmoddi4+0x2a8>
 8000f72:	f1a9 0902 	sub.w	r9, r9, #2
 8000f76:	4421      	add	r1, r4
 8000f78:	eba1 010a 	sub.w	r1, r1, sl
 8000f7c:	b2bf      	uxth	r7, r7
 8000f7e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f82:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f86:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f8a:	fb00 f808 	mul.w	r8, r0, r8
 8000f8e:	45b8      	cmp	r8, r7
 8000f90:	d907      	bls.n	8000fa2 <__udivmoddi4+0x24a>
 8000f92:	19e7      	adds	r7, r4, r7
 8000f94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f98:	d22e      	bcs.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d92c      	bls.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	4427      	add	r7, r4
 8000fa2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa6:	eba7 0708 	sub.w	r7, r7, r8
 8000faa:	fba0 8902 	umull	r8, r9, r0, r2
 8000fae:	454f      	cmp	r7, r9
 8000fb0:	46c6      	mov	lr, r8
 8000fb2:	4649      	mov	r1, r9
 8000fb4:	d31a      	bcc.n	8000fec <__udivmoddi4+0x294>
 8000fb6:	d017      	beq.n	8000fe8 <__udivmoddi4+0x290>
 8000fb8:	b15d      	cbz	r5, 8000fd2 <__udivmoddi4+0x27a>
 8000fba:	ebb3 020e 	subs.w	r2, r3, lr
 8000fbe:	eb67 0701 	sbc.w	r7, r7, r1
 8000fc2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc6:	40f2      	lsrs	r2, r6
 8000fc8:	ea4c 0202 	orr.w	r2, ip, r2
 8000fcc:	40f7      	lsrs	r7, r6
 8000fce:	e9c5 2700 	strd	r2, r7, [r5]
 8000fd2:	2600      	movs	r6, #0
 8000fd4:	4631      	mov	r1, r6
 8000fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fda:	462e      	mov	r6, r5
 8000fdc:	4628      	mov	r0, r5
 8000fde:	e70b      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	e6e9      	b.n	8000db8 <__udivmoddi4+0x60>
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	e6fd      	b.n	8000de4 <__udivmoddi4+0x8c>
 8000fe8:	4543      	cmp	r3, r8
 8000fea:	d2e5      	bcs.n	8000fb8 <__udivmoddi4+0x260>
 8000fec:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ff0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	e7df      	b.n	8000fb8 <__udivmoddi4+0x260>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e7d2      	b.n	8000fa2 <__udivmoddi4+0x24a>
 8000ffc:	4660      	mov	r0, ip
 8000ffe:	e78d      	b.n	8000f1c <__udivmoddi4+0x1c4>
 8001000:	4681      	mov	r9, r0
 8001002:	e7b9      	b.n	8000f78 <__udivmoddi4+0x220>
 8001004:	4666      	mov	r6, ip
 8001006:	e775      	b.n	8000ef4 <__udivmoddi4+0x19c>
 8001008:	4630      	mov	r0, r6
 800100a:	e74a      	b.n	8000ea2 <__udivmoddi4+0x14a>
 800100c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001010:	4439      	add	r1, r7
 8001012:	e713      	b.n	8000e3c <__udivmoddi4+0xe4>
 8001014:	3802      	subs	r0, #2
 8001016:	443c      	add	r4, r7
 8001018:	e724      	b.n	8000e64 <__udivmoddi4+0x10c>
 800101a:	bf00      	nop

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af02      	add	r7, sp, #8
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
  return tmp;
#endif
#if(BMP_SPI == 1)
    uint8_t tmp[2];
	tmp[0] = addr;
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 800102e:	7b3b      	ldrb	r3, [r7, #12]
 8001030:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001034:	b2db      	uxtb	r3, r3
 8001036:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800103e:	480c      	ldr	r0, [pc, #48]	; (8001070 <BMP280_Read8+0x50>)
 8001040:	f002 fcce 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <BMP280_Read8+0x54>)
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	f107 020c 	add.w	r2, r7, #12
 800104c:	f107 010c 	add.w	r1, r7, #12
 8001050:	230a      	movs	r3, #10
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2302      	movs	r3, #2
 8001056:	f004 fc1e 	bl	8005896 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <BMP280_Read8+0x50>)
 8001062:	f002 fcbd 	bl	80039e0 <HAL_GPIO_WritePin>
	return tmp[1];
 8001066:	7b7b      	ldrb	r3, [r7, #13]
#endif
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40020400 	.word	0x40020400
 8001074:	2000064c 	.word	0x2000064c

08001078 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af02      	add	r7, sp, #8
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
	return ((tmp[0] << 8) | tmp[1]);
#endif
#if(BMP_SPI == 1)
	uint8_t tmp[3];
	tmp[0] = addr;
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 8001086:	7b3b      	ldrb	r3, [r7, #12]
 8001088:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800108c:	b2db      	uxtb	r3, r3
 800108e:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001096:	4810      	ldr	r0, [pc, #64]	; (80010d8 <BMP280_Read16+0x60>)
 8001098:	f002 fca2 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <BMP280_Read16+0x64>)
 800109e:	6818      	ldr	r0, [r3, #0]
 80010a0:	f107 020c 	add.w	r2, r7, #12
 80010a4:	f107 010c 	add.w	r1, r7, #12
 80010a8:	230a      	movs	r3, #10
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2303      	movs	r3, #3
 80010ae:	f004 fbf2 	bl	8005896 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b8:	4807      	ldr	r0, [pc, #28]	; (80010d8 <BMP280_Read16+0x60>)
 80010ba:	f002 fc91 	bl	80039e0 <HAL_GPIO_WritePin>
	return ((tmp[1] << 8) | tmp[2]);
 80010be:	7b7b      	ldrb	r3, [r7, #13]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	b29b      	uxth	r3, r3
#endif
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40020400 	.word	0x40020400
 80010dc:	2000064c 	.word	0x2000064c

080010e0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffc3 	bl	8001078 <BMP280_Read16>
 80010f2:	4603      	mov	r3, r0
 80010f4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010f6:	89fb      	ldrh	r3, [r7, #14]
 80010f8:	0a1b      	lsrs	r3, r3, #8
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	89fb      	ldrh	r3, [r7, #14]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	b21b      	sxth	r3, r3
 8001104:	4313      	orrs	r3, r2
 8001106:	b21b      	sxth	r3, r3
 8001108:	b29b      	uxth	r3, r3
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af02      	add	r7, sp, #8
 800111a:	4603      	mov	r3, r0
 800111c:	460a      	mov	r2, r1
 800111e:	71fb      	strb	r3, [r7, #7]
 8001120:	4613      	mov	r3, r2
 8001122:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
#endif
#if(BMP_SPI == 1)
	uint8_t tmp[2];
	tmp[0] = address;
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	733b      	strb	r3, [r7, #12]
	tmp[0] &= ~(1<<7);
 8001128:	7b3b      	ldrb	r3, [r7, #12]
 800112a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800112e:	b2db      	uxtb	r3, r3
 8001130:	733b      	strb	r3, [r7, #12]
	tmp[1] = data;
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 8001136:	2200      	movs	r2, #0
 8001138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800113c:	480b      	ldr	r0, [pc, #44]	; (800116c <BMP280_Write8+0x58>)
 800113e:	f002 fc4f 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
 8001142:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <BMP280_Write8+0x5c>)
 8001144:	6818      	ldr	r0, [r3, #0]
 8001146:	f107 020c 	add.w	r2, r7, #12
 800114a:	f107 010c 	add.w	r1, r7, #12
 800114e:	230a      	movs	r3, #10
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2302      	movs	r3, #2
 8001154:	f004 fb9f 	bl	8005896 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115e:	4803      	ldr	r0, [pc, #12]	; (800116c <BMP280_Write8+0x58>)
 8001160:	f002 fc3e 	bl	80039e0 <HAL_GPIO_WritePin>
#endif
}
 8001164:	bf00      	nop
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40020400 	.word	0x40020400
 8001170:	2000064c 	.word	0x2000064c

08001174 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af02      	add	r7, sp, #8
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
#endif
#if(BMP_SPI == 1)
	uint8_t tmp[4];
	tmp[0] = addr;
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	733b      	strb	r3, [r7, #12]
	tmp[0] |= (1<<7);
 8001182:	7b3b      	ldrb	r3, [r7, #12]
 8001184:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001188:	b2db      	uxtb	r3, r3
 800118a:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	480f      	ldr	r0, [pc, #60]	; (80011d0 <BMP280_Read24+0x5c>)
 8001194:	f002 fc24 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
 8001198:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <BMP280_Read24+0x60>)
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 020c 	add.w	r2, r7, #12
 80011a0:	f107 010c 	add.w	r1, r7, #12
 80011a4:	230a      	movs	r3, #10
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2303      	movs	r3, #3
 80011aa:	f004 fb74 	bl	8005896 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b4:	4806      	ldr	r0, [pc, #24]	; (80011d0 <BMP280_Read24+0x5c>)
 80011b6:	f002 fc13 	bl	80039e0 <HAL_GPIO_WritePin>
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
 80011ba:	7b7b      	ldrb	r3, [r7, #13]
 80011bc:	041a      	lsls	r2, r3, #16
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	4313      	orrs	r3, r2
 80011c4:	7bfa      	ldrb	r2, [r7, #15]
 80011c6:	4313      	orrs	r3, r2
#endif
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40020400 	.word	0x40020400
 80011d4:	2000064c 	.word	0x2000064c

080011d8 <BMP280_Init>:
{
	i2c_h = i2c_handler;
#endif
#if(BMP_SPI == 1)
void BMP280_Init(SPI_HandleTypeDef *spi_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	4608      	mov	r0, r1
 80011e2:	4611      	mov	r1, r2
 80011e4:	461a      	mov	r2, r3
 80011e6:	4603      	mov	r3, r0
 80011e8:	70fb      	strb	r3, [r7, #3]
 80011ea:	460b      	mov	r3, r1
 80011ec:	70bb      	strb	r3, [r7, #2]
 80011ee:	4613      	mov	r3, r2
 80011f0:	707b      	strb	r3, [r7, #1]
	spi_h = spi_handler;
 80011f2:	4a4f      	ldr	r2, [pc, #316]	; (8001330 <BMP280_Init+0x158>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011fe:	484d      	ldr	r0, [pc, #308]	; (8001334 <BMP280_Init+0x15c>)
 8001200:	f002 fbee 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001204:	2005      	movs	r0, #5
 8001206:	f002 f877 	bl	80032f8 <HAL_Delay>
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 800120a:	2201      	movs	r2, #1
 800120c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001210:	4848      	ldr	r0, [pc, #288]	; (8001334 <BMP280_Init+0x15c>)
 8001212:	f002 fbe5 	bl	80039e0 <HAL_GPIO_WritePin>
#endif
	if (mode > BMP280_NORMALMODE)
 8001216:	787b      	ldrb	r3, [r7, #1]
 8001218:	2b03      	cmp	r3, #3
 800121a:	d901      	bls.n	8001220 <BMP280_Init+0x48>
	    mode = BMP280_NORMALMODE;
 800121c:	2303      	movs	r3, #3
 800121e:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 8001220:	4a45      	ldr	r2, [pc, #276]	; (8001338 <BMP280_Init+0x160>)
 8001222:	787b      	ldrb	r3, [r7, #1]
 8001224:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001226:	787b      	ldrb	r3, [r7, #1]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d101      	bne.n	8001230 <BMP280_Init+0x58>
		mode = BMP280_SLEEPMODE;
 800122c:	2300      	movs	r3, #0
 800122e:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 8001230:	78fb      	ldrb	r3, [r7, #3]
 8001232:	2b05      	cmp	r3, #5
 8001234:	d901      	bls.n	800123a <BMP280_Init+0x62>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001236:	2305      	movs	r3, #5
 8001238:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 800123a:	4a40      	ldr	r2, [pc, #256]	; (800133c <BMP280_Init+0x164>)
 800123c:	78fb      	ldrb	r3, [r7, #3]
 800123e:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8001240:	78bb      	ldrb	r3, [r7, #2]
 8001242:	2b05      	cmp	r3, #5
 8001244:	d901      	bls.n	800124a <BMP280_Init+0x72>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8001246:	2305      	movs	r3, #5
 8001248:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 800124a:	4a3d      	ldr	r2, [pc, #244]	; (8001340 <BMP280_Init+0x168>)
 800124c:	78bb      	ldrb	r3, [r7, #2]
 800124e:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8001250:	bf00      	nop
 8001252:	20d0      	movs	r0, #208	; 0xd0
 8001254:	f7ff fee4 	bl	8001020 <BMP280_Read8>
 8001258:	4603      	mov	r3, r0
 800125a:	2b58      	cmp	r3, #88	; 0x58
 800125c:	d1f9      	bne.n	8001252 <BMP280_Init+0x7a>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 800125e:	2088      	movs	r0, #136	; 0x88
 8001260:	f7ff ff3e 	bl	80010e0 <BMP280_Read16LE>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <BMP280_Init+0x16c>)
 800126a:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 800126c:	208a      	movs	r0, #138	; 0x8a
 800126e:	f7ff ff37 	bl	80010e0 <BMP280_Read16LE>
 8001272:	4603      	mov	r3, r0
 8001274:	b21a      	sxth	r2, r3
 8001276:	4b34      	ldr	r3, [pc, #208]	; (8001348 <BMP280_Init+0x170>)
 8001278:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 800127a:	208c      	movs	r0, #140	; 0x8c
 800127c:	f7ff ff30 	bl	80010e0 <BMP280_Read16LE>
 8001280:	4603      	mov	r3, r0
 8001282:	b21a      	sxth	r2, r3
 8001284:	4b31      	ldr	r3, [pc, #196]	; (800134c <BMP280_Init+0x174>)
 8001286:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001288:	208e      	movs	r0, #142	; 0x8e
 800128a:	f7ff ff29 	bl	80010e0 <BMP280_Read16LE>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	4b2f      	ldr	r3, [pc, #188]	; (8001350 <BMP280_Init+0x178>)
 8001294:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001296:	2090      	movs	r0, #144	; 0x90
 8001298:	f7ff ff22 	bl	80010e0 <BMP280_Read16LE>
 800129c:	4603      	mov	r3, r0
 800129e:	b21a      	sxth	r2, r3
 80012a0:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <BMP280_Init+0x17c>)
 80012a2:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80012a4:	2092      	movs	r0, #146	; 0x92
 80012a6:	f7ff ff1b 	bl	80010e0 <BMP280_Read16LE>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b21a      	sxth	r2, r3
 80012ae:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <BMP280_Init+0x180>)
 80012b0:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 80012b2:	2094      	movs	r0, #148	; 0x94
 80012b4:	f7ff ff14 	bl	80010e0 <BMP280_Read16LE>
 80012b8:	4603      	mov	r3, r0
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	4b27      	ldr	r3, [pc, #156]	; (800135c <BMP280_Init+0x184>)
 80012be:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 80012c0:	2096      	movs	r0, #150	; 0x96
 80012c2:	f7ff ff0d 	bl	80010e0 <BMP280_Read16LE>
 80012c6:	4603      	mov	r3, r0
 80012c8:	b21a      	sxth	r2, r3
 80012ca:	4b25      	ldr	r3, [pc, #148]	; (8001360 <BMP280_Init+0x188>)
 80012cc:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 80012ce:	2098      	movs	r0, #152	; 0x98
 80012d0:	f7ff ff06 	bl	80010e0 <BMP280_Read16LE>
 80012d4:	4603      	mov	r3, r0
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <BMP280_Init+0x18c>)
 80012da:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 80012dc:	209a      	movs	r0, #154	; 0x9a
 80012de:	f7ff feff 	bl	80010e0 <BMP280_Read16LE>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	4b20      	ldr	r3, [pc, #128]	; (8001368 <BMP280_Init+0x190>)
 80012e8:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80012ea:	209c      	movs	r0, #156	; 0x9c
 80012ec:	f7ff fef8 	bl	80010e0 <BMP280_Read16LE>
 80012f0:	4603      	mov	r3, r0
 80012f2:	b21a      	sxth	r2, r3
 80012f4:	4b1d      	ldr	r3, [pc, #116]	; (800136c <BMP280_Init+0x194>)
 80012f6:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 80012f8:	209e      	movs	r0, #158	; 0x9e
 80012fa:	f7ff fef1 	bl	80010e0 <BMP280_Read16LE>
 80012fe:	4603      	mov	r3, r0
 8001300:	b21a      	sxth	r2, r3
 8001302:	4b1b      	ldr	r3, [pc, #108]	; (8001370 <BMP280_Init+0x198>)
 8001304:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001306:	78fb      	ldrb	r3, [r7, #3]
 8001308:	015b      	lsls	r3, r3, #5
 800130a:	b25a      	sxtb	r2, r3
 800130c:	78bb      	ldrb	r3, [r7, #2]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	b25b      	sxtb	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b25a      	sxtb	r2, r3
 8001316:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800131a:	4313      	orrs	r3, r2
 800131c:	b25b      	sxtb	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	4619      	mov	r1, r3
 8001322:	20f4      	movs	r0, #244	; 0xf4
 8001324:	f7ff fef6 	bl	8001114 <BMP280_Write8>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	2000064c 	.word	0x2000064c
 8001334:	40020400 	.word	0x40020400
 8001338:	20000653 	.word	0x20000653
 800133c:	20000652 	.word	0x20000652
 8001340:	2000063e 	.word	0x2000063e
 8001344:	20000650 	.word	0x20000650
 8001348:	20000640 	.word	0x20000640
 800134c:	20000638 	.word	0x20000638
 8001350:	20000644 	.word	0x20000644
 8001354:	2000063a 	.word	0x2000063a
 8001358:	20000654 	.word	0x20000654
 800135c:	20000658 	.word	0x20000658
 8001360:	20000642 	.word	0x20000642
 8001364:	20000648 	.word	0x20000648
 8001368:	2000063c 	.word	0x2000063c
 800136c:	20000646 	.word	0x20000646
 8001370:	20000656 	.word	0x20000656

08001374 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 800137a:	4b3d      	ldr	r3, [pc, #244]	; (8001470 <BMP280_ReadTemperature+0xfc>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d16d      	bne.n	800145e <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 8001382:	20f4      	movs	r0, #244	; 0xf4
 8001384:	f7ff fe4c 	bl	8001020 <BMP280_Read8>
 8001388:	4603      	mov	r3, r0
 800138a:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 800138c:	7dfb      	ldrb	r3, [r7, #23]
 800138e:	f023 0303 	bic.w	r3, r3, #3
 8001392:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	4619      	mov	r1, r3
 80013a0:	20f4      	movs	r0, #244	; 0xf4
 80013a2:	f7ff feb7 	bl	8001114 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80013a6:	20f4      	movs	r0, #244	; 0xf4
 80013a8:	f7ff fe3a 	bl	8001020 <BMP280_Read8>
 80013ac:	4603      	mov	r3, r0
 80013ae:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 80013b0:	7dbb      	ldrb	r3, [r7, #22]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 80013b8:	7dbb      	ldrb	r3, [r7, #22]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d14f      	bne.n	800145e <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013be:	20f4      	movs	r0, #244	; 0xf4
 80013c0:	f7ff fe2e 	bl	8001020 <BMP280_Read8>
 80013c4:	4603      	mov	r3, r0
 80013c6:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 80013c8:	7dbb      	ldrb	r3, [r7, #22]
 80013ca:	f003 0303 	and.w	r3, r3, #3
 80013ce:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 80013d0:	7dbb      	ldrb	r3, [r7, #22]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d000      	beq.n	80013d8 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013d6:	e7f2      	b.n	80013be <BMP280_ReadTemperature+0x4a>
				  break;
 80013d8:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 80013da:	20fa      	movs	r0, #250	; 0xfa
 80013dc:	f7ff feca 	bl	8001174 <BMP280_Read24>
 80013e0:	4603      	mov	r3, r0
 80013e2:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	111b      	asrs	r3, r3, #4
 80013e8:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	10da      	asrs	r2, r3, #3
 80013ee:	4b21      	ldr	r3, [pc, #132]	; (8001474 <BMP280_ReadTemperature+0x100>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80013f6:	4a20      	ldr	r2, [pc, #128]	; (8001478 <BMP280_ReadTemperature+0x104>)
 80013f8:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80013fc:	fb02 f303 	mul.w	r3, r2, r3
 8001400:	12db      	asrs	r3, r3, #11
 8001402:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	111b      	asrs	r3, r3, #4
 8001408:	4a1a      	ldr	r2, [pc, #104]	; (8001474 <BMP280_ReadTemperature+0x100>)
 800140a:	8812      	ldrh	r2, [r2, #0]
 800140c:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	1112      	asrs	r2, r2, #4
 8001412:	4918      	ldr	r1, [pc, #96]	; (8001474 <BMP280_ReadTemperature+0x100>)
 8001414:	8809      	ldrh	r1, [r1, #0]
 8001416:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001418:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800141c:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 800141e:	4a17      	ldr	r2, [pc, #92]	; (800147c <BMP280_ReadTemperature+0x108>)
 8001420:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001424:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001428:	139b      	asrs	r3, r3, #14
 800142a:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	4413      	add	r3, r2
 8001432:	4a13      	ldr	r2, [pc, #76]	; (8001480 <BMP280_ReadTemperature+0x10c>)
 8001434:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8001436:	4b12      	ldr	r3, [pc, #72]	; (8001480 <BMP280_ReadTemperature+0x10c>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	3380      	adds	r3, #128	; 0x80
 8001442:	121b      	asrs	r3, r3, #8
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144c:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8001450:	edd7 7a01 	vldr	s15, [r7, #4]
 8001454:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001484 <BMP280_ReadTemperature+0x110>
 8001458:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800145c:	e001      	b.n	8001462 <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 800145e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001488 <BMP280_ReadTemperature+0x114>
 8001462:	eef0 7a47 	vmov.f32	s15, s14
}
 8001466:	eeb0 0a67 	vmov.f32	s0, s15
 800146a:	3718      	adds	r7, #24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000653 	.word	0x20000653
 8001474:	20000650 	.word	0x20000650
 8001478:	20000640 	.word	0x20000640
 800147c:	20000638 	.word	0x20000638
 8001480:	2000065c 	.word	0x2000065c
 8001484:	42c80000 	.word	0x42c80000
 8001488:	c2c60000 	.word	0xc2c60000

0800148c <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 800148c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001490:	b09c      	sub	sp, #112	; 0x70
 8001492:	af00      	add	r7, sp, #0
 8001494:	64f8      	str	r0, [r7, #76]	; 0x4c
 8001496:	64b9      	str	r1, [r7, #72]	; 0x48
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 8001498:	f7ff ff6c 	bl	8001374 <BMP280_ReadTemperature>
 800149c:	eef0 7a40 	vmov.f32	s15, s0
 80014a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014a2:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 80014a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800167c <BMP280_ReadTemperatureAndPressure+0x1f0>
 80014b0:	eef4 7a47 	vcmp.f32	s15, s14
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	d101      	bne.n	80014be <BMP280_ReadTemperatureAndPressure+0x32>
		  return -1;
 80014ba:	23ff      	movs	r3, #255	; 0xff
 80014bc:	e1d8      	b.n	8001870 <BMP280_ReadTemperatureAndPressure+0x3e4>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 80014be:	20f7      	movs	r0, #247	; 0xf7
 80014c0:	f7ff fe58 	bl	8001174 <BMP280_Read24>
 80014c4:	4603      	mov	r3, r0
 80014c6:	66fb      	str	r3, [r7, #108]	; 0x6c
	  adc_P >>= 4;
 80014c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014ca:	111b      	asrs	r3, r3, #4
 80014cc:	66fb      	str	r3, [r7, #108]	; 0x6c

	  var1 = ((int64_t)t_fine) - 128000;
 80014ce:	4b6c      	ldr	r3, [pc, #432]	; (8001680 <BMP280_ReadTemperatureAndPressure+0x1f4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80014d8:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 80014dc:	f143 35ff 	adc.w	r5, r3, #4294967295
 80014e0:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
	  var2 = var1 * var1 * (int64_t)p6;
 80014e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014e8:	fb03 f102 	mul.w	r1, r3, r2
 80014ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014f0:	fb03 f302 	mul.w	r3, r3, r2
 80014f4:	18ca      	adds	r2, r1, r3
 80014f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014f8:	fba3 4503 	umull	r4, r5, r3, r3
 80014fc:	1953      	adds	r3, r2, r5
 80014fe:	461d      	mov	r5, r3
 8001500:	4b60      	ldr	r3, [pc, #384]	; (8001684 <BMP280_ReadTemperatureAndPressure+0x1f8>)
 8001502:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001506:	b21a      	sxth	r2, r3
 8001508:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800150c:	fb02 f005 	mul.w	r0, r2, r5
 8001510:	fb04 f103 	mul.w	r1, r4, r3
 8001514:	4401      	add	r1, r0
 8001516:	fba4 2302 	umull	r2, r3, r4, r2
 800151a:	4419      	add	r1, r3
 800151c:	460b      	mov	r3, r1
 800151e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 8001522:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001526:	4b58      	ldr	r3, [pc, #352]	; (8001688 <BMP280_ReadTemperatureAndPressure+0x1fc>)
 8001528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152c:	b21a      	sxth	r2, r3
 800152e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001532:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001534:	fb03 f001 	mul.w	r0, r3, r1
 8001538:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800153a:	fb02 f101 	mul.w	r1, r2, r1
 800153e:	4408      	add	r0, r1
 8001540:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001542:	fba1 2302 	umull	r2, r3, r1, r2
 8001546:	18c1      	adds	r1, r0, r3
 8001548:	460b      	mov	r3, r1
 800154a:	f04f 0000 	mov.w	r0, #0
 800154e:	f04f 0100 	mov.w	r1, #0
 8001552:	0459      	lsls	r1, r3, #17
 8001554:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001558:	0450      	lsls	r0, r2, #17
 800155a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800155e:	eb12 0800 	adds.w	r8, r2, r0
 8001562:	eb43 0901 	adc.w	r9, r3, r1
 8001566:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
	  var2 = var2 + (((int64_t)p4)<<35);
 800156a:	4b48      	ldr	r3, [pc, #288]	; (800168c <BMP280_ReadTemperatureAndPressure+0x200>)
 800156c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001570:	b21a      	sxth	r2, r3
 8001572:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001576:	f04f 0000 	mov.w	r0, #0
 800157a:	f04f 0100 	mov.w	r1, #0
 800157e:	00d1      	lsls	r1, r2, #3
 8001580:	2000      	movs	r0, #0
 8001582:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001586:	1814      	adds	r4, r2, r0
 8001588:	61bc      	str	r4, [r7, #24]
 800158a:	414b      	adcs	r3, r1
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001592:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001596:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001598:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800159a:	fb03 f102 	mul.w	r1, r3, r2
 800159e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80015a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015a2:	fb03 f302 	mul.w	r3, r3, r2
 80015a6:	18ca      	adds	r2, r1, r3
 80015a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015aa:	fba3 4503 	umull	r4, r5, r3, r3
 80015ae:	1953      	adds	r3, r2, r5
 80015b0:	461d      	mov	r5, r3
 80015b2:	4b37      	ldr	r3, [pc, #220]	; (8001690 <BMP280_ReadTemperatureAndPressure+0x204>)
 80015b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015be:	fb02 f005 	mul.w	r0, r2, r5
 80015c2:	fb04 f103 	mul.w	r1, r4, r3
 80015c6:	4401      	add	r1, r0
 80015c8:	fba4 2302 	umull	r2, r3, r4, r2
 80015cc:	4419      	add	r1, r3
 80015ce:	460b      	mov	r3, r1
 80015d0:	f04f 0800 	mov.w	r8, #0
 80015d4:	f04f 0900 	mov.w	r9, #0
 80015d8:	ea4f 2812 	mov.w	r8, r2, lsr #8
 80015dc:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 80015e0:	ea4f 2923 	mov.w	r9, r3, asr #8
	    ((var1 * (int64_t)p2)<<12);
 80015e4:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <BMP280_ReadTemperatureAndPressure+0x208>)
 80015e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015f0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80015f2:	fb03 f001 	mul.w	r0, r3, r1
 80015f6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80015f8:	fb02 f101 	mul.w	r1, r2, r1
 80015fc:	1844      	adds	r4, r0, r1
 80015fe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001600:	fba1 0102 	umull	r0, r1, r1, r2
 8001604:	1863      	adds	r3, r4, r1
 8001606:	4619      	mov	r1, r3
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	f04f 0300 	mov.w	r3, #0
 8001610:	030b      	lsls	r3, r1, #12
 8001612:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8001616:	0302      	lsls	r2, r0, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001618:	eb18 0102 	adds.w	r1, r8, r2
 800161c:	6139      	str	r1, [r7, #16]
 800161e:	eb49 0303 	adc.w	r3, r9, r3
 8001622:	617b      	str	r3, [r7, #20]
 8001624:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001628:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 800162c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001630:	1c11      	adds	r1, r2, #0
 8001632:	6439      	str	r1, [r7, #64]	; 0x40
 8001634:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8001638:	647b      	str	r3, [r7, #68]	; 0x44
 800163a:	4b17      	ldr	r3, [pc, #92]	; (8001698 <BMP280_ReadTemperatureAndPressure+0x20c>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b29a      	uxth	r2, r3
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001648:	4629      	mov	r1, r5
 800164a:	fb02 f001 	mul.w	r0, r2, r1
 800164e:	4621      	mov	r1, r4
 8001650:	fb01 f103 	mul.w	r1, r1, r3
 8001654:	4401      	add	r1, r0
 8001656:	4620      	mov	r0, r4
 8001658:	fba0 2302 	umull	r2, r3, r0, r2
 800165c:	4419      	add	r1, r3
 800165e:	460b      	mov	r3, r1
 8001660:	f04f 0000 	mov.w	r0, #0
 8001664:	f04f 0100 	mov.w	r1, #0
 8001668:	1058      	asrs	r0, r3, #1
 800166a:	17d9      	asrs	r1, r3, #31
 800166c:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60

	  if (var1 == 0) {
 8001670:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001674:	4313      	orrs	r3, r2
 8001676:	d111      	bne.n	800169c <BMP280_ReadTemperatureAndPressure+0x210>
	    return 0;  // avoid exception caused by division by zero
 8001678:	2300      	movs	r3, #0
 800167a:	e0f9      	b.n	8001870 <BMP280_ReadTemperatureAndPressure+0x3e4>
 800167c:	c2c60000 	.word	0xc2c60000
 8001680:	2000065c 	.word	0x2000065c
 8001684:	20000648 	.word	0x20000648
 8001688:	20000642 	.word	0x20000642
 800168c:	20000658 	.word	0x20000658
 8001690:	20000654 	.word	0x20000654
 8001694:	2000063a 	.word	0x2000063a
 8001698:	20000644 	.word	0x20000644
	  }
	  p = 1048576 - adc_P;
 800169c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800169e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80016a2:	461a      	mov	r2, r3
 80016a4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80016a8:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	  p = (((p<<31) - var2)*3125) / var1;
 80016ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016ae:	105b      	asrs	r3, r3, #1
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016b4:	07db      	lsls	r3, r3, #31
 80016b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80016b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80016bc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80016c0:	4621      	mov	r1, r4
 80016c2:	ebb1 0a02 	subs.w	sl, r1, r2
 80016c6:	4629      	mov	r1, r5
 80016c8:	eb61 0b03 	sbc.w	fp, r1, r3
 80016cc:	4652      	mov	r2, sl
 80016ce:	465b      	mov	r3, fp
 80016d0:	1891      	adds	r1, r2, r2
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	415b      	adcs	r3, r3
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016dc:	eb12 020a 	adds.w	r2, r2, sl
 80016e0:	eb43 030b 	adc.w	r3, r3, fp
 80016e4:	f04f 0000 	mov.w	r0, #0
 80016e8:	f04f 0100 	mov.w	r1, #0
 80016ec:	0199      	lsls	r1, r3, #6
 80016ee:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80016f2:	0190      	lsls	r0, r2, #6
 80016f4:	1812      	adds	r2, r2, r0
 80016f6:	eb41 0303 	adc.w	r3, r1, r3
 80016fa:	f04f 0000 	mov.w	r0, #0
 80016fe:	f04f 0100 	mov.w	r1, #0
 8001702:	0099      	lsls	r1, r3, #2
 8001704:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001708:	0090      	lsls	r0, r2, #2
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	eb12 020a 	adds.w	r2, r2, sl
 8001712:	eb43 030b 	adc.w	r3, r3, fp
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	0099      	lsls	r1, r3, #2
 8001720:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001724:	0090      	lsls	r0, r2, #2
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	eb12 010a 	adds.w	r1, r2, sl
 800172e:	6339      	str	r1, [r7, #48]	; 0x30
 8001730:	eb43 030b 	adc.w	r3, r3, fp
 8001734:	637b      	str	r3, [r7, #52]	; 0x34
 8001736:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800173a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800173e:	f7ff faa3 	bl	8000c88 <__aeabi_ldivmod>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 800174a:	4b4c      	ldr	r3, [pc, #304]	; (800187c <BMP280_ReadTemperatureAndPressure+0x3f0>)
 800174c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001750:	b218      	sxth	r0, r3
 8001752:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001756:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	0b62      	lsrs	r2, r4, #13
 8001764:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8001768:	136b      	asrs	r3, r5, #13
 800176a:	fb02 f501 	mul.w	r5, r2, r1
 800176e:	fb00 f403 	mul.w	r4, r0, r3
 8001772:	442c      	add	r4, r5
 8001774:	fba0 0102 	umull	r0, r1, r0, r2
 8001778:	1863      	adds	r3, r4, r1
 800177a:	4619      	mov	r1, r3
 800177c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	0b62      	lsrs	r2, r4, #13
 800178a:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 800178e:	136b      	asrs	r3, r5, #13
 8001790:	fb02 f501 	mul.w	r5, r2, r1
 8001794:	fb00 f403 	mul.w	r4, r0, r3
 8001798:	442c      	add	r4, r5
 800179a:	fba0 0102 	umull	r0, r1, r0, r2
 800179e:	1863      	adds	r3, r4, r1
 80017a0:	4619      	mov	r1, r3
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	0e42      	lsrs	r2, r0, #25
 80017ac:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80017b0:	164b      	asrs	r3, r1, #25
 80017b2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	  var2 = (((int64_t)p8) * p) >> 19;
 80017b6:	4b32      	ldr	r3, [pc, #200]	; (8001880 <BMP280_ReadTemperatureAndPressure+0x3f4>)
 80017b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017bc:	b21a      	sxth	r2, r3
 80017be:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80017c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80017c4:	fb03 f001 	mul.w	r0, r3, r1
 80017c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80017ca:	fb02 f101 	mul.w	r1, r2, r1
 80017ce:	1844      	adds	r4, r0, r1
 80017d0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80017d2:	fba1 0102 	umull	r0, r1, r1, r2
 80017d6:	1863      	adds	r3, r4, r1
 80017d8:	4619      	mov	r1, r3
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	0cc2      	lsrs	r2, r0, #19
 80017e4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80017e8:	14cb      	asrs	r3, r1, #19
 80017ea:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 80017ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80017f2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80017f6:	1884      	adds	r4, r0, r2
 80017f8:	62bc      	str	r4, [r7, #40]	; 0x28
 80017fa:	eb41 0303 	adc.w	r3, r1, r3
 80017fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001800:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001804:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001808:	4621      	mov	r1, r4
 800180a:	1889      	adds	r1, r1, r2
 800180c:	6239      	str	r1, [r7, #32]
 800180e:	4629      	mov	r1, r5
 8001810:	eb43 0101 	adc.w	r1, r3, r1
 8001814:	6279      	str	r1, [r7, #36]	; 0x24
 8001816:	f04f 0000 	mov.w	r0, #0
 800181a:	f04f 0100 	mov.w	r1, #0
 800181e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001822:	4623      	mov	r3, r4
 8001824:	0a18      	lsrs	r0, r3, #8
 8001826:	462b      	mov	r3, r5
 8001828:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800182c:	462b      	mov	r3, r5
 800182e:	1219      	asrs	r1, r3, #8
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <BMP280_ReadTemperatureAndPressure+0x3f8>)
 8001832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001836:	b21c      	sxth	r4, r3
 8001838:	ea4f 75e4 	mov.w	r5, r4, asr #31
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	f04f 0300 	mov.w	r3, #0
 8001844:	012b      	lsls	r3, r5, #4
 8001846:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800184a:	0122      	lsls	r2, r4, #4
 800184c:	1884      	adds	r4, r0, r2
 800184e:	603c      	str	r4, [r7, #0]
 8001850:	eb41 0303 	adc.w	r3, r1, r3
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	e9d7 3400 	ldrd	r3, r4, [r7]
 800185a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	  *pressure = (int32_t)p/256;
 800185e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001860:	2b00      	cmp	r3, #0
 8001862:	da00      	bge.n	8001866 <BMP280_ReadTemperatureAndPressure+0x3da>
 8001864:	33ff      	adds	r3, #255	; 0xff
 8001866:	121b      	asrs	r3, r3, #8
 8001868:	461a      	mov	r2, r3
 800186a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800186c:	601a      	str	r2, [r3, #0]

	  return 0;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3770      	adds	r7, #112	; 0x70
 8001874:	46bd      	mov	sp, r7
 8001876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800187a:	bf00      	nop
 800187c:	20000656 	.word	0x20000656
 8001880:	20000646 	.word	0x20000646
 8001884:	2000063c 	.word	0x2000063c

08001888 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	font = font_t;
 8001890:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <GFX_SetFont+0x1c>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000660 	.word	0x20000660

080018a8 <GFX_SetFontSize>:

void GFX_SetFontSize(uint8_t size_t)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	71fb      	strb	r3, [r7, #7]
	if(size_t != 0)
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d002      	beq.n	80018be <GFX_SetFontSize+0x16>
		size = size_t;
 80018b8:	4a04      	ldr	r2, [pc, #16]	; (80018cc <GFX_SetFontSize+0x24>)
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	7013      	strb	r3, [r2, #0]
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	20000000 	.word	0x20000000

080018d0 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80018d0:	b590      	push	{r4, r7, lr}
 80018d2:	b089      	sub	sp, #36	; 0x24
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	4611      	mov	r1, r2
 80018dc:	461a      	mov	r2, r3
 80018de:	460b      	mov	r3, r1
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	4613      	mov	r3, r2
 80018e4:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	2b7e      	cmp	r3, #126	; 0x7e
 80018ea:	f200 80a3 	bhi.w	8001a34 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80018ee:	2300      	movs	r3, #0
 80018f0:	75fb      	strb	r3, [r7, #23]
 80018f2:	e096      	b.n	8001a22 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80018f4:	4b51      	ldr	r3, [pc, #324]	; (8001a3c <GFX_DrawChar+0x16c>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	3b20      	subs	r3, #32
 80018fc:	494f      	ldr	r1, [pc, #316]	; (8001a3c <GFX_DrawChar+0x16c>)
 80018fe:	6809      	ldr	r1, [r1, #0]
 8001900:	3101      	adds	r1, #1
 8001902:	7809      	ldrb	r1, [r1, #0]
 8001904:	fb01 f103 	mul.w	r1, r1, r3
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	440b      	add	r3, r1
 800190c:	3302      	adds	r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8001914:	2300      	movs	r3, #0
 8001916:	757b      	strb	r3, [r7, #21]
 8001918:	e078      	b.n	8001a0c <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 800191a:	7dbb      	ldrb	r3, [r7, #22]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	2b00      	cmp	r3, #0
 8001922:	d032      	beq.n	800198a <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001924:	4b46      	ldr	r3, [pc, #280]	; (8001a40 <GFX_DrawChar+0x170>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d113      	bne.n	8001954 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 800192c:	7dfb      	ldrb	r3, [r7, #23]
 800192e:	b29a      	uxth	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	b29b      	uxth	r3, r3
 8001934:	4413      	add	r3, r2
 8001936:	b29b      	uxth	r3, r3
 8001938:	b218      	sxth	r0, r3
 800193a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800193e:	b29a      	uxth	r2, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	b29b      	uxth	r3, r3
 8001944:	4413      	add	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	b21b      	sxth	r3, r3
 800194a:	79ba      	ldrb	r2, [r7, #6]
 800194c:	4619      	mov	r1, r3
 800194e:	f000 fb1d 	bl	8001f8c <SSD1306_DrawPixel>
 8001952:	e052      	b.n	80019fa <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001954:	7dfb      	ldrb	r3, [r7, #23]
 8001956:	4a3a      	ldr	r2, [pc, #232]	; (8001a40 <GFX_DrawChar+0x170>)
 8001958:	7812      	ldrb	r2, [r2, #0]
 800195a:	fb02 f203 	mul.w	r2, r2, r3
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	18d0      	adds	r0, r2, r3
 8001962:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001966:	4a36      	ldr	r2, [pc, #216]	; (8001a40 <GFX_DrawChar+0x170>)
 8001968:	7812      	ldrb	r2, [r2, #0]
 800196a:	fb02 f203 	mul.w	r2, r2, r3
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	18d1      	adds	r1, r2, r3
 8001972:	4b33      	ldr	r3, [pc, #204]	; (8001a40 <GFX_DrawChar+0x170>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <GFX_DrawChar+0x170>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b29c      	uxth	r4, r3
 800197e:	79bb      	ldrb	r3, [r7, #6]
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	4623      	mov	r3, r4
 8001984:	f000 f9ea 	bl	8001d5c <GFX_DrawFillRectangle>
 8001988:	e037      	b.n	80019fa <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800198a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800198e:	2b00      	cmp	r3, #0
 8001990:	d133      	bne.n	80019fa <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 8001992:	4b2b      	ldr	r3, [pc, #172]	; (8001a40 <GFX_DrawChar+0x170>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d114      	bne.n	80019c4 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	b29a      	uxth	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	4413      	add	r3, r2
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	b218      	sxth	r0, r3
 80019a8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	4413      	add	r3, r2
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	b21b      	sxth	r3, r3
 80019b8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80019bc:	4619      	mov	r1, r3
 80019be:	f000 fae5 	bl	8001f8c <SSD1306_DrawPixel>
 80019c2:	e01a      	b.n	80019fa <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80019c4:	7dfb      	ldrb	r3, [r7, #23]
 80019c6:	4a1e      	ldr	r2, [pc, #120]	; (8001a40 <GFX_DrawChar+0x170>)
 80019c8:	7812      	ldrb	r2, [r2, #0]
 80019ca:	fb02 f203 	mul.w	r2, r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	18d0      	adds	r0, r2, r3
 80019d2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80019d6:	4a1a      	ldr	r2, [pc, #104]	; (8001a40 <GFX_DrawChar+0x170>)
 80019d8:	7812      	ldrb	r2, [r2, #0]
 80019da:	fb02 f203 	mul.w	r2, r2, r3
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	18d1      	adds	r1, r2, r3
 80019e2:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <GFX_DrawChar+0x170>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <GFX_DrawChar+0x170>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b29c      	uxth	r4, r3
 80019ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	4623      	mov	r3, r4
 80019f6:	f000 f9b1 	bl	8001d5c <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80019fa:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	3301      	adds	r3, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	757b      	strb	r3, [r7, #21]
 8001a06:	7dbb      	ldrb	r3, [r7, #22]
 8001a08:	085b      	lsrs	r3, r3, #1
 8001a0a:	75bb      	strb	r3, [r7, #22]
 8001a0c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001a10:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <GFX_DrawChar+0x16c>)
 8001a12:	6812      	ldr	r2, [r2, #0]
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	4293      	cmp	r3, r2
 8001a18:	f6ff af7f 	blt.w	800191a <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	75fb      	strb	r3, [r7, #23]
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <GFX_DrawChar+0x16c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	3301      	adds	r3, #1
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	7dfa      	ldrb	r2, [r7, #23]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	f4ff af61 	bcc.w	80018f4 <GFX_DrawChar+0x24>
 8001a32:	e000      	b.n	8001a36 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001a34:	bf00      	nop
            }
        }
    }
}
 8001a36:	371c      	adds	r7, #28
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	20000660 	.word	0x20000660
 8001a40:	20000000 	.word	0x20000000

08001a44 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
 8001a50:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8001a5c:	e03e      	b.n	8001adc <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8001a5e:	78f9      	ldrb	r1, [r7, #3]
 8001a60:	7cfa      	ldrb	r2, [r7, #19]
 8001a62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	6978      	ldr	r0, [r7, #20]
 8001a6e:	f7ff ff2f 	bl	80018d0 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <GFX_DrawString+0xb0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	3301      	adds	r3, #1
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b1e      	ldr	r3, [pc, #120]	; (8001af8 <GFX_DrawString+0xb4>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	fb03 f302 	mul.w	r3, r3, r2
 8001a84:	3301      	adds	r3, #1
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4413      	add	r3, r2
 8001a8a:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8001a8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d120      	bne.n	8001ad6 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	74bb      	strb	r3, [r7, #18]
 8001a98:	e012      	b.n	8001ac0 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	b218      	sxth	r0, r3
 8001aa4:	7cbb      	ldrb	r3, [r7, #18]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f000 fa69 	bl	8001f8c <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001aba:	7cbb      	ldrb	r3, [r7, #18]
 8001abc:	3301      	adds	r3, #1
 8001abe:	74bb      	strb	r3, [r7, #18]
 8001ac0:	7cba      	ldrb	r2, [r7, #18]
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <GFX_DrawString+0xb0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <GFX_DrawString+0xb4>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	fb03 f301 	mul.w	r3, r3, r1
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	dbe1      	blt.n	8001a9a <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1ba      	bne.n	8001a5e <GFX_DrawString+0x1a>
	}
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000660 	.word	0x20000660
 8001af8:	20000000 	.word	0x20000000

08001afc <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08c      	sub	sp, #48	; 0x30
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
 8001b08:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001b14:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1acb      	subs	r3, r1, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	bfb8      	it	lt
 8001b22:	425b      	neglt	r3, r3
 8001b24:	429a      	cmp	r2, r3
 8001b26:	bfcc      	ite	gt
 8001b28:	2301      	movgt	r3, #1
 8001b2a:	2300      	movle	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001b30:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00b      	beq.n	8001b50 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b42:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	623b      	str	r3, [r7, #32]
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	dd0b      	ble.n	8001b70 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	61fb      	str	r3, [r7, #28]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	61bb      	str	r3, [r7, #24]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	bfb8      	it	lt
 8001b88:	425b      	neglt	r3, r3
 8001b8a:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8001b8c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	da00      	bge.n	8001b96 <GFX_WriteLine+0x9a>
 8001b94:	3301      	adds	r3, #1
 8001b96:	105b      	asrs	r3, r3, #1
 8001b98:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	da02      	bge.n	8001ba8 <GFX_WriteLine+0xac>
	        ystep = 1;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001ba6:	e030      	b.n	8001c0a <GFX_WriteLine+0x10e>
	    } else {
	        ystep = -1;
 8001ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bac:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8001bae:	e02c      	b.n	8001c0a <GFX_WriteLine+0x10e>
	        if (steep) {
 8001bb0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d009      	beq.n	8001bcc <GFX_WriteLine+0xd0>
	        	GFX_DrawPixel(y_start, x_start, color);
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	b21b      	sxth	r3, r3
 8001bbc:	68fa      	ldr	r2, [r7, #12]
 8001bbe:	b211      	sxth	r1, r2
 8001bc0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 f9e1 	bl	8001f8c <SSD1306_DrawPixel>
 8001bca:	e008      	b.n	8001bde <GFX_WriteLine+0xe2>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	68ba      	ldr	r2, [r7, #8]
 8001bd2:	b211      	sxth	r1, r2
 8001bd4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f000 f9d7 	bl	8001f8c <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8001bde:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001be0:	8abb      	ldrh	r3, [r7, #20]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 8001be8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	da09      	bge.n	8001c04 <GFX_WriteLine+0x108>
	            y_start += ystep;
 8001bf0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001bf4:	68ba      	ldr	r2, [r7, #8]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8001bfa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001bfc:	8afb      	ldrh	r3, [r7, #22]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	3301      	adds	r3, #1
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	ddce      	ble.n	8001bb0 <GFX_WriteLine+0xb4>
	        }
	    }
}
 8001c12:	bf00      	nop
 8001c14:	bf00      	nop
 8001c16:	3730      	adds	r7, #48	; 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af02      	add	r7, sp, #8
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4413      	add	r3, r2
 8001c30:	1e5a      	subs	r2, r3, #1
 8001c32:	78fb      	ldrb	r3, [r7, #3]
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	4613      	mov	r3, r2
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f7ff ff5d 	bl	8001afc <GFX_WriteLine>
}
 8001c42:	bf00      	nop
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af02      	add	r7, sp, #8
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	1e5a      	subs	r2, r3, #1
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f7ff ff47 	bl	8001afc <GFX_WriteLine>
}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <GFX_DrawLine>:

void GFX_DrawLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b088      	sub	sp, #32
 8001c7a:	af02      	add	r7, sp, #8
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	603b      	str	r3, [r7, #0]
	if(x_start == x_end){
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d114      	bne.n	8001cb6 <GFX_DrawLine+0x40>
	        if(y_start > y_end) _swap_int(y_start, y_end);
 8001c8c:	68ba      	ldr	r2, [r7, #8]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	dd05      	ble.n	8001ca0 <GFX_DrawLine+0x2a>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	603b      	str	r3, [r7, #0]
	        GFX_DrawFastVLine(x_start, y_start, y_end - y_start + 1, color);
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f7ff ffb4 	bl	8001c1c <GFX_DrawFastVLine>
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
	    } else {

	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
	    }
}
 8001cb4:	e021      	b.n	8001cfa <GFX_DrawLine+0x84>
	    } else if(y_start == y_end){
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d114      	bne.n	8001ce8 <GFX_DrawLine+0x72>
	        if(x_start > x_end) _swap_int(x_start, x_end);
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dd05      	ble.n	8001cd2 <GFX_DrawLine+0x5c>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	607b      	str	r3, [r7, #4]
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	1c5a      	adds	r2, r3, #1
 8001cda:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cde:	68b9      	ldr	r1, [r7, #8]
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	f7ff ffb2 	bl	8001c4a <GFX_DrawFastHLine>
}
 8001ce6:	e008      	b.n	8001cfa <GFX_DrawLine+0x84>
	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
 8001ce8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	68b9      	ldr	r1, [r7, #8]
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f7ff ff01 	bl	8001afc <GFX_WriteLine>
}
 8001cfa:	bf00      	nop
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <GFX_DrawRectangle>:
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b084      	sub	sp, #16
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	4611      	mov	r1, r2
 8001d0e:	461a      	mov	r2, r3
 8001d10:	460b      	mov	r3, r1
 8001d12:	80fb      	strh	r3, [r7, #6]
 8001d14:	4613      	mov	r3, r2
 8001d16:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 8001d18:	88fa      	ldrh	r2, [r7, #6]
 8001d1a:	7e3b      	ldrb	r3, [r7, #24]
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f7ff ff93 	bl	8001c4a <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 8001d24:	88ba      	ldrh	r2, [r7, #4]
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	4413      	add	r3, r2
 8001d2a:	1e59      	subs	r1, r3, #1
 8001d2c:	88fa      	ldrh	r2, [r7, #6]
 8001d2e:	7e3b      	ldrb	r3, [r7, #24]
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f7ff ff8a 	bl	8001c4a <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 8001d36:	88ba      	ldrh	r2, [r7, #4]
 8001d38:	7e3b      	ldrb	r3, [r7, #24]
 8001d3a:	68b9      	ldr	r1, [r7, #8]
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f7ff ff6d 	bl	8001c1c <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 8001d42:	88fa      	ldrh	r2, [r7, #6]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4413      	add	r3, r2
 8001d48:	1e58      	subs	r0, r3, #1
 8001d4a:	88ba      	ldrh	r2, [r7, #4]
 8001d4c:	7e3b      	ldrb	r3, [r7, #24]
 8001d4e:	68b9      	ldr	r1, [r7, #8]
 8001d50:	f7ff ff64 	bl	8001c1c <GFX_DrawFastVLine>

}
 8001d54:	bf00      	nop
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	4611      	mov	r1, r2
 8001d68:	461a      	mov	r2, r3
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	80fb      	strh	r3, [r7, #6]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	e009      	b.n	8001d8c <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8001d78:	88ba      	ldrh	r2, [r7, #4]
 8001d7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7e:	68b9      	ldr	r1, [r7, #8]
 8001d80:	6978      	ldr	r0, [r7, #20]
 8001d82:	f7ff ff4b 	bl	8001c1c <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	88fa      	ldrh	r2, [r7, #6]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4413      	add	r3, r2
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	dbef      	blt.n	8001d78 <GFX_DrawFillRectangle+0x1c>
    }

}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <u_pid_calculate>:
 */

#include "PID_Controller.h"
#include "main.h"

float u_pid_calculate(pid_controller_t* pid, float temp_zadana, float temp_aktualna){
 8001da2:	b5b0      	push	{r4, r5, r7, lr}
 8001da4:	b08a      	sub	sp, #40	; 0x28
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	ed87 0a02 	vstr	s0, [r7, #8]
 8001dae:	edc7 0a01 	vstr	s1, [r7, #4]
	float u = 0, P, I, D, integral, derivative;
 8001db2:	f04f 0300 	mov.w	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
	pid->uchyb_aktualny = temp_zadana - temp_aktualna;
 8001db8:	ed97 7a02 	vldr	s14, [r7, #8]
 8001dbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	edc3 7a06 	vstr	s15, [r3, #24]
	//
	//Cz proporcjonalna
	//
	P = pid->Kp*pid->uchyb_aktualny;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	ed93 7a00 	vldr	s14, [r3]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dda:	edc7 7a08 	vstr	s15, [r7, #32]
	//
	//Cz cakujca
	//
	integral = pid->calka_poprzedni + pid->uchyb_aktualny + pid->uchyb_aktualny;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	ed93 7a05 	vldr	s14, [r3, #20]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	edd3 7a06 	vldr	s15, [r3, #24]
 8001df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df8:	edc7 7a07 	vstr	s15, [r7, #28]
	pid->calka_poprzedni = integral;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	69fa      	ldr	r2, [r7, #28]
 8001e00:	615a      	str	r2, [r3, #20]
	I = pid->Ki*integral*(pid->dt/2.0);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e08:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e10:	ee17 0a90 	vmov	r0, s15
 8001e14:	f7fe fbb8 	bl	8000588 <__aeabi_f2d>
 8001e18:	4604      	mov	r4, r0
 8001e1a:	460d      	mov	r5, r1
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fbb1 	bl	8000588 <__aeabi_f2d>
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e2e:	f7fe fd2d 	bl	800088c <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4620      	mov	r0, r4
 8001e38:	4629      	mov	r1, r5
 8001e3a:	f7fe fbfd 	bl	8000638 <__aeabi_dmul>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f7fe fecf 	bl	8000be8 <__aeabi_d2f>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	61bb      	str	r3, [r7, #24]
	//
	//Cz rniczkujca
	//
	derivative = (pid->uchyb_aktualny - pid->uchyb_poprzedni)/pid->dt;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e5a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e68:	edc7 7a05 	vstr	s15, [r7, #20]
	pid->uchyb_poprzedni = pid->uchyb_aktualny;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	699a      	ldr	r2, [r3, #24]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	611a      	str	r2, [r3, #16]
	D = pid->Kd*derivative;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e82:	edc7 7a04 	vstr	s15, [r7, #16]
	//
	//Obliczenie sterowania
	//
	u = P + I + D;
 8001e86:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e92:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	return u;
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	ee07 3a90 	vmov	s15, r3
}
 8001ea4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ea8:	3728      	adds	r7, #40	; 0x28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001eb0 <saturation_pwm>:

uint16_t saturation_pwm(float u){
 8001eb0:	b480      	push	{r7}
 8001eb2:	b087      	sub	sp, #28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	ed87 0a01 	vstr	s0, [r7, #4]
	float counter_period = 999.0; //ZMIENIC!!!!!!
 8001eba:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <saturation_pwm+0x70>)
 8001ebc:	613b      	str	r3, [r7, #16]
	float pwm_duty = (counter_period*u);
 8001ebe:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ec2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eca:	edc7 7a03 	vstr	s15, [r7, #12]
	uint16_t sat_pwm;
	if(pwm_duty < 0){
 8001ece:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ed2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	d502      	bpl.n	8001ee2 <saturation_pwm+0x32>
		sat_pwm = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	82fb      	strh	r3, [r7, #22]
 8001ee0:	e017      	b.n	8001f12 <saturation_pwm+0x62>
	}
	else if(pwm_duty > counter_period){
 8001ee2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ee6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	dd07      	ble.n	8001f04 <saturation_pwm+0x54>
		sat_pwm = counter_period;
 8001ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ef8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001efc:	ee17 3a90 	vmov	r3, s15
 8001f00:	82fb      	strh	r3, [r7, #22]
 8001f02:	e006      	b.n	8001f12 <saturation_pwm+0x62>
	}else{
		sat_pwm = pwm_duty;
 8001f04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f0c:	ee17 3a90 	vmov	r3, s15
 8001f10:	82fb      	strh	r3, [r7, #22]
	}
	return sat_pwm;
 8001f12:	8afb      	ldrh	r3, [r7, #22]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	371c      	adds	r7, #28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	4479c000 	.word	0x4479c000

08001f24 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af04      	add	r7, sp, #16
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <SSD1306_Command+0x30>)
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f36:	9302      	str	r3, [sp, #8]
 8001f38:	2301      	movs	r3, #1
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	1dfb      	adds	r3, r7, #7
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2301      	movs	r3, #1
 8001f42:	2200      	movs	r2, #0
 8001f44:	2178      	movs	r1, #120	; 0x78
 8001f46:	f001 fe0f 	bl	8003b68 <HAL_I2C_Mem_Write>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000664 	.word	0x20000664

08001f58 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af04      	add	r7, sp, #16
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	460b      	mov	r3, r1
 8001f62:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <SSD1306_Data+0x30>)
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f6c:	9302      	str	r3, [sp, #8]
 8001f6e:	887b      	ldrh	r3, [r7, #2]
 8001f70:	9301      	str	r3, [sp, #4]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	9300      	str	r3, [sp, #0]
 8001f76:	2301      	movs	r3, #1
 8001f78:	2240      	movs	r2, #64	; 0x40
 8001f7a:	2178      	movs	r1, #120	; 0x78
 8001f7c:	f001 fdf4 	bl	8003b68 <HAL_I2C_Mem_Write>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000664 	.word	0x20000664

08001f8c <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	80fb      	strh	r3, [r7, #6]
 8001f96:	460b      	mov	r3, r1
 8001f98:	80bb      	strh	r3, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 8001f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	db79      	blt.n	800209a <SSD1306_DrawPixel+0x10e>
 8001fa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001faa:	2b7f      	cmp	r3, #127	; 0x7f
 8001fac:	dc75      	bgt.n	800209a <SSD1306_DrawPixel+0x10e>
 8001fae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	db71      	blt.n	800209a <SSD1306_DrawPixel+0x10e>
 8001fb6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001fba:	2b3f      	cmp	r3, #63	; 0x3f
 8001fbc:	dc6d      	bgt.n	800209a <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d049      	beq.n	8002058 <SSD1306_DrawPixel+0xcc>
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	dc69      	bgt.n	800209c <SSD1306_DrawPixel+0x110>
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d022      	beq.n	8002012 <SSD1306_DrawPixel+0x86>
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d165      	bne.n	800209c <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 8001fd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001fd4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	da00      	bge.n	8001fde <SSD1306_DrawPixel+0x52>
 8001fdc:	3307      	adds	r3, #7
 8001fde:	10db      	asrs	r3, r3, #3
 8001fe0:	b218      	sxth	r0, r3
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	01db      	lsls	r3, r3, #7
 8001fe6:	4413      	add	r3, r2
 8001fe8:	4a2f      	ldr	r2, [pc, #188]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 8001fea:	5cd3      	ldrb	r3, [r2, r3]
 8001fec:	b25a      	sxtb	r2, r3
 8001fee:	88bb      	ldrh	r3, [r7, #4]
 8001ff0:	f003 0307 	and.w	r3, r3, #7
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffa:	b25b      	sxtb	r3, r3
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b259      	sxtb	r1, r3
 8002000:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002004:	4603      	mov	r3, r0
 8002006:	01db      	lsls	r3, r3, #7
 8002008:	4413      	add	r3, r2
 800200a:	b2c9      	uxtb	r1, r1
 800200c:	4a26      	ldr	r2, [pc, #152]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 800200e:	54d1      	strb	r1, [r2, r3]
      break;
 8002010:	e044      	b.n	800209c <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 8002012:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002016:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	da00      	bge.n	8002020 <SSD1306_DrawPixel+0x94>
 800201e:	3307      	adds	r3, #7
 8002020:	10db      	asrs	r3, r3, #3
 8002022:	b218      	sxth	r0, r3
 8002024:	4603      	mov	r3, r0
 8002026:	01db      	lsls	r3, r3, #7
 8002028:	4413      	add	r3, r2
 800202a:	4a1f      	ldr	r2, [pc, #124]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 800202c:	5cd3      	ldrb	r3, [r2, r3]
 800202e:	b25a      	sxtb	r2, r3
 8002030:	88bb      	ldrh	r3, [r7, #4]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	2101      	movs	r1, #1
 8002038:	fa01 f303 	lsl.w	r3, r1, r3
 800203c:	b25b      	sxtb	r3, r3
 800203e:	43db      	mvns	r3, r3
 8002040:	b25b      	sxtb	r3, r3
 8002042:	4013      	ands	r3, r2
 8002044:	b259      	sxtb	r1, r3
 8002046:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800204a:	4603      	mov	r3, r0
 800204c:	01db      	lsls	r3, r3, #7
 800204e:	4413      	add	r3, r2
 8002050:	b2c9      	uxtb	r1, r1
 8002052:	4a15      	ldr	r2, [pc, #84]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 8002054:	54d1      	strb	r1, [r2, r3]
      break;
 8002056:	e021      	b.n	800209c <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8002058:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800205c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	da00      	bge.n	8002066 <SSD1306_DrawPixel+0xda>
 8002064:	3307      	adds	r3, #7
 8002066:	10db      	asrs	r3, r3, #3
 8002068:	b218      	sxth	r0, r3
 800206a:	4603      	mov	r3, r0
 800206c:	01db      	lsls	r3, r3, #7
 800206e:	4413      	add	r3, r2
 8002070:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	b25a      	sxtb	r2, r3
 8002076:	88bb      	ldrh	r3, [r7, #4]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	2101      	movs	r1, #1
 800207e:	fa01 f303 	lsl.w	r3, r1, r3
 8002082:	b25b      	sxtb	r3, r3
 8002084:	4053      	eors	r3, r2
 8002086:	b259      	sxtb	r1, r3
 8002088:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800208c:	4603      	mov	r3, r0
 800208e:	01db      	lsls	r3, r3, #7
 8002090:	4413      	add	r3, r2
 8002092:	b2c9      	uxtb	r1, r1
 8002094:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <SSD1306_DrawPixel+0x11c>)
 8002096:	54d1      	strb	r1, [r2, r3]
      break;
 8002098:	e000      	b.n	800209c <SSD1306_DrawPixel+0x110>
	  return;
 800209a:	bf00      	nop
    }
}
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	20000220 	.word	0x20000220

080020ac <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <SSD1306_Clear+0x22>
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d10d      	bne.n	80020dc <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 80020c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020c4:	21ff      	movs	r1, #255	; 0xff
 80020c6:	4807      	ldr	r0, [pc, #28]	; (80020e4 <SSD1306_Clear+0x38>)
 80020c8:	f006 ff34 	bl	8008f34 <memset>
		break;
 80020cc:	e006      	b.n	80020dc <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 80020ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020d2:	2100      	movs	r1, #0
 80020d4:	4803      	ldr	r0, [pc, #12]	; (80020e4 <SSD1306_Clear+0x38>)
 80020d6:	f006 ff2d 	bl	8008f34 <memset>
		break;
 80020da:	bf00      	nop
	}
}
 80020dc:	bf00      	nop
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000220 	.word	0x20000220

080020e8 <SSD1306_Display>:

void SSD1306_Display(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 80020ec:	2022      	movs	r0, #34	; 0x22
 80020ee:	f7ff ff19 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0);                      // Page start address
 80020f2:	2000      	movs	r0, #0
 80020f4:	f7ff ff16 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0xFF);                   // Page end (not really, but works here)
 80020f8:	20ff      	movs	r0, #255	; 0xff
 80020fa:	f7ff ff13 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR);
 80020fe:	2021      	movs	r0, #33	; 0x21
 8002100:	f7ff ff10 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0); // Column start address
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff ff0d 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 800210a:	207f      	movs	r0, #127	; 0x7f
 800210c:	f7ff ff0a 	bl	8001f24 <SSD1306_Command>

	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
 8002110:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <SSD1306_Display+0x38>)
 8002116:	f7ff ff1f 	bl	8001f58 <SSD1306_Data>
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000220 	.word	0x20000220

08002124 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 800212c:	4a28      	ldr	r2, [pc, #160]	; (80021d0 <SSD1306_Init+0xac>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 8002132:	20ae      	movs	r0, #174	; 0xae
 8002134:	f7ff fef6 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 8002138:	20d5      	movs	r0, #213	; 0xd5
 800213a:	f7ff fef3 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x80);
 800213e:	2080      	movs	r0, #128	; 0x80
 8002140:	f7ff fef0 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 8002144:	203f      	movs	r0, #63	; 0x3f
 8002146:	f7ff feed 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 800214a:	20d3      	movs	r0, #211	; 0xd3
 800214c:	f7ff feea 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x00);
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff fee7 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8002156:	2040      	movs	r0, #64	; 0x40
 8002158:	f7ff fee4 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 800215c:	208d      	movs	r0, #141	; 0x8d
 800215e:	f7ff fee1 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x14);
 8002162:	2014      	movs	r0, #20
 8002164:	f7ff fede 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 8002168:	2020      	movs	r0, #32
 800216a:	f7ff fedb 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 800216e:	2000      	movs	r0, #0
 8002170:	f7ff fed8 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8002174:	20a1      	movs	r0, #161	; 0xa1
 8002176:	f7ff fed5 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 800217a:	20c8      	movs	r0, #200	; 0xc8
 800217c:	f7ff fed2 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8002180:	20da      	movs	r0, #218	; 0xda
 8002182:	f7ff fecf 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x12);
 8002186:	2012      	movs	r0, #18
 8002188:	f7ff fecc 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 800218c:	2081      	movs	r0, #129	; 0x81
 800218e:	f7ff fec9 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8002192:	20ff      	movs	r0, #255	; 0xff
 8002194:	f7ff fec6 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8002198:	20d9      	movs	r0, #217	; 0xd9
 800219a:	f7ff fec3 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0xF1);
 800219e:	20f1      	movs	r0, #241	; 0xf1
 80021a0:	f7ff fec0 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 80021a4:	20db      	movs	r0, #219	; 0xdb
 80021a6:	f7ff febd 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(0x40);
 80021aa:	2040      	movs	r0, #64	; 0x40
 80021ac:	f7ff feba 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 80021b0:	20a4      	movs	r0, #164	; 0xa4
 80021b2:	f7ff feb7 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 80021b6:	20a6      	movs	r0, #166	; 0xa6
 80021b8:	f7ff feb4 	bl	8001f24 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 80021bc:	202e      	movs	r0, #46	; 0x2e
 80021be:	f7ff feb1 	bl	8001f24 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 80021c2:	20af      	movs	r0, #175	; 0xaf
 80021c4:	f7ff feae 	bl	8001f24 <SSD1306_Command>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000664 	.word	0x20000664

080021d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08c      	sub	sp, #48	; 0x30
 80021d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021da:	f107 031c 	add.w	r3, r7, #28
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
 80021e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ea:	4b51      	ldr	r3, [pc, #324]	; (8002330 <MX_GPIO_Init+0x15c>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	4a50      	ldr	r2, [pc, #320]	; (8002330 <MX_GPIO_Init+0x15c>)
 80021f0:	f043 0304 	orr.w	r3, r3, #4
 80021f4:	6313      	str	r3, [r2, #48]	; 0x30
 80021f6:	4b4e      	ldr	r3, [pc, #312]	; (8002330 <MX_GPIO_Init+0x15c>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	61bb      	str	r3, [r7, #24]
 8002200:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002202:	4b4b      	ldr	r3, [pc, #300]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a4a      	ldr	r2, [pc, #296]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b48      	ldr	r3, [pc, #288]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800221a:	4b45      	ldr	r3, [pc, #276]	; (8002330 <MX_GPIO_Init+0x15c>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a44      	ldr	r2, [pc, #272]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b42      	ldr	r3, [pc, #264]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002232:	4b3f      	ldr	r3, [pc, #252]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a3e      	ldr	r2, [pc, #248]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b3c      	ldr	r3, [pc, #240]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800224a:	4b39      	ldr	r3, [pc, #228]	; (8002330 <MX_GPIO_Init+0x15c>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a38      	ldr	r2, [pc, #224]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b36      	ldr	r3, [pc, #216]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002262:	4b33      	ldr	r3, [pc, #204]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a32      	ldr	r2, [pc, #200]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b30      	ldr	r3, [pc, #192]	; (8002330 <MX_GPIO_Init+0x15c>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	f244 0181 	movw	r1, #16513	; 0x4081
 8002280:	482c      	ldr	r0, [pc, #176]	; (8002334 <MX_GPIO_Init+0x160>)
 8002282:	f001 fbad 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002286:	2200      	movs	r2, #0
 8002288:	2140      	movs	r1, #64	; 0x40
 800228a:	482b      	ldr	r0, [pc, #172]	; (8002338 <MX_GPIO_Init+0x164>)
 800228c:	f001 fba8 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8002290:	2201      	movs	r2, #1
 8002292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002296:	4827      	ldr	r0, [pc, #156]	; (8002334 <MX_GPIO_Init+0x160>)
 8002298:	f001 fba2 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800229c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	4822      	ldr	r0, [pc, #136]	; (800233c <MX_GPIO_Init+0x168>)
 80022b4:	f001 f9e8 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80022b8:	f244 0381 	movw	r3, #16513	; 0x4081
 80022bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022be:	2301      	movs	r3, #1
 80022c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ca:	f107 031c 	add.w	r3, r7, #28
 80022ce:	4619      	mov	r1, r3
 80022d0:	4818      	ldr	r0, [pc, #96]	; (8002334 <MX_GPIO_Init+0x160>)
 80022d2:	f001 f9d9 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80022d6:	2340      	movs	r3, #64	; 0x40
 80022d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022da:	2301      	movs	r3, #1
 80022dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80022e6:	f107 031c 	add.w	r3, r7, #28
 80022ea:	4619      	mov	r1, r3
 80022ec:	4812      	ldr	r0, [pc, #72]	; (8002338 <MX_GPIO_Init+0x164>)
 80022ee:	f001 f9cb 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 031c 	add.w	r3, r7, #28
 8002302:	4619      	mov	r1, r3
 8002304:	480c      	ldr	r0, [pc, #48]	; (8002338 <MX_GPIO_Init+0x164>)
 8002306:	f001 f9bf 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800230a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800230e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002310:	2301      	movs	r3, #1
 8002312:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002318:	2301      	movs	r3, #1
 800231a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800231c:	f107 031c 	add.w	r3, r7, #28
 8002320:	4619      	mov	r1, r3
 8002322:	4804      	ldr	r0, [pc, #16]	; (8002334 <MX_GPIO_Init+0x160>)
 8002324:	f001 f9b0 	bl	8003688 <HAL_GPIO_Init>

}
 8002328:	bf00      	nop
 800232a:	3730      	adds	r7, #48	; 0x30
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40023800 	.word	0x40023800
 8002334:	40020400 	.word	0x40020400
 8002338:	40021800 	.word	0x40021800
 800233c:	40020800 	.word	0x40020800

08002340 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002344:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002346:	4a1c      	ldr	r2, [pc, #112]	; (80023b8 <MX_I2C1_Init+0x78>)
 8002348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00301739;
 800234a:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <MX_I2C1_Init+0x74>)
 800234c:	4a1b      	ldr	r2, [pc, #108]	; (80023bc <MX_I2C1_Init+0x7c>)
 800234e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002350:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002358:	2201      	movs	r2, #1
 800235a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800235c:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <MX_I2C1_Init+0x74>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002364:	2200      	movs	r2, #0
 8002366:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <MX_I2C1_Init+0x74>)
 800236a:	2200      	movs	r2, #0
 800236c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800236e:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002374:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800237a:	480e      	ldr	r0, [pc, #56]	; (80023b4 <MX_I2C1_Init+0x74>)
 800237c:	f001 fb64 	bl	8003a48 <HAL_I2C_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002386:	f000 faf7 	bl	8002978 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800238a:	2100      	movs	r1, #0
 800238c:	4809      	ldr	r0, [pc, #36]	; (80023b4 <MX_I2C1_Init+0x74>)
 800238e:	f001 ff51 	bl	8004234 <HAL_I2CEx_ConfigAnalogFilter>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002398:	f000 faee 	bl	8002978 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800239c:	2100      	movs	r1, #0
 800239e:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_I2C1_Init+0x74>)
 80023a0:	f001 ff93 	bl	80042ca <HAL_I2CEx_ConfigDigitalFilter>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80023aa:	f000 fae5 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000668 	.word	0x20000668
 80023b8:	40005400 	.word	0x40005400
 80023bc:	00301739 	.word	0x00301739

080023c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b0aa      	sub	sp, #168	; 0xa8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023d8:	f107 0310 	add.w	r3, r7, #16
 80023dc:	2284      	movs	r2, #132	; 0x84
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f006 fda7 	bl	8008f34 <memset>
  if(i2cHandle->Instance==I2C1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a22      	ldr	r2, [pc, #136]	; (8002474 <HAL_I2C_MspInit+0xb4>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d13c      	bne.n	800246a <HAL_I2C_MspInit+0xaa>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80023f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023f4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80023f6:	2300      	movs	r3, #0
 80023f8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023fa:	f107 0310 	add.w	r3, r7, #16
 80023fe:	4618      	mov	r0, r3
 8002400:	f002 fdae 	bl	8004f60 <HAL_RCCEx_PeriphCLKConfig>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800240a:	f000 fab5 	bl	8002978 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800240e:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a19      	ldr	r2, [pc, #100]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 8002414:	f043 0302 	orr.w	r3, r3, #2
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b17      	ldr	r3, [pc, #92]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002426:	f44f 7310 	mov.w	r3, #576	; 0x240
 800242a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800242e:	2312      	movs	r3, #18
 8002430:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243a:	2303      	movs	r3, #3
 800243c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002440:	2304      	movs	r3, #4
 8002442:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002446:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800244a:	4619      	mov	r1, r3
 800244c:	480b      	ldr	r0, [pc, #44]	; (800247c <HAL_I2C_MspInit+0xbc>)
 800244e:	f001 f91b 	bl	8003688 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	4a08      	ldr	r2, [pc, #32]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 8002458:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800245c:	6413      	str	r3, [r2, #64]	; 0x40
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_I2C_MspInit+0xb8>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800246a:	bf00      	nop
 800246c:	37a8      	adds	r7, #168	; 0xa8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40005400 	.word	0x40005400
 8002478:	40023800 	.word	0x40023800
 800247c:	40020400 	.word	0x40020400

08002480 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002484:	b08e      	sub	sp, #56	; 0x38
 8002486:	af0a      	add	r7, sp, #40	; 0x28
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002488:	f000 fed9 	bl	800323e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800248c:	f000 f98a 	bl	80027a4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002490:	f7ff fea0 	bl	80021d4 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8002494:	f000 fd6a 	bl	8002f6c <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8002498:	f000 fe00 	bl	800309c <MX_USB_OTG_FS_PCD_Init>
	MX_I2C1_Init();
 800249c:	f7ff ff50 	bl	8002340 <MX_I2C1_Init>
	MX_TIM2_Init();
 80024a0:	f000 fc2c 	bl	8002cfc <MX_TIM2_Init>
	MX_TIM3_Init();
 80024a4:	f000 fc7a 	bl	8002d9c <MX_TIM3_Init>
	MX_SPI1_Init();
 80024a8:	f000 fa6c 	bl	8002984 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//
	//Wczenie TIM
	//
	HAL_TIM_Base_Start_IT(&htim2); //Podstawowy do dt = 1s
 80024ac:	48a1      	ldr	r0, [pc, #644]	; (8002734 <main+0x2b4>)
 80024ae:	f003 fde5 	bl	800607c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //Sterowanie transytorem 1kHz
 80024b2:	2108      	movs	r1, #8
 80024b4:	48a0      	ldr	r0, [pc, #640]	; (8002738 <main+0x2b8>)
 80024b6:	f003 febb 	bl	8006230 <HAL_TIM_PWM_Start>

	//
	//Ustawienie czujnika Temperatury
	//
	BMP280_Init(&hspi1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 80024ba:	2301      	movs	r3, #1
 80024bc:	2203      	movs	r2, #3
 80024be:	2101      	movs	r1, #1
 80024c0:	489e      	ldr	r0, [pc, #632]	; (800273c <main+0x2bc>)
 80024c2:	f7fe fe89 	bl	80011d8 <BMP280_Init>

	//
	// Ustawienie Wywietlacza OLED
	//
	SSD1306_Init(&hi2c1);
 80024c6:	489e      	ldr	r0, [pc, #632]	; (8002740 <main+0x2c0>)
 80024c8:	f7ff fe2c 	bl	8002124 <SSD1306_Init>
	GFX_SetFont(font_8x5);
 80024cc:	489d      	ldr	r0, [pc, #628]	; (8002744 <main+0x2c4>)
 80024ce:	f7ff f9db 	bl	8001888 <GFX_SetFont>
	GFX_SetFontSize(1);
 80024d2:	2001      	movs	r0, #1
 80024d4:	f7ff f9e8 	bl	80018a8 <GFX_SetFontSize>
	SSD1306_Clear(BLACK);
 80024d8:	2000      	movs	r0, #0
 80024da:	f7ff fde7 	bl	80020ac <SSD1306_Clear>
	SSD1306_Display();
 80024de:	f7ff fe03 	bl	80020e8 <SSD1306_Display>
	//
	//Pobranie danych z czujnika - wartoci pocztkowe
	//
	BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 80024e2:	4999      	ldr	r1, [pc, #612]	; (8002748 <main+0x2c8>)
 80024e4:	4899      	ldr	r0, [pc, #612]	; (800274c <main+0x2cc>)
 80024e6:	f7fe ffd1 	bl	800148c <BMP280_ReadTemperatureAndPressure>
	//
	//Otworzenie portu do nasuchu na przychodzce komendy
	//
	HAL_UART_Receive_IT(&huart3, Buffor_Rx, 6);
 80024ea:	2206      	movs	r2, #6
 80024ec:	4998      	ldr	r1, [pc, #608]	; (8002750 <main+0x2d0>)
 80024ee:	4899      	ldr	r0, [pc, #612]	; (8002754 <main+0x2d4>)
 80024f0:	f005 f809 	bl	8007506 <HAL_UART_Receive_IT>
	while (1)
	{
		//
		//Wywietlanie danych na wywietlaczu OLED
		//
		if((HAL_GetTick() - SoftTimerOled) > 100){
 80024f4:	f000 fef4 	bl	80032e0 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	4b97      	ldr	r3, [pc, #604]	; (8002758 <main+0x2d8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b64      	cmp	r3, #100	; 0x64
 8002502:	f240 80c5 	bls.w	8002690 <main+0x210>
			SoftTimerOled = HAL_GetTick();
 8002506:	f000 feeb 	bl	80032e0 <HAL_GetTick>
 800250a:	4603      	mov	r3, r0
 800250c:	4a92      	ldr	r2, [pc, #584]	; (8002758 <main+0x2d8>)
 800250e:	6013      	str	r3, [r2, #0]
			SSD1306_Clear(BLACK);
 8002510:	2000      	movs	r0, #0
 8002512:	f7ff fdcb 	bl	80020ac <SSD1306_Clear>
			sprintf(Message, "Regulacja Temperatury");
 8002516:	4991      	ldr	r1, [pc, #580]	; (800275c <main+0x2dc>)
 8002518:	4891      	ldr	r0, [pc, #580]	; (8002760 <main+0x2e0>)
 800251a:	f007 f97d 	bl	8009818 <siprintf>
			GFX_DrawString(0, 0, Message, WHITE, 0);
 800251e:	2300      	movs	r3, #0
 8002520:	9300      	str	r3, [sp, #0]
 8002522:	2301      	movs	r3, #1
 8002524:	4a8e      	ldr	r2, [pc, #568]	; (8002760 <main+0x2e0>)
 8002526:	2100      	movs	r1, #0
 8002528:	2000      	movs	r0, #0
 800252a:	f7ff fa8b 	bl	8001a44 <GFX_DrawString>
			GFX_DrawLine(0, 9, 128, 9, WHITE);
 800252e:	2301      	movs	r3, #1
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2309      	movs	r3, #9
 8002534:	2280      	movs	r2, #128	; 0x80
 8002536:	2109      	movs	r1, #9
 8002538:	2000      	movs	r0, #0
 800253a:	f7ff fb9c 	bl	8001c76 <GFX_DrawLine>
			sprintf(Message, "Aktualna temp: %.2fC", temperature);
 800253e:	4b83      	ldr	r3, [pc, #524]	; (800274c <main+0x2cc>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe f820 	bl	8000588 <__aeabi_f2d>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4985      	ldr	r1, [pc, #532]	; (8002764 <main+0x2e4>)
 800254e:	4884      	ldr	r0, [pc, #528]	; (8002760 <main+0x2e0>)
 8002550:	f007 f962 	bl	8009818 <siprintf>
			GFX_DrawString(0, 12, Message, WHITE, 0);
 8002554:	2300      	movs	r3, #0
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	2301      	movs	r3, #1
 800255a:	4a81      	ldr	r2, [pc, #516]	; (8002760 <main+0x2e0>)
 800255c:	210c      	movs	r1, #12
 800255e:	2000      	movs	r0, #0
 8002560:	f7ff fa70 	bl	8001a44 <GFX_DrawString>
			sprintf(Message, "Zadana temp: %.1f C", temperature_set);
 8002564:	4b80      	ldr	r3, [pc, #512]	; (8002768 <main+0x2e8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe f80d 	bl	8000588 <__aeabi_f2d>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	497e      	ldr	r1, [pc, #504]	; (800276c <main+0x2ec>)
 8002574:	487a      	ldr	r0, [pc, #488]	; (8002760 <main+0x2e0>)
 8002576:	f007 f94f 	bl	8009818 <siprintf>
			GFX_DrawString(0, 22, Message, WHITE, 0);
 800257a:	2300      	movs	r3, #0
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2301      	movs	r3, #1
 8002580:	4a77      	ldr	r2, [pc, #476]	; (8002760 <main+0x2e0>)
 8002582:	2116      	movs	r1, #22
 8002584:	2000      	movs	r0, #0
 8002586:	f7ff fa5d 	bl	8001a44 <GFX_DrawString>
			sprintf(Message, "Cisnienie: %.1f HPa", ((float)pressure/100.0));
 800258a:	4b6f      	ldr	r3, [pc, #444]	; (8002748 <main+0x2c8>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	ee07 3a90 	vmov	s15, r3
 8002592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002596:	ee17 0a90 	vmov	r0, s15
 800259a:	f7fd fff5 	bl	8000588 <__aeabi_f2d>
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	4b73      	ldr	r3, [pc, #460]	; (8002770 <main+0x2f0>)
 80025a4:	f7fe f972 	bl	800088c <__aeabi_ddiv>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4971      	ldr	r1, [pc, #452]	; (8002774 <main+0x2f4>)
 80025ae:	486c      	ldr	r0, [pc, #432]	; (8002760 <main+0x2e0>)
 80025b0:	f007 f932 	bl	8009818 <siprintf>
			GFX_DrawString(0, 32, Message, WHITE, 0);
 80025b4:	2300      	movs	r3, #0
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2301      	movs	r3, #1
 80025ba:	4a69      	ldr	r2, [pc, #420]	; (8002760 <main+0x2e0>)
 80025bc:	2120      	movs	r1, #32
 80025be:	2000      	movs	r0, #0
 80025c0:	f7ff fa40 	bl	8001a44 <GFX_DrawString>
			switch (status){
 80025c4:	4b6c      	ldr	r3, [pc, #432]	; (8002778 <main+0x2f8>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d83e      	bhi.n	800264c <main+0x1cc>
 80025ce:	a201      	add	r2, pc, #4	; (adr r2, 80025d4 <main+0x154>)
 80025d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d4:	080025e5 	.word	0x080025e5
 80025d8:	080025ff 	.word	0x080025ff
 80025dc:	08002619 	.word	0x08002619
 80025e0:	08002633 	.word	0x08002633
			case 1:
				sprintf(Message, "Status: Grzanie");
 80025e4:	4965      	ldr	r1, [pc, #404]	; (800277c <main+0x2fc>)
 80025e6:	485e      	ldr	r0, [pc, #376]	; (8002760 <main+0x2e0>)
 80025e8:	f007 f916 	bl	8009818 <siprintf>
				GFX_DrawString(0, 42, Message, WHITE, 0);
 80025ec:	2300      	movs	r3, #0
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	2301      	movs	r3, #1
 80025f2:	4a5b      	ldr	r2, [pc, #364]	; (8002760 <main+0x2e0>)
 80025f4:	212a      	movs	r1, #42	; 0x2a
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7ff fa24 	bl	8001a44 <GFX_DrawString>
				break;
 80025fc:	e026      	b.n	800264c <main+0x1cc>
			case 2:
				sprintf(Message, "Status: Chlodzenie");
 80025fe:	4960      	ldr	r1, [pc, #384]	; (8002780 <main+0x300>)
 8002600:	4857      	ldr	r0, [pc, #348]	; (8002760 <main+0x2e0>)
 8002602:	f007 f909 	bl	8009818 <siprintf>
				GFX_DrawString(0, 42, Message, WHITE, 0);
 8002606:	2300      	movs	r3, #0
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	2301      	movs	r3, #1
 800260c:	4a54      	ldr	r2, [pc, #336]	; (8002760 <main+0x2e0>)
 800260e:	212a      	movs	r1, #42	; 0x2a
 8002610:	2000      	movs	r0, #0
 8002612:	f7ff fa17 	bl	8001a44 <GFX_DrawString>
				break;
 8002616:	e019      	b.n	800264c <main+0x1cc>
			case 3:
				sprintf(Message, "Status: ERROR!!!");
 8002618:	495a      	ldr	r1, [pc, #360]	; (8002784 <main+0x304>)
 800261a:	4851      	ldr	r0, [pc, #324]	; (8002760 <main+0x2e0>)
 800261c:	f007 f8fc 	bl	8009818 <siprintf>
				GFX_DrawString(0, 42, Message, WHITE, 0);
 8002620:	2300      	movs	r3, #0
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	2301      	movs	r3, #1
 8002626:	4a4e      	ldr	r2, [pc, #312]	; (8002760 <main+0x2e0>)
 8002628:	212a      	movs	r1, #42	; 0x2a
 800262a:	2000      	movs	r0, #0
 800262c:	f7ff fa0a 	bl	8001a44 <GFX_DrawString>
				break;
 8002630:	e00c      	b.n	800264c <main+0x1cc>
			case 4:
				sprintf(Message, "Status: STOP");
 8002632:	4955      	ldr	r1, [pc, #340]	; (8002788 <main+0x308>)
 8002634:	484a      	ldr	r0, [pc, #296]	; (8002760 <main+0x2e0>)
 8002636:	f007 f8ef 	bl	8009818 <siprintf>
				GFX_DrawString(0, 42, Message, WHITE, 0);
 800263a:	2300      	movs	r3, #0
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2301      	movs	r3, #1
 8002640:	4a47      	ldr	r2, [pc, #284]	; (8002760 <main+0x2e0>)
 8002642:	212a      	movs	r1, #42	; 0x2a
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff f9fd 	bl	8001a44 <GFX_DrawString>
				break;
 800264a:	bf00      	nop
			}
			GFX_DrawLine(127, 53, 127, 64, WHITE);
 800264c:	2301      	movs	r3, #1
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	2340      	movs	r3, #64	; 0x40
 8002652:	227f      	movs	r2, #127	; 0x7f
 8002654:	2135      	movs	r1, #53	; 0x35
 8002656:	207f      	movs	r0, #127	; 0x7f
 8002658:	f7ff fb0d 	bl	8001c76 <GFX_DrawLine>
			GFX_DrawRectangle(0, 53, (uint16_t)(128*temperature/temperature_set), 11, WHITE);
 800265c:	4b3b      	ldr	r3, [pc, #236]	; (800274c <main+0x2cc>)
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800278c <main+0x30c>
 8002666:	ee67 6a87 	vmul.f32	s13, s15, s14
 800266a:	4b3f      	ldr	r3, [pc, #252]	; (8002768 <main+0x2e8>)
 800266c:	ed93 7a00 	vldr	s14, [r3]
 8002670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002674:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002678:	ee17 3a90 	vmov	r3, s15
 800267c:	b29a      	uxth	r2, r3
 800267e:	2301      	movs	r3, #1
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	230b      	movs	r3, #11
 8002684:	2135      	movs	r1, #53	; 0x35
 8002686:	2000      	movs	r0, #0
 8002688:	f7ff fb3b 	bl	8001d02 <GFX_DrawRectangle>
			SSD1306_Display();
 800268c:	f7ff fd2c 	bl	80020e8 <SSD1306_Display>
		}
		if(zezwolenie){
 8002690:	4b3f      	ldr	r3, [pc, #252]	; (8002790 <main+0x310>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f43f af2d 	beq.w	80024f4 <main+0x74>
			length = sprintf((char*)Buffor, "{\"Temp\":%.2f,\"t\":%.1f,\"Temp_set\":%.2f,\"Kp\":%.4f,\"Ki\":%.4f,\"Kd\":%.4f}\r\n",temperature,pid.dt,temperature_set,pid.Kp,pid.Ki,pid.Kd);
 800269a:	4b2c      	ldr	r3, [pc, #176]	; (800274c <main+0x2cc>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ff72 	bl	8000588 <__aeabi_f2d>
 80026a4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80026a8:	4b3a      	ldr	r3, [pc, #232]	; (8002794 <main+0x314>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fd ff6b 	bl	8000588 <__aeabi_f2d>
 80026b2:	4604      	mov	r4, r0
 80026b4:	460d      	mov	r5, r1
 80026b6:	4b2c      	ldr	r3, [pc, #176]	; (8002768 <main+0x2e8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ff64 	bl	8000588 <__aeabi_f2d>
 80026c0:	4680      	mov	r8, r0
 80026c2:	4689      	mov	r9, r1
 80026c4:	4b33      	ldr	r3, [pc, #204]	; (8002794 <main+0x314>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fd ff5d 	bl	8000588 <__aeabi_f2d>
 80026ce:	4682      	mov	sl, r0
 80026d0:	468b      	mov	fp, r1
 80026d2:	4b30      	ldr	r3, [pc, #192]	; (8002794 <main+0x314>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff56 	bl	8000588 <__aeabi_f2d>
 80026dc:	e9c7 0100 	strd	r0, r1, [r7]
 80026e0:	4b2c      	ldr	r3, [pc, #176]	; (8002794 <main+0x314>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff4f 	bl	8000588 <__aeabi_f2d>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80026f2:	ed97 7b00 	vldr	d7, [r7]
 80026f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80026fa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80026fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002702:	e9cd 4500 	strd	r4, r5, [sp]
 8002706:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800270a:	4923      	ldr	r1, [pc, #140]	; (8002798 <main+0x318>)
 800270c:	4823      	ldr	r0, [pc, #140]	; (800279c <main+0x31c>)
 800270e:	f007 f883 	bl	8009818 <siprintf>
 8002712:	4603      	mov	r3, r0
 8002714:	b29a      	uxth	r2, r3
 8002716:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <main+0x320>)
 8002718:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, Buffor, length, 1000);
 800271a:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <main+0x320>)
 800271c:	881a      	ldrh	r2, [r3, #0]
 800271e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002722:	491e      	ldr	r1, [pc, #120]	; (800279c <main+0x31c>)
 8002724:	480b      	ldr	r0, [pc, #44]	; (8002754 <main+0x2d4>)
 8002726:	f004 fe5b 	bl	80073e0 <HAL_UART_Transmit>
			zezwolenie = 0;
 800272a:	4b19      	ldr	r3, [pc, #100]	; (8002790 <main+0x310>)
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]
		if((HAL_GetTick() - SoftTimerOled) > 100){
 8002730:	e6e0      	b.n	80024f4 <main+0x74>
 8002732:	bf00      	nop
 8002734:	20000814 	.word	0x20000814
 8002738:	200007c8 	.word	0x200007c8
 800273c:	20000764 	.word	0x20000764
 8002740:	20000668 	.word	0x20000668
 8002744:	0800bd70 	.word	0x0800bd70
 8002748:	20000620 	.word	0x20000620
 800274c:	20000624 	.word	0x20000624
 8002750:	200006b8 	.word	0x200006b8
 8002754:	20000860 	.word	0x20000860
 8002758:	200006e0 	.word	0x200006e0
 800275c:	0800bc88 	.word	0x0800bc88
 8002760:	200006c0 	.word	0x200006c0
 8002764:	0800bca0 	.word	0x0800bca0
 8002768:	20000004 	.word	0x20000004
 800276c:	0800bcb8 	.word	0x0800bcb8
 8002770:	40590000 	.word	0x40590000
 8002774:	0800bccc 	.word	0x0800bccc
 8002778:	20000008 	.word	0x20000008
 800277c:	0800bce0 	.word	0x0800bce0
 8002780:	0800bcf0 	.word	0x0800bcf0
 8002784:	0800bd04 	.word	0x0800bd04
 8002788:	0800bd18 	.word	0x0800bd18
 800278c:	43000000 	.word	0x43000000
 8002790:	20000628 	.word	0x20000628
 8002794:	2000000c 	.word	0x2000000c
 8002798:	0800bd28 	.word	0x0800bd28
 800279c:	200006e4 	.word	0x200006e4
 80027a0:	200006b4 	.word	0x200006b4

080027a4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b094      	sub	sp, #80	; 0x50
 80027a8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027aa:	f107 0320 	add.w	r3, r7, #32
 80027ae:	2230      	movs	r2, #48	; 0x30
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f006 fbbe 	bl	8008f34 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80027c8:	f001 ff14 	bl	80045f4 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80027cc:	4b27      	ldr	r3, [pc, #156]	; (800286c <SystemClock_Config+0xc8>)
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	4a26      	ldr	r2, [pc, #152]	; (800286c <SystemClock_Config+0xc8>)
 80027d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d6:	6413      	str	r3, [r2, #64]	; 0x40
 80027d8:	4b24      	ldr	r3, [pc, #144]	; (800286c <SystemClock_Config+0xc8>)
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80027e4:	4b22      	ldr	r3, [pc, #136]	; (8002870 <SystemClock_Config+0xcc>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80027ec:	4a20      	ldr	r2, [pc, #128]	; (8002870 <SystemClock_Config+0xcc>)
 80027ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	4b1e      	ldr	r3, [pc, #120]	; (8002870 <SystemClock_Config+0xcc>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002800:	2301      	movs	r3, #1
 8002802:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002804:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002808:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800280a:	2302      	movs	r3, #2
 800280c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800280e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002812:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002814:	2304      	movs	r3, #4
 8002816:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8002818:	2348      	movs	r3, #72	; 0x48
 800281a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800281c:	2302      	movs	r3, #2
 800281e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8002820:	2303      	movs	r3, #3
 8002822:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002824:	f107 0320 	add.w	r3, r7, #32
 8002828:	4618      	mov	r0, r3
 800282a:	f001 fef3 	bl	8004614 <HAL_RCC_OscConfig>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8002834:	f000 f8a0 	bl	8002978 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002838:	230f      	movs	r3, #15
 800283a:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800283c:	2302      	movs	r3, #2
 800283e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002848:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800284e:	f107 030c 	add.w	r3, r7, #12
 8002852:	2102      	movs	r1, #2
 8002854:	4618      	mov	r0, r3
 8002856:	f002 f981 	bl	8004b5c <HAL_RCC_ClockConfig>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 8002860:	f000 f88a 	bl	8002978 <Error_Handler>
	}
}
 8002864:	bf00      	nop
 8002866:	3750      	adds	r7, #80	; 0x50
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40023800 	.word	0x40023800
 8002870:	40007000 	.word	0x40007000

08002874 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2 && (status == STATUS_GRZANIE || status == STATUS_CHLODZENIE))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002884:	d13f      	bne.n	8002906 <HAL_TIM_PeriodElapsedCallback+0x92>
 8002886:	4b22      	ldr	r3, [pc, #136]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d003      	beq.n	8002896 <HAL_TIM_PeriodElapsedCallback+0x22>
 800288e:	4b20      	ldr	r3, [pc, #128]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	2b02      	cmp	r3, #2
 8002894:	d137      	bne.n	8002906 <HAL_TIM_PeriodElapsedCallback+0x92>
	{
		//Sygnalizacja rozpoczcia
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002896:	2180      	movs	r1, #128	; 0x80
 8002898:	481e      	ldr	r0, [pc, #120]	; (8002914 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800289a:	f001 f8ba 	bl	8003a12 <HAL_GPIO_TogglePin>
		//
		//Pobranie danych z czujnika - aktualna temp i press
		//
		BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 800289e:	491e      	ldr	r1, [pc, #120]	; (8002918 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028a0:	481e      	ldr	r0, [pc, #120]	; (800291c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80028a2:	f7fe fdf3 	bl	800148c <BMP280_ReadTemperatureAndPressure>
		//
		//Regulator
		//
		float u = u_pid_calculate(&pid, temperature_set, temperature);
 80028a6:	4b1e      	ldr	r3, [pc, #120]	; (8002920 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80028a8:	edd3 7a00 	vldr	s15, [r3]
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80028ae:	ed93 7a00 	vldr	s14, [r3]
 80028b2:	eef0 0a47 	vmov.f32	s1, s14
 80028b6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ba:	481a      	ldr	r0, [pc, #104]	; (8002924 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80028bc:	f7ff fa71 	bl	8001da2 <u_pid_calculate>
 80028c0:	ed87 0a03 	vstr	s0, [r7, #12]
		uint16_t sterowanie = saturation_pwm(u);
 80028c4:	ed97 0a03 	vldr	s0, [r7, #12]
 80028c8:	f7ff faf2 	bl	8001eb0 <saturation_pwm>
 80028cc:	4603      	mov	r3, r0
 80028ce:	817b      	strh	r3, [r7, #10]
		if(u<100)
 80028d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80028d4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002928 <HAL_TIM_PeriodElapsedCallback+0xb4>
 80028d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e0:	d503      	bpl.n	80028ea <HAL_TIM_PeriodElapsedCallback+0x76>
		{
			status = STATUS_CHLODZENIE;
 80028e2:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80028e4:	2202      	movs	r2, #2
 80028e6:	701a      	strb	r2, [r3, #0]
 80028e8:	e002      	b.n	80028f0 <HAL_TIM_PeriodElapsedCallback+0x7c>
		}else{
			status = STATUS_GRZANIE;
 80028ea:	4b09      	ldr	r3, [pc, #36]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	701a      	strb	r2, [r3, #0]
		}
		//
		//Wytworzenie sygnau
		//
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,sterowanie);
 80028f0:	4b0e      	ldr	r3, [pc, #56]	; (800292c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	897a      	ldrh	r2, [r7, #10]
 80028f6:	63da      	str	r2, [r3, #60]	; 0x3c
		//
		//Wysanie danych
		//
		zezwolenie = 1;
 80028f8:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	701a      	strb	r2, [r3, #0]
		//Sygnalizacja zakoczenia
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80028fe:	2180      	movs	r1, #128	; 0x80
 8002900:	4804      	ldr	r0, [pc, #16]	; (8002914 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002902:	f001 f886 	bl	8003a12 <HAL_GPIO_TogglePin>
	}
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000008 	.word	0x20000008
 8002914:	40020400 	.word	0x40020400
 8002918:	20000620 	.word	0x20000620
 800291c:	20000624 	.word	0x20000624
 8002920:	20000004 	.word	0x20000004
 8002924:	2000000c 	.word	0x2000000c
 8002928:	42c80000 	.word	0x42c80000
 800292c:	200007c8 	.word	0x200007c8
 8002930:	20000628 	.word	0x20000628

08002934 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a09      	ldr	r2, [pc, #36]	; (8002968 <HAL_UART_RxCpltCallback+0x34>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d10c      	bne.n	8002960 <HAL_UART_RxCpltCallback+0x2c>
	{
		//Sygnalizacja odebrania
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8002946:	2101      	movs	r1, #1
 8002948:	4808      	ldr	r0, [pc, #32]	; (800296c <HAL_UART_RxCpltCallback+0x38>)
 800294a:	f001 f862 	bl	8003a12 <HAL_GPIO_TogglePin>
		//Wykonanie akcji
		//


		//Sygnalizacja zakoczenia
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800294e:	2101      	movs	r1, #1
 8002950:	4806      	ldr	r0, [pc, #24]	; (800296c <HAL_UART_RxCpltCallback+0x38>)
 8002952:	f001 f85e 	bl	8003a12 <HAL_GPIO_TogglePin>
		//
		//Ponowne ustawienie nasuchu
		//
		HAL_UART_Receive_IT(&huart3, Buffor_Rx, 6);
 8002956:	2206      	movs	r2, #6
 8002958:	4905      	ldr	r1, [pc, #20]	; (8002970 <HAL_UART_RxCpltCallback+0x3c>)
 800295a:	4806      	ldr	r0, [pc, #24]	; (8002974 <HAL_UART_RxCpltCallback+0x40>)
 800295c:	f004 fdd3 	bl	8007506 <HAL_UART_Receive_IT>
	}
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40004800 	.word	0x40004800
 800296c:	40020400 	.word	0x40020400
 8002970:	200006b8 	.word	0x200006b8
 8002974:	20000860 	.word	0x20000860

08002978 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800297c:	b672      	cpsid	i
}
 800297e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002980:	e7fe      	b.n	8002980 <Error_Handler+0x8>
	...

08002984 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <MX_SPI1_Init+0x74>)
 800298a:	4a1c      	ldr	r2, [pc, #112]	; (80029fc <MX_SPI1_Init+0x78>)
 800298c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800298e:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <MX_SPI1_Init+0x74>)
 8002990:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002994:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002996:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <MX_SPI1_Init+0x74>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800299c:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <MX_SPI1_Init+0x74>)
 800299e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80029a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029a4:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029aa:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029b0:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80029b8:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029ba:	2210      	movs	r2, #16
 80029bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029be:	4b0e      	ldr	r3, [pc, #56]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029c4:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029ca:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80029d0:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029d2:	2207      	movs	r2, #7
 80029d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80029d6:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029d8:	2200      	movs	r2, #0
 80029da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80029dc:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029de:	2208      	movs	r2, #8
 80029e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029e2:	4805      	ldr	r0, [pc, #20]	; (80029f8 <MX_SPI1_Init+0x74>)
 80029e4:	f002 feac 	bl	8005740 <HAL_SPI_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80029ee:	f7ff ffc3 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000764 	.word	0x20000764
 80029fc:	40013000 	.word	0x40013000

08002a00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	; 0x28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	605a      	str	r2, [r3, #4]
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	60da      	str	r2, [r3, #12]
 8002a16:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a17      	ldr	r2, [pc, #92]	; (8002a7c <HAL_SPI_MspInit+0x7c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d127      	bne.n	8002a72 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a22:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a26:	4a16      	ldr	r2, [pc, #88]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2e:	4b14      	ldr	r3, [pc, #80]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a36:	613b      	str	r3, [r7, #16]
 8002a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3a:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	4a10      	ldr	r2, [pc, #64]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	; 0x30
 8002a46:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <HAL_SPI_MspInit+0x80>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a52:	23e0      	movs	r3, #224	; 0xe0
 8002a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a56:	2302      	movs	r3, #2
 8002a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a62:	2305      	movs	r3, #5
 8002a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a66:	f107 0314 	add.w	r3, r7, #20
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4805      	ldr	r0, [pc, #20]	; (8002a84 <HAL_SPI_MspInit+0x84>)
 8002a6e:	f000 fe0b 	bl	8003688 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a72:	bf00      	nop
 8002a74:	3728      	adds	r7, #40	; 0x28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40013000 	.word	0x40013000
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000

08002a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_MspInit+0x44>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	4a0e      	ldr	r2, [pc, #56]	; (8002acc <HAL_MspInit+0x44>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a98:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <HAL_MspInit+0x44>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa6:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_MspInit+0x44>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a08      	ldr	r2, [pc, #32]	; (8002acc <HAL_MspInit+0x44>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_MspInit+0x44>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40023800 	.word	0x40023800

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <NMI_Handler+0x4>

08002ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ada:	e7fe      	b.n	8002ada <HardFault_Handler+0x4>

08002adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <MemManage_Handler+0x4>

08002ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <BusFault_Handler+0x4>

08002ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <UsageFault_Handler+0x4>

08002aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b1c:	f000 fbcc 	bl	80032b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b28:	4802      	ldr	r0, [pc, #8]	; (8002b34 <TIM2_IRQHandler+0x10>)
 8002b2a:	f003 fc7b 	bl	8006424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000814 	.word	0x20000814

08002b38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b3c:	4802      	ldr	r0, [pc, #8]	; (8002b48 <USART3_IRQHandler+0x10>)
 8002b3e:	f004 fd31 	bl	80075a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000860 	.word	0x20000860

08002b4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
	return 1;
 8002b50:	2301      	movs	r3, #1
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <_kill>:

int _kill(int pid, int sig)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b66:	f006 f9bb 	bl	8008ee0 <__errno>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2216      	movs	r2, #22
 8002b6e:	601a      	str	r2, [r3, #0]
	return -1;
 8002b70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <_exit>:

void _exit (int status)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b84:	f04f 31ff 	mov.w	r1, #4294967295
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ffe7 	bl	8002b5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b8e:	e7fe      	b.n	8002b8e <_exit+0x12>

08002b90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e00a      	b.n	8002bb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ba2:	f3af 8000 	nop.w
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	60ba      	str	r2, [r7, #8]
 8002bae:	b2ca      	uxtb	r2, r1
 8002bb0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	617b      	str	r3, [r7, #20]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	dbf0      	blt.n	8002ba2 <_read+0x12>
	}

return len;
 8002bc0:	687b      	ldr	r3, [r7, #4]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b086      	sub	sp, #24
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
 8002bda:	e009      	b.n	8002bf0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	60ba      	str	r2, [r7, #8]
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	3301      	adds	r3, #1
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	dbf1      	blt.n	8002bdc <_write+0x12>
	}
	return len;
 8002bf8:	687b      	ldr	r3, [r7, #4]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_close>:

int _close(int file)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
	return -1;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c2a:	605a      	str	r2, [r3, #4]
	return 0;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <_isatty>:

int _isatty(int file)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
	return 1;
 8002c42:	2301      	movs	r3, #1
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
	return 0;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c74:	4a14      	ldr	r2, [pc, #80]	; (8002cc8 <_sbrk+0x5c>)
 8002c76:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <_sbrk+0x60>)
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c80:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <_sbrk+0x64>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d102      	bne.n	8002c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c88:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <_sbrk+0x64>)
 8002c8a:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <_sbrk+0x68>)
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c8e:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <_sbrk+0x64>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4413      	add	r3, r2
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d207      	bcs.n	8002cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c9c:	f006 f920 	bl	8008ee0 <__errno>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8002caa:	e009      	b.n	8002cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <_sbrk+0x64>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cb2:	4b07      	ldr	r3, [pc, #28]	; (8002cd0 <_sbrk+0x64>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4413      	add	r3, r2
 8002cba:	4a05      	ldr	r2, [pc, #20]	; (8002cd0 <_sbrk+0x64>)
 8002cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20050000 	.word	0x20050000
 8002ccc:	00000400 	.word	0x00000400
 8002cd0:	2000062c 	.word	0x2000062c
 8002cd4:	20000d00 	.word	0x20000d00

08002cd8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <SystemInit+0x20>)
 8002cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce2:	4a05      	ldr	r2, [pc, #20]	; (8002cf8 <SystemInit+0x20>)
 8002ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cec:	bf00      	nop
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b088      	sub	sp, #32
 8002d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d02:	f107 0310 	add.w	r3, r7, #16
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	605a      	str	r2, [r3, #4]
 8002d0c:	609a      	str	r2, [r3, #8]
 8002d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d10:	1d3b      	adds	r3, r7, #4
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d1a:	4b1e      	ldr	r3, [pc, #120]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 719;
 8002d22:	4b1c      	ldr	r3, [pc, #112]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d24:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002d28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8002d30:	4b18      	ldr	r3, [pc, #96]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d32:	4a19      	ldr	r2, [pc, #100]	; (8002d98 <MX_TIM2_Init+0x9c>)
 8002d34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d36:	4b17      	ldr	r3, [pc, #92]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d3c:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d3e:	2280      	movs	r2, #128	; 0x80
 8002d40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d42:	4814      	ldr	r0, [pc, #80]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d44:	f003 f942 	bl	8005fcc <HAL_TIM_Base_Init>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002d4e:	f7ff fe13 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d58:	f107 0310 	add.w	r3, r7, #16
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	480d      	ldr	r0, [pc, #52]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d60:	f003 fd94 	bl	800688c <HAL_TIM_ConfigClockSource>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002d6a:	f7ff fe05 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d76:	1d3b      	adds	r3, r7, #4
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4806      	ldr	r0, [pc, #24]	; (8002d94 <MX_TIM2_Init+0x98>)
 8002d7c:	f004 fa36 	bl	80071ec <HAL_TIMEx_MasterConfigSynchronization>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002d86:	f7ff fdf7 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d8a:	bf00      	nop
 8002d8c:	3720      	adds	r7, #32
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000814 	.word	0x20000814
 8002d98:	0001869f 	.word	0x0001869f

08002d9c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b08e      	sub	sp, #56	; 0x38
 8002da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002da2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	609a      	str	r2, [r3, #8]
 8002dae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002db0:	f107 031c 	add.w	r3, r7, #28
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dbc:	463b      	mov	r3, r7
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	609a      	str	r2, [r3, #8]
 8002dc6:	60da      	str	r2, [r3, #12]
 8002dc8:	611a      	str	r2, [r3, #16]
 8002dca:	615a      	str	r2, [r3, #20]
 8002dcc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002dce:	4b2d      	ldr	r3, [pc, #180]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002dd0:	4a2d      	ldr	r2, [pc, #180]	; (8002e88 <MX_TIM3_Init+0xec>)
 8002dd2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002dd4:	4b2b      	ldr	r3, [pc, #172]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002dd6:	2247      	movs	r2, #71	; 0x47
 8002dd8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dda:	4b2a      	ldr	r3, [pc, #168]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002de0:	4b28      	ldr	r3, [pc, #160]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002de2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002de6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de8:	4b26      	ldr	r3, [pc, #152]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dee:	4b25      	ldr	r3, [pc, #148]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002df4:	4823      	ldr	r0, [pc, #140]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002df6:	f003 f8e9 	bl	8005fcc <HAL_TIM_Base_Init>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002e00:	f7ff fdba 	bl	8002978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e0e:	4619      	mov	r1, r3
 8002e10:	481c      	ldr	r0, [pc, #112]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002e12:	f003 fd3b 	bl	800688c <HAL_TIM_ConfigClockSource>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002e1c:	f7ff fdac 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e20:	4818      	ldr	r0, [pc, #96]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002e22:	f003 f9a3 	bl	800616c <HAL_TIM_PWM_Init>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002e2c:	f7ff fda4 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e30:	2300      	movs	r3, #0
 8002e32:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e38:	f107 031c 	add.w	r3, r7, #28
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4811      	ldr	r0, [pc, #68]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002e40:	f004 f9d4 	bl	80071ec <HAL_TIMEx_MasterConfigSynchronization>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002e4a:	f7ff fd95 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e4e:	2360      	movs	r3, #96	; 0x60
 8002e50:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e5e:	463b      	mov	r3, r7
 8002e60:	2208      	movs	r2, #8
 8002e62:	4619      	mov	r1, r3
 8002e64:	4807      	ldr	r0, [pc, #28]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002e66:	f003 fbfd 	bl	8006664 <HAL_TIM_PWM_ConfigChannel>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002e70:	f7ff fd82 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e74:	4803      	ldr	r0, [pc, #12]	; (8002e84 <MX_TIM3_Init+0xe8>)
 8002e76:	f000 f841 	bl	8002efc <HAL_TIM_MspPostInit>

}
 8002e7a:	bf00      	nop
 8002e7c:	3738      	adds	r7, #56	; 0x38
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200007c8 	.word	0x200007c8
 8002e88:	40000400 	.word	0x40000400

08002e8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e9c:	d114      	bne.n	8002ec8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e9e:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	4a14      	ldr	r2, [pc, #80]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2100      	movs	r1, #0
 8002eba:	201c      	movs	r0, #28
 8002ebc:	f000 fb1b 	bl	80034f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ec0:	201c      	movs	r0, #28
 8002ec2:	f000 fb34 	bl	800352e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002ec6:	e010      	b.n	8002eea <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a0a      	ldr	r2, [pc, #40]	; (8002ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d10b      	bne.n	8002eea <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ed2:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	4a07      	ldr	r2, [pc, #28]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002ed8:	f043 0302 	orr.w	r3, r3, #2
 8002edc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ede:	4b05      	ldr	r3, [pc, #20]	; (8002ef4 <HAL_TIM_Base_MspInit+0x68>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
}
 8002eea:	bf00      	nop
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	40000400 	.word	0x40000400

08002efc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b088      	sub	sp, #32
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f04:	f107 030c 	add.w	r3, r7, #12
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a11      	ldr	r2, [pc, #68]	; (8002f60 <HAL_TIM_MspPostInit+0x64>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d11c      	bne.n	8002f58 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f1e:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <HAL_TIM_MspPostInit+0x68>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	4a10      	ldr	r2, [pc, #64]	; (8002f64 <HAL_TIM_MspPostInit+0x68>)
 8002f24:	f043 0304 	orr.w	r3, r3, #4
 8002f28:	6313      	str	r3, [r2, #48]	; 0x30
 8002f2a:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <HAL_TIM_MspPostInit+0x68>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f4c:	f107 030c 	add.w	r3, r7, #12
 8002f50:	4619      	mov	r1, r3
 8002f52:	4805      	ldr	r0, [pc, #20]	; (8002f68 <HAL_TIM_MspPostInit+0x6c>)
 8002f54:	f000 fb98 	bl	8003688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f58:	bf00      	nop
 8002f5a:	3720      	adds	r7, #32
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40000400 	.word	0x40000400
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40020800 	.word	0x40020800

08002f6c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <MX_USART3_UART_Init+0x5c>)
 8002f74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002f76:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f7e:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f84:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f8a:	4b0e      	ldr	r3, [pc, #56]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f92:	220c      	movs	r2, #12
 8002f94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f96:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f9c:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fa2:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fae:	4805      	ldr	r0, [pc, #20]	; (8002fc4 <MX_USART3_UART_Init+0x58>)
 8002fb0:	f004 f9c8 	bl	8007344 <HAL_UART_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002fba:	f7ff fcdd 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fbe:	bf00      	nop
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000860 	.word	0x20000860
 8002fc8:	40004800 	.word	0x40004800

08002fcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b0aa      	sub	sp, #168	; 0xa8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fe4:	f107 0310 	add.w	r3, r7, #16
 8002fe8:	2284      	movs	r2, #132	; 0x84
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f005 ffa1 	bl	8008f34 <memset>
  if(uartHandle->Instance==USART3)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a26      	ldr	r2, [pc, #152]	; (8003090 <HAL_UART_MspInit+0xc4>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d144      	bne.n	8003086 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002ffc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003000:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003002:	2300      	movs	r3, #0
 8003004:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003006:	f107 0310 	add.w	r3, r7, #16
 800300a:	4618      	mov	r0, r3
 800300c:	f001 ffa8 	bl	8004f60 <HAL_RCCEx_PeriphCLKConfig>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003016:	f7ff fcaf 	bl	8002978 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800301a:	4b1e      	ldr	r3, [pc, #120]	; (8003094 <HAL_UART_MspInit+0xc8>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	4a1d      	ldr	r2, [pc, #116]	; (8003094 <HAL_UART_MspInit+0xc8>)
 8003020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003024:	6413      	str	r3, [r2, #64]	; 0x40
 8003026:	4b1b      	ldr	r3, [pc, #108]	; (8003094 <HAL_UART_MspInit+0xc8>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003032:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_UART_MspInit+0xc8>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	4a17      	ldr	r2, [pc, #92]	; (8003094 <HAL_UART_MspInit+0xc8>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6313      	str	r3, [r2, #48]	; 0x30
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <HAL_UART_MspInit+0xc8>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	60bb      	str	r3, [r7, #8]
 8003048:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800304a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800304e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003052:	2302      	movs	r3, #2
 8003054:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305e:	2303      	movs	r3, #3
 8003060:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003064:	2307      	movs	r3, #7
 8003066:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800306a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800306e:	4619      	mov	r1, r3
 8003070:	4809      	ldr	r0, [pc, #36]	; (8003098 <HAL_UART_MspInit+0xcc>)
 8003072:	f000 fb09 	bl	8003688 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003076:	2200      	movs	r2, #0
 8003078:	2100      	movs	r1, #0
 800307a:	2027      	movs	r0, #39	; 0x27
 800307c:	f000 fa3b 	bl	80034f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003080:	2027      	movs	r0, #39	; 0x27
 8003082:	f000 fa54 	bl	800352e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003086:	bf00      	nop
 8003088:	37a8      	adds	r7, #168	; 0xa8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40004800 	.word	0x40004800
 8003094:	40023800 	.word	0x40023800
 8003098:	40020c00 	.word	0x40020c00

0800309c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80030a0:	4b14      	ldr	r3, [pc, #80]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80030a6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80030a8:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030aa:	2206      	movs	r2, #6
 80030ac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80030ae:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030b0:	2202      	movs	r2, #2
 80030b2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80030b4:	4b0f      	ldr	r3, [pc, #60]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80030ba:	4b0e      	ldr	r3, [pc, #56]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030bc:	2202      	movs	r2, #2
 80030be:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80030c0:	4b0c      	ldr	r3, [pc, #48]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80030c6:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80030cc:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80030d2:	4b08      	ldr	r3, [pc, #32]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030da:	2200      	movs	r2, #0
 80030dc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80030de:	4805      	ldr	r0, [pc, #20]	; (80030f4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80030e0:	f001 f93f 	bl	8004362 <HAL_PCD_Init>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80030ea:	f7ff fc45 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200008e4 	.word	0x200008e4

080030f8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b0ac      	sub	sp, #176	; 0xb0
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003100:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	605a      	str	r2, [r3, #4]
 800310a:	609a      	str	r2, [r3, #8]
 800310c:	60da      	str	r2, [r3, #12]
 800310e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003110:	f107 0318 	add.w	r3, r7, #24
 8003114:	2284      	movs	r2, #132	; 0x84
 8003116:	2100      	movs	r1, #0
 8003118:	4618      	mov	r0, r3
 800311a:	f005 ff0b 	bl	8008f34 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003126:	d159      	bne.n	80031dc <HAL_PCD_MspInit+0xe4>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003128:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800312c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800312e:	2300      	movs	r3, #0
 8003130:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003134:	f107 0318 	add.w	r3, r7, #24
 8003138:	4618      	mov	r0, r3
 800313a:	f001 ff11 	bl	8004f60 <HAL_RCCEx_PeriphCLKConfig>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8003144:	f7ff fc18 	bl	8002978 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003148:	4b26      	ldr	r3, [pc, #152]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	4a25      	ldr	r2, [pc, #148]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6313      	str	r3, [r2, #48]	; 0x30
 8003154:	4b23      	ldr	r3, [pc, #140]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8003160:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8003164:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003168:	2302      	movs	r3, #2
 800316a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316e:	2300      	movs	r3, #0
 8003170:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003174:	2303      	movs	r3, #3
 8003176:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800317a:	230a      	movs	r3, #10
 800317c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003180:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003184:	4619      	mov	r1, r3
 8003186:	4818      	ldr	r0, [pc, #96]	; (80031e8 <HAL_PCD_MspInit+0xf0>)
 8003188:	f000 fa7e 	bl	8003688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800318c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003190:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003194:	2300      	movs	r3, #0
 8003196:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319a:	2300      	movs	r3, #0
 800319c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80031a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80031a4:	4619      	mov	r1, r3
 80031a6:	4810      	ldr	r0, [pc, #64]	; (80031e8 <HAL_PCD_MspInit+0xf0>)
 80031a8:	f000 fa6e 	bl	8003688 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80031ac:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031b0:	4a0c      	ldr	r2, [pc, #48]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031b6:	6353      	str	r3, [r2, #52]	; 0x34
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c8:	4a06      	ldr	r2, [pc, #24]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031ce:	6453      	str	r3, [r2, #68]	; 0x44
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <HAL_PCD_MspInit+0xec>)
 80031d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80031dc:	bf00      	nop
 80031de:	37b0      	adds	r7, #176	; 0xb0
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40023800 	.word	0x40023800
 80031e8:	40020000 	.word	0x40020000

080031ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003224 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031f0:	480d      	ldr	r0, [pc, #52]	; (8003228 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031f2:	490e      	ldr	r1, [pc, #56]	; (800322c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031f4:	4a0e      	ldr	r2, [pc, #56]	; (8003230 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031f8:	e002      	b.n	8003200 <LoopCopyDataInit>

080031fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031fe:	3304      	adds	r3, #4

08003200 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003200:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003202:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003204:	d3f9      	bcc.n	80031fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003206:	4a0b      	ldr	r2, [pc, #44]	; (8003234 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003208:	4c0b      	ldr	r4, [pc, #44]	; (8003238 <LoopFillZerobss+0x26>)
  movs r3, #0
 800320a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800320c:	e001      	b.n	8003212 <LoopFillZerobss>

0800320e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800320e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003210:	3204      	adds	r2, #4

08003212 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003212:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003214:	d3fb      	bcc.n	800320e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003216:	f7ff fd5f 	bl	8002cd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800321a:	f005 fe67 	bl	8008eec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800321e:	f7ff f92f 	bl	8002480 <main>
  bx  lr    
 8003222:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003224:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800322c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003230:	0800c35c 	.word	0x0800c35c
  ldr r2, =_sbss
 8003234:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003238:	20000cfc 	.word	0x20000cfc

0800323c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800323c:	e7fe      	b.n	800323c <ADC_IRQHandler>

0800323e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003242:	2003      	movs	r0, #3
 8003244:	f000 f94c 	bl	80034e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003248:	2000      	movs	r0, #0
 800324a:	f000 f805 	bl	8003258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800324e:	f7ff fc1b 	bl	8002a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003260:	4b12      	ldr	r3, [pc, #72]	; (80032ac <HAL_InitTick+0x54>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <HAL_InitTick+0x58>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	4619      	mov	r1, r3
 800326a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800326e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003272:	fbb2 f3f3 	udiv	r3, r2, r3
 8003276:	4618      	mov	r0, r3
 8003278:	f000 f967 	bl	800354a <HAL_SYSTICK_Config>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e00e      	b.n	80032a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b0f      	cmp	r3, #15
 800328a:	d80a      	bhi.n	80032a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800328c:	2200      	movs	r2, #0
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	f04f 30ff 	mov.w	r0, #4294967295
 8003294:	f000 f92f 	bl	80034f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003298:	4a06      	ldr	r2, [pc, #24]	; (80032b4 <HAL_InitTick+0x5c>)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	e000      	b.n	80032a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20000028 	.word	0x20000028
 80032b0:	20000030 	.word	0x20000030
 80032b4:	2000002c 	.word	0x2000002c

080032b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032bc:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <HAL_IncTick+0x20>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	4b06      	ldr	r3, [pc, #24]	; (80032dc <HAL_IncTick+0x24>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4413      	add	r3, r2
 80032c8:	4a04      	ldr	r2, [pc, #16]	; (80032dc <HAL_IncTick+0x24>)
 80032ca:	6013      	str	r3, [r2, #0]
}
 80032cc:	bf00      	nop
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	20000030 	.word	0x20000030
 80032dc:	20000ce8 	.word	0x20000ce8

080032e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return uwTick;
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <HAL_GetTick+0x14>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20000ce8 	.word	0x20000ce8

080032f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003300:	f7ff ffee 	bl	80032e0 <HAL_GetTick>
 8003304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d005      	beq.n	800331e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003312:	4b0a      	ldr	r3, [pc, #40]	; (800333c <HAL_Delay+0x44>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4413      	add	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800331e:	bf00      	nop
 8003320:	f7ff ffde 	bl	80032e0 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	429a      	cmp	r2, r3
 800332e:	d8f7      	bhi.n	8003320 <HAL_Delay+0x28>
  {
  }
}
 8003330:	bf00      	nop
 8003332:	bf00      	nop
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	20000030 	.word	0x20000030

08003340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <__NVIC_SetPriorityGrouping+0x40>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800335c:	4013      	ands	r3, r2
 800335e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <__NVIC_SetPriorityGrouping+0x44>)
 800336a:	4313      	orrs	r3, r2
 800336c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800336e:	4a04      	ldr	r2, [pc, #16]	; (8003380 <__NVIC_SetPriorityGrouping+0x40>)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	60d3      	str	r3, [r2, #12]
}
 8003374:	bf00      	nop
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	e000ed00 	.word	0xe000ed00
 8003384:	05fa0000 	.word	0x05fa0000

08003388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800338c:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <__NVIC_GetPriorityGrouping+0x18>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	0a1b      	lsrs	r3, r3, #8
 8003392:	f003 0307 	and.w	r3, r3, #7
}
 8003396:	4618      	mov	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	db0b      	blt.n	80033ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	f003 021f 	and.w	r2, r3, #31
 80033bc:	4907      	ldr	r1, [pc, #28]	; (80033dc <__NVIC_EnableIRQ+0x38>)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	095b      	lsrs	r3, r3, #5
 80033c4:	2001      	movs	r0, #1
 80033c6:	fa00 f202 	lsl.w	r2, r0, r2
 80033ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	e000e100 	.word	0xe000e100

080033e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	4603      	mov	r3, r0
 80033e8:	6039      	str	r1, [r7, #0]
 80033ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	db0a      	blt.n	800340a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	490c      	ldr	r1, [pc, #48]	; (800342c <__NVIC_SetPriority+0x4c>)
 80033fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fe:	0112      	lsls	r2, r2, #4
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	440b      	add	r3, r1
 8003404:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003408:	e00a      	b.n	8003420 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	b2da      	uxtb	r2, r3
 800340e:	4908      	ldr	r1, [pc, #32]	; (8003430 <__NVIC_SetPriority+0x50>)
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	f003 030f 	and.w	r3, r3, #15
 8003416:	3b04      	subs	r3, #4
 8003418:	0112      	lsls	r2, r2, #4
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	440b      	add	r3, r1
 800341e:	761a      	strb	r2, [r3, #24]
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000e100 	.word	0xe000e100
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003434:	b480      	push	{r7}
 8003436:	b089      	sub	sp, #36	; 0x24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f1c3 0307 	rsb	r3, r3, #7
 800344e:	2b04      	cmp	r3, #4
 8003450:	bf28      	it	cs
 8003452:	2304      	movcs	r3, #4
 8003454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	3304      	adds	r3, #4
 800345a:	2b06      	cmp	r3, #6
 800345c:	d902      	bls.n	8003464 <NVIC_EncodePriority+0x30>
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	3b03      	subs	r3, #3
 8003462:	e000      	b.n	8003466 <NVIC_EncodePriority+0x32>
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003468:	f04f 32ff 	mov.w	r2, #4294967295
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43da      	mvns	r2, r3
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	401a      	ands	r2, r3
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800347c:	f04f 31ff 	mov.w	r1, #4294967295
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	fa01 f303 	lsl.w	r3, r1, r3
 8003486:	43d9      	mvns	r1, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800348c:	4313      	orrs	r3, r2
         );
}
 800348e:	4618      	mov	r0, r3
 8003490:	3724      	adds	r7, #36	; 0x24
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
	...

0800349c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034ac:	d301      	bcc.n	80034b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ae:	2301      	movs	r3, #1
 80034b0:	e00f      	b.n	80034d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034b2:	4a0a      	ldr	r2, [pc, #40]	; (80034dc <SysTick_Config+0x40>)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ba:	210f      	movs	r1, #15
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	f7ff ff8e 	bl	80033e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034c4:	4b05      	ldr	r3, [pc, #20]	; (80034dc <SysTick_Config+0x40>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ca:	4b04      	ldr	r3, [pc, #16]	; (80034dc <SysTick_Config+0x40>)
 80034cc:	2207      	movs	r2, #7
 80034ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	e000e010 	.word	0xe000e010

080034e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f7ff ff29 	bl	8003340 <__NVIC_SetPriorityGrouping>
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b086      	sub	sp, #24
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	4603      	mov	r3, r0
 80034fe:	60b9      	str	r1, [r7, #8]
 8003500:	607a      	str	r2, [r7, #4]
 8003502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003508:	f7ff ff3e 	bl	8003388 <__NVIC_GetPriorityGrouping>
 800350c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	6978      	ldr	r0, [r7, #20]
 8003514:	f7ff ff8e 	bl	8003434 <NVIC_EncodePriority>
 8003518:	4602      	mov	r2, r0
 800351a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800351e:	4611      	mov	r1, r2
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff5d 	bl	80033e0 <__NVIC_SetPriority>
}
 8003526:	bf00      	nop
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b082      	sub	sp, #8
 8003532:	af00      	add	r7, sp, #0
 8003534:	4603      	mov	r3, r0
 8003536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff31 	bl	80033a4 <__NVIC_EnableIRQ>
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff ffa2 	bl	800349c <SysTick_Config>
 8003558:	4603      	mov	r3, r0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003570:	f7ff feb6 	bl	80032e0 <HAL_GetTick>
 8003574:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d008      	beq.n	8003594 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2280      	movs	r2, #128	; 0x80
 8003586:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e052      	b.n	800363a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0216 	bic.w	r2, r2, #22
 80035a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	695a      	ldr	r2, [r3, #20]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d103      	bne.n	80035c4 <HAL_DMA_Abort+0x62>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d007      	beq.n	80035d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 0208 	bic.w	r2, r2, #8
 80035d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e4:	e013      	b.n	800360e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035e6:	f7ff fe7b 	bl	80032e0 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b05      	cmp	r3, #5
 80035f2:	d90c      	bls.n	800360e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2203      	movs	r2, #3
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e015      	b.n	800363a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e4      	bne.n	80035e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003620:	223f      	movs	r2, #63	; 0x3f
 8003622:	409a      	lsls	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d004      	beq.n	8003660 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2280      	movs	r2, #128	; 0x80
 800365a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e00c      	b.n	800367a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2205      	movs	r2, #5
 8003664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0201 	bic.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
	...

08003688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003688:	b480      	push	{r7}
 800368a:	b089      	sub	sp, #36	; 0x24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800369e:	2300      	movs	r3, #0
 80036a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80036a2:	2300      	movs	r3, #0
 80036a4:	61fb      	str	r3, [r7, #28]
 80036a6:	e175      	b.n	8003994 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80036a8:	2201      	movs	r2, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	f040 8164 	bne.w	800398e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d005      	beq.n	80036de <HAL_GPIO_Init+0x56>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d130      	bne.n	8003740 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	2203      	movs	r2, #3
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003714:	2201      	movs	r2, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 0201 	and.w	r2, r3, #1
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	2b03      	cmp	r3, #3
 800374a:	d017      	beq.n	800377c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4013      	ands	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d123      	bne.n	80037d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	08da      	lsrs	r2, r3, #3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3208      	adds	r2, #8
 8003790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	220f      	movs	r2, #15
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	08da      	lsrs	r2, r3, #3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3208      	adds	r2, #8
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	2203      	movs	r2, #3
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0203 	and.w	r2, r3, #3
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 80be 	beq.w	800398e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003812:	4b66      	ldr	r3, [pc, #408]	; (80039ac <HAL_GPIO_Init+0x324>)
 8003814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003816:	4a65      	ldr	r2, [pc, #404]	; (80039ac <HAL_GPIO_Init+0x324>)
 8003818:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800381c:	6453      	str	r3, [r2, #68]	; 0x44
 800381e:	4b63      	ldr	r3, [pc, #396]	; (80039ac <HAL_GPIO_Init+0x324>)
 8003820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800382a:	4a61      	ldr	r2, [pc, #388]	; (80039b0 <HAL_GPIO_Init+0x328>)
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	089b      	lsrs	r3, r3, #2
 8003830:	3302      	adds	r3, #2
 8003832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003836:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	220f      	movs	r2, #15
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4013      	ands	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a58      	ldr	r2, [pc, #352]	; (80039b4 <HAL_GPIO_Init+0x32c>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d037      	beq.n	80038c6 <HAL_GPIO_Init+0x23e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a57      	ldr	r2, [pc, #348]	; (80039b8 <HAL_GPIO_Init+0x330>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d031      	beq.n	80038c2 <HAL_GPIO_Init+0x23a>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a56      	ldr	r2, [pc, #344]	; (80039bc <HAL_GPIO_Init+0x334>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d02b      	beq.n	80038be <HAL_GPIO_Init+0x236>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a55      	ldr	r2, [pc, #340]	; (80039c0 <HAL_GPIO_Init+0x338>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d025      	beq.n	80038ba <HAL_GPIO_Init+0x232>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a54      	ldr	r2, [pc, #336]	; (80039c4 <HAL_GPIO_Init+0x33c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d01f      	beq.n	80038b6 <HAL_GPIO_Init+0x22e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a53      	ldr	r2, [pc, #332]	; (80039c8 <HAL_GPIO_Init+0x340>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d019      	beq.n	80038b2 <HAL_GPIO_Init+0x22a>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a52      	ldr	r2, [pc, #328]	; (80039cc <HAL_GPIO_Init+0x344>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d013      	beq.n	80038ae <HAL_GPIO_Init+0x226>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a51      	ldr	r2, [pc, #324]	; (80039d0 <HAL_GPIO_Init+0x348>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d00d      	beq.n	80038aa <HAL_GPIO_Init+0x222>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a50      	ldr	r2, [pc, #320]	; (80039d4 <HAL_GPIO_Init+0x34c>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d007      	beq.n	80038a6 <HAL_GPIO_Init+0x21e>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a4f      	ldr	r2, [pc, #316]	; (80039d8 <HAL_GPIO_Init+0x350>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d101      	bne.n	80038a2 <HAL_GPIO_Init+0x21a>
 800389e:	2309      	movs	r3, #9
 80038a0:	e012      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038a2:	230a      	movs	r3, #10
 80038a4:	e010      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038a6:	2308      	movs	r3, #8
 80038a8:	e00e      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038aa:	2307      	movs	r3, #7
 80038ac:	e00c      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038ae:	2306      	movs	r3, #6
 80038b0:	e00a      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038b2:	2305      	movs	r3, #5
 80038b4:	e008      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038b6:	2304      	movs	r3, #4
 80038b8:	e006      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038ba:	2303      	movs	r3, #3
 80038bc:	e004      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038be:	2302      	movs	r3, #2
 80038c0:	e002      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <HAL_GPIO_Init+0x240>
 80038c6:	2300      	movs	r3, #0
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	f002 0203 	and.w	r2, r2, #3
 80038ce:	0092      	lsls	r2, r2, #2
 80038d0:	4093      	lsls	r3, r2
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80038d8:	4935      	ldr	r1, [pc, #212]	; (80039b0 <HAL_GPIO_Init+0x328>)
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	089b      	lsrs	r3, r3, #2
 80038de:	3302      	adds	r3, #2
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038e6:	4b3d      	ldr	r3, [pc, #244]	; (80039dc <HAL_GPIO_Init+0x354>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4013      	ands	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800390a:	4a34      	ldr	r2, [pc, #208]	; (80039dc <HAL_GPIO_Init+0x354>)
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003910:	4b32      	ldr	r3, [pc, #200]	; (80039dc <HAL_GPIO_Init+0x354>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003934:	4a29      	ldr	r2, [pc, #164]	; (80039dc <HAL_GPIO_Init+0x354>)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800393a:	4b28      	ldr	r3, [pc, #160]	; (80039dc <HAL_GPIO_Init+0x354>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	43db      	mvns	r3, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4013      	ands	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800395e:	4a1f      	ldr	r2, [pc, #124]	; (80039dc <HAL_GPIO_Init+0x354>)
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003964:	4b1d      	ldr	r3, [pc, #116]	; (80039dc <HAL_GPIO_Init+0x354>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	43db      	mvns	r3, r3
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003988:	4a14      	ldr	r2, [pc, #80]	; (80039dc <HAL_GPIO_Init+0x354>)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	3301      	adds	r3, #1
 8003992:	61fb      	str	r3, [r7, #28]
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	2b0f      	cmp	r3, #15
 8003998:	f67f ae86 	bls.w	80036a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	3724      	adds	r7, #36	; 0x24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	40023800 	.word	0x40023800
 80039b0:	40013800 	.word	0x40013800
 80039b4:	40020000 	.word	0x40020000
 80039b8:	40020400 	.word	0x40020400
 80039bc:	40020800 	.word	0x40020800
 80039c0:	40020c00 	.word	0x40020c00
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40021400 	.word	0x40021400
 80039cc:	40021800 	.word	0x40021800
 80039d0:	40021c00 	.word	0x40021c00
 80039d4:	40022000 	.word	0x40022000
 80039d8:	40022400 	.word	0x40022400
 80039dc:	40013c00 	.word	0x40013c00

080039e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	807b      	strh	r3, [r7, #2]
 80039ec:	4613      	mov	r3, r2
 80039ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f0:	787b      	ldrb	r3, [r7, #1]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80039fc:	e003      	b.n	8003a06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80039fe:	887b      	ldrh	r3, [r7, #2]
 8003a00:	041a      	lsls	r2, r3, #16
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	619a      	str	r2, [r3, #24]
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b085      	sub	sp, #20
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a24:	887a      	ldrh	r2, [r7, #2]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	041a      	lsls	r2, r3, #16
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	43d9      	mvns	r1, r3
 8003a30:	887b      	ldrh	r3, [r7, #2]
 8003a32:	400b      	ands	r3, r1
 8003a34:	431a      	orrs	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	619a      	str	r2, [r3, #24]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e07f      	b.n	8003b5a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe fca6 	bl	80023c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2224      	movs	r2, #36	; 0x24
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0201 	bic.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003aa8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d107      	bne.n	8003ac2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	e006      	b.n	8003ad0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003ace:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d104      	bne.n	8003ae2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ae0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6859      	ldr	r1, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	4b1d      	ldr	r3, [pc, #116]	; (8003b64 <HAL_I2C_Init+0x11c>)
 8003aee:	430b      	orrs	r3, r1
 8003af0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691a      	ldr	r2, [r3, #16]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	69d9      	ldr	r1, [r3, #28]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1a      	ldr	r2, [r3, #32]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0201 	orr.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	02008000 	.word	0x02008000

08003b68 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b088      	sub	sp, #32
 8003b6c:	af02      	add	r7, sp, #8
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	4608      	mov	r0, r1
 8003b72:	4611      	mov	r1, r2
 8003b74:	461a      	mov	r2, r3
 8003b76:	4603      	mov	r3, r0
 8003b78:	817b      	strh	r3, [r7, #10]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	813b      	strh	r3, [r7, #8]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b20      	cmp	r3, #32
 8003b8c:	f040 80f9 	bne.w	8003d82 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_I2C_Mem_Write+0x34>
 8003b96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d105      	bne.n	8003ba8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ba2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0ed      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_I2C_Mem_Write+0x4e>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e0e6      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003bbe:	f7ff fb8f 	bl	80032e0 <HAL_GetTick>
 8003bc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	2319      	movs	r3, #25
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f000 f955 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e0d1      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2221      	movs	r2, #33	; 0x21
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2240      	movs	r2, #64	; 0x40
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a3a      	ldr	r2, [r7, #32]
 8003bfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c08:	88f8      	ldrh	r0, [r7, #6]
 8003c0a:	893a      	ldrh	r2, [r7, #8]
 8003c0c:	8979      	ldrh	r1, [r7, #10]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	9301      	str	r3, [sp, #4]
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	4603      	mov	r3, r0
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f8b9 	bl	8003d90 <I2C_RequestMemoryWrite>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0a9      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2bff      	cmp	r3, #255	; 0xff
 8003c38:	d90e      	bls.n	8003c58 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	22ff      	movs	r2, #255	; 0xff
 8003c3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	8979      	ldrh	r1, [r7, #10]
 8003c48:	2300      	movs	r3, #0
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 fabd 	bl	80041d0 <I2C_TransferConfig>
 8003c56:	e00f      	b.n	8003c78 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	8979      	ldrh	r1, [r7, #10]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 faac 	bl	80041d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f93f 	bl	8003f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e07b      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c90:	781a      	ldrb	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d034      	beq.n	8003d30 <HAL_I2C_Mem_Write+0x1c8>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d130      	bne.n	8003d30 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2180      	movs	r1, #128	; 0x80
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f8d1 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e04d      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2bff      	cmp	r3, #255	; 0xff
 8003cf0:	d90e      	bls.n	8003d10 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	22ff      	movs	r2, #255	; 0xff
 8003cf6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	8979      	ldrh	r1, [r7, #10]
 8003d00:	2300      	movs	r3, #0
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 fa61 	bl	80041d0 <I2C_TransferConfig>
 8003d0e:	e00f      	b.n	8003d30 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	8979      	ldrh	r1, [r7, #10]
 8003d22:	2300      	movs	r3, #0
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f000 fa50 	bl	80041d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d19e      	bne.n	8003c78 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f91e 	bl	8003f80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e01a      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2220      	movs	r2, #32
 8003d54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6859      	ldr	r1, [r3, #4]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <HAL_I2C_Mem_Write+0x224>)
 8003d62:	400b      	ands	r3, r1
 8003d64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e000      	b.n	8003d84 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
  }
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	fe00e800 	.word	0xfe00e800

08003d90 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af02      	add	r7, sp, #8
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	4608      	mov	r0, r1
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4603      	mov	r3, r0
 8003da0:	817b      	strh	r3, [r7, #10]
 8003da2:	460b      	mov	r3, r1
 8003da4:	813b      	strh	r3, [r7, #8]
 8003da6:	4613      	mov	r3, r2
 8003da8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003daa:	88fb      	ldrh	r3, [r7, #6]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	8979      	ldrh	r1, [r7, #10]
 8003db0:	4b20      	ldr	r3, [pc, #128]	; (8003e34 <I2C_RequestMemoryWrite+0xa4>)
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fa09 	bl	80041d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dbe:	69fa      	ldr	r2, [r7, #28]
 8003dc0:	69b9      	ldr	r1, [r7, #24]
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f89c 	bl	8003f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e02c      	b.n	8003e2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dd2:	88fb      	ldrh	r3, [r7, #6]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d105      	bne.n	8003de4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd8:	893b      	ldrh	r3, [r7, #8]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	629a      	str	r2, [r3, #40]	; 0x28
 8003de2:	e015      	b.n	8003e10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003de4:	893b      	ldrh	r3, [r7, #8]
 8003de6:	0a1b      	lsrs	r3, r3, #8
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003df2:	69fa      	ldr	r2, [r7, #28]
 8003df4:	69b9      	ldr	r1, [r7, #24]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f882 	bl	8003f00 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e012      	b.n	8003e2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e06:	893b      	ldrh	r3, [r7, #8]
 8003e08:	b2da      	uxtb	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	2200      	movs	r2, #0
 8003e18:	2180      	movs	r1, #128	; 0x80
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 f830 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	80002000 	.word	0x80002000

08003e38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d103      	bne.n	8003e56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2200      	movs	r2, #0
 8003e54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d007      	beq.n	8003e74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	699a      	ldr	r2, [r3, #24]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0201 	orr.w	r2, r2, #1
 8003e72:	619a      	str	r2, [r3, #24]
  }
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e90:	e022      	b.n	8003ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d01e      	beq.n	8003ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9a:	f7ff fa21 	bl	80032e0 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d302      	bcc.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d113      	bne.n	8003ed8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e00f      	b.n	8003ef8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699a      	ldr	r2, [r3, #24]
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d0cd      	beq.n	8003e92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f0c:	e02c      	b.n	8003f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	68b9      	ldr	r1, [r7, #8]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 f870 	bl	8003ff8 <I2C_IsErrorOccurred>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e02a      	b.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f28:	d01e      	beq.n	8003f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f2a:	f7ff f9d9 	bl	80032e0 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d302      	bcc.n	8003f40 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d113      	bne.n	8003f68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e007      	b.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d1cb      	bne.n	8003f0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f8c:	e028      	b.n	8003fe0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	68b9      	ldr	r1, [r7, #8]
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f830 	bl	8003ff8 <I2C_IsErrorOccurred>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e026      	b.n	8003ff0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa2:	f7ff f99d 	bl	80032e0 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d302      	bcc.n	8003fb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d113      	bne.n	8003fe0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbc:	f043 0220 	orr.w	r2, r3, #32
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e007      	b.n	8003ff0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	f003 0320 	and.w	r3, r3, #32
 8003fea:	2b20      	cmp	r3, #32
 8003fec:	d1cf      	bne.n	8003f8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b08a      	sub	sp, #40	; 0x28
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004012:	2300      	movs	r3, #0
 8004014:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	f003 0310 	and.w	r3, r3, #16
 8004020:	2b00      	cmp	r3, #0
 8004022:	d075      	beq.n	8004110 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2210      	movs	r2, #16
 800402a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800402c:	e056      	b.n	80040dc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004034:	d052      	beq.n	80040dc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004036:	f7ff f953 	bl	80032e0 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	d302      	bcc.n	800404c <I2C_IsErrorOccurred+0x54>
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d147      	bne.n	80040dc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004056:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800405e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800406a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800406e:	d12e      	bne.n	80040ce <I2C_IsErrorOccurred+0xd6>
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004076:	d02a      	beq.n	80040ce <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004078:	7cfb      	ldrb	r3, [r7, #19]
 800407a:	2b20      	cmp	r3, #32
 800407c:	d027      	beq.n	80040ce <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800408c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800408e:	f7ff f927 	bl	80032e0 <HAL_GetTick>
 8004092:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004094:	e01b      	b.n	80040ce <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004096:	f7ff f923 	bl	80032e0 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	2b19      	cmp	r3, #25
 80040a2:	d914      	bls.n	80040ce <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a8:	f043 0220 	orr.w	r2, r3, #32
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b20      	cmp	r3, #32
 80040da:	d1dc      	bne.n	8004096 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	f003 0320 	and.w	r3, r3, #32
 80040e6:	2b20      	cmp	r3, #32
 80040e8:	d003      	beq.n	80040f2 <I2C_IsErrorOccurred+0xfa>
 80040ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d09d      	beq.n	800402e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80040f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d103      	bne.n	8004102 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2220      	movs	r2, #32
 8004100:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	f043 0304 	orr.w	r3, r3, #4
 8004108:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00b      	beq.n	800413a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004132:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00b      	beq.n	800415c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	f043 0308 	orr.w	r3, r3, #8
 800414a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004154:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004166:	6a3b      	ldr	r3, [r7, #32]
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004176:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800417e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004182:	2b00      	cmp	r3, #0
 8004184:	d01c      	beq.n	80041c0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004186:	68f8      	ldr	r0, [r7, #12]
 8004188:	f7ff fe56 	bl	8003e38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	6859      	ldr	r1, [r3, #4]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	4b0d      	ldr	r3, [pc, #52]	; (80041cc <I2C_IsErrorOccurred+0x1d4>)
 8004198:	400b      	ands	r3, r1
 800419a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	431a      	orrs	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80041c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3728      	adds	r7, #40	; 0x28
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	fe00e800 	.word	0xfe00e800

080041d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b087      	sub	sp, #28
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	607b      	str	r3, [r7, #4]
 80041da:	460b      	mov	r3, r1
 80041dc:	817b      	strh	r3, [r7, #10]
 80041de:	4613      	mov	r3, r2
 80041e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041e2:	897b      	ldrh	r3, [r7, #10]
 80041e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041e8:	7a7b      	ldrb	r3, [r7, #9]
 80041ea:	041b      	lsls	r3, r3, #16
 80041ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041f0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80041fe:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	0d5b      	lsrs	r3, r3, #21
 800420a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800420e:	4b08      	ldr	r3, [pc, #32]	; (8004230 <I2C_TransferConfig+0x60>)
 8004210:	430b      	orrs	r3, r1
 8004212:	43db      	mvns	r3, r3
 8004214:	ea02 0103 	and.w	r1, r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004222:	bf00      	nop
 8004224:	371c      	adds	r7, #28
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	03ff63ff 	.word	0x03ff63ff

08004234 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b20      	cmp	r3, #32
 8004248:	d138      	bne.n	80042bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004254:	2302      	movs	r3, #2
 8004256:	e032      	b.n	80042be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2224      	movs	r2, #36	; 0x24
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0201 	bic.w	r2, r2, #1
 8004276:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004286:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6819      	ldr	r1, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e000      	b.n	80042be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80042bc:	2302      	movs	r3, #2
  }
}
 80042be:	4618      	mov	r0, r3
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b085      	sub	sp, #20
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
 80042d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d139      	bne.n	8004354 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e033      	b.n	8004356 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2224      	movs	r2, #36	; 0x24
 80042fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0201 	bic.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800431c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004350:	2300      	movs	r3, #0
 8004352:	e000      	b.n	8004356 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004354:	2302      	movs	r3, #2
  }
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004362:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004364:	b08f      	sub	sp, #60	; 0x3c
 8004366:	af0a      	add	r7, sp, #40	; 0x28
 8004368:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e116      	b.n	80045a2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fe feb2 	bl	80030f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2203      	movs	r2, #3
 8004398:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f004 fafe 	bl	80089b4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	603b      	str	r3, [r7, #0]
 80043be:	687e      	ldr	r6, [r7, #4]
 80043c0:	466d      	mov	r5, sp
 80043c2:	f106 0410 	add.w	r4, r6, #16
 80043c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80043d6:	1d33      	adds	r3, r6, #4
 80043d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043da:	6838      	ldr	r0, [r7, #0]
 80043dc:	f004 fa92 	bl	8008904 <USB_CoreInit>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2202      	movs	r2, #2
 80043ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e0d7      	b.n	80045a2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2100      	movs	r1, #0
 80043f8:	4618      	mov	r0, r3
 80043fa:	f004 faec 	bl	80089d6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043fe:	2300      	movs	r3, #0
 8004400:	73fb      	strb	r3, [r7, #15]
 8004402:	e04a      	b.n	800449a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004404:	7bfa      	ldrb	r2, [r7, #15]
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	333d      	adds	r3, #61	; 0x3d
 8004414:	2201      	movs	r2, #1
 8004416:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004418:	7bfa      	ldrb	r2, [r7, #15]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	1a9b      	subs	r3, r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	440b      	add	r3, r1
 8004426:	333c      	adds	r3, #60	; 0x3c
 8004428:	7bfa      	ldrb	r2, [r7, #15]
 800442a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800442c:	7bfa      	ldrb	r2, [r7, #15]
 800442e:	7bfb      	ldrb	r3, [r7, #15]
 8004430:	b298      	uxth	r0, r3
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	4613      	mov	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	440b      	add	r3, r1
 800443e:	3342      	adds	r3, #66	; 0x42
 8004440:	4602      	mov	r2, r0
 8004442:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004444:	7bfa      	ldrb	r2, [r7, #15]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	333f      	adds	r3, #63	; 0x3f
 8004454:	2200      	movs	r2, #0
 8004456:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004458:	7bfa      	ldrb	r2, [r7, #15]
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	4613      	mov	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	3344      	adds	r3, #68	; 0x44
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800446c:	7bfa      	ldrb	r2, [r7, #15]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	3348      	adds	r3, #72	; 0x48
 800447c:	2200      	movs	r2, #0
 800447e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004480:	7bfa      	ldrb	r2, [r7, #15]
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	1a9b      	subs	r3, r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	3350      	adds	r3, #80	; 0x50
 8004490:	2200      	movs	r2, #0
 8004492:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004494:	7bfb      	ldrb	r3, [r7, #15]
 8004496:	3301      	adds	r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
 800449a:	7bfa      	ldrb	r2, [r7, #15]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d3af      	bcc.n	8004404 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044a4:	2300      	movs	r3, #0
 80044a6:	73fb      	strb	r3, [r7, #15]
 80044a8:	e044      	b.n	8004534 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044aa:	7bfa      	ldrb	r2, [r7, #15]
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	1a9b      	subs	r3, r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80044bc:	2200      	movs	r2, #0
 80044be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044c0:	7bfa      	ldrb	r2, [r7, #15]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80044d2:	7bfa      	ldrb	r2, [r7, #15]
 80044d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044d6:	7bfa      	ldrb	r2, [r7, #15]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	4613      	mov	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044ec:	7bfa      	ldrb	r2, [r7, #15]
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	4613      	mov	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004502:	7bfa      	ldrb	r2, [r7, #15]
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004518:	7bfa      	ldrb	r2, [r7, #15]
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	3301      	adds	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	429a      	cmp	r2, r3
 800453c:	d3b5      	bcc.n	80044aa <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	687e      	ldr	r6, [r7, #4]
 8004546:	466d      	mov	r5, sp
 8004548:	f106 0410 	add.w	r4, r6, #16
 800454c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800454e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004550:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004552:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004554:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004558:	e885 0003 	stmia.w	r5, {r0, r1}
 800455c:	1d33      	adds	r3, r6, #4
 800455e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004560:	6838      	ldr	r0, [r7, #0]
 8004562:	f004 fa85 	bl	8008a70 <USB_DevInit>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e014      	b.n	80045a2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	2b01      	cmp	r3, #1
 800458e:	d102      	bne.n	8004596 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 f80b 	bl	80045ac <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f004 fc3f 	bl	8008e1e <USB_DevDisconnect>

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080045ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <HAL_PCDEx_ActivateLPM+0x44>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3714      	adds	r7, #20
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr
 80045f0:	10000003 	.word	0x10000003

080045f4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f8:	4b05      	ldr	r3, [pc, #20]	; (8004610 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a04      	ldr	r2, [pc, #16]	; (8004610 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80045fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004602:	6013      	str	r3, [r2, #0]
}
 8004604:	bf00      	nop
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	40007000 	.word	0x40007000

08004614 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800461c:	2300      	movs	r3, #0
 800461e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e291      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 8087 	beq.w	8004746 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004638:	4b96      	ldr	r3, [pc, #600]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 030c 	and.w	r3, r3, #12
 8004640:	2b04      	cmp	r3, #4
 8004642:	d00c      	beq.n	800465e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004644:	4b93      	ldr	r3, [pc, #588]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 030c 	and.w	r3, r3, #12
 800464c:	2b08      	cmp	r3, #8
 800464e:	d112      	bne.n	8004676 <HAL_RCC_OscConfig+0x62>
 8004650:	4b90      	ldr	r3, [pc, #576]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800465c:	d10b      	bne.n	8004676 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800465e:	4b8d      	ldr	r3, [pc, #564]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d06c      	beq.n	8004744 <HAL_RCC_OscConfig+0x130>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d168      	bne.n	8004744 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e26b      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800467e:	d106      	bne.n	800468e <HAL_RCC_OscConfig+0x7a>
 8004680:	4b84      	ldr	r3, [pc, #528]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a83      	ldr	r2, [pc, #524]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004686:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	e02e      	b.n	80046ec <HAL_RCC_OscConfig+0xd8>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10c      	bne.n	80046b0 <HAL_RCC_OscConfig+0x9c>
 8004696:	4b7f      	ldr	r3, [pc, #508]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a7e      	ldr	r2, [pc, #504]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800469c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046a0:	6013      	str	r3, [r2, #0]
 80046a2:	4b7c      	ldr	r3, [pc, #496]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a7b      	ldr	r2, [pc, #492]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	e01d      	b.n	80046ec <HAL_RCC_OscConfig+0xd8>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCC_OscConfig+0xc0>
 80046ba:	4b76      	ldr	r3, [pc, #472]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a75      	ldr	r2, [pc, #468]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	4b73      	ldr	r3, [pc, #460]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a72      	ldr	r2, [pc, #456]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d0:	6013      	str	r3, [r2, #0]
 80046d2:	e00b      	b.n	80046ec <HAL_RCC_OscConfig+0xd8>
 80046d4:	4b6f      	ldr	r3, [pc, #444]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a6e      	ldr	r2, [pc, #440]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046de:	6013      	str	r3, [r2, #0]
 80046e0:	4b6c      	ldr	r3, [pc, #432]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a6b      	ldr	r2, [pc, #428]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80046e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d013      	beq.n	800471c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f4:	f7fe fdf4 	bl	80032e0 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046fc:	f7fe fdf0 	bl	80032e0 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b64      	cmp	r3, #100	; 0x64
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e21f      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470e:	4b61      	ldr	r3, [pc, #388]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0f0      	beq.n	80046fc <HAL_RCC_OscConfig+0xe8>
 800471a:	e014      	b.n	8004746 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471c:	f7fe fde0 	bl	80032e0 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004724:	f7fe fddc 	bl	80032e0 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b64      	cmp	r3, #100	; 0x64
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e20b      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004736:	4b57      	ldr	r3, [pc, #348]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1f0      	bne.n	8004724 <HAL_RCC_OscConfig+0x110>
 8004742:	e000      	b.n	8004746 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004744:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d069      	beq.n	8004826 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004752:	4b50      	ldr	r3, [pc, #320]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 030c 	and.w	r3, r3, #12
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00b      	beq.n	8004776 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800475e:	4b4d      	ldr	r3, [pc, #308]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 030c 	and.w	r3, r3, #12
 8004766:	2b08      	cmp	r3, #8
 8004768:	d11c      	bne.n	80047a4 <HAL_RCC_OscConfig+0x190>
 800476a:	4b4a      	ldr	r3, [pc, #296]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d116      	bne.n	80047a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004776:	4b47      	ldr	r3, [pc, #284]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d005      	beq.n	800478e <HAL_RCC_OscConfig+0x17a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d001      	beq.n	800478e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e1df      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800478e:	4b41      	ldr	r3, [pc, #260]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	493d      	ldr	r1, [pc, #244]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047a2:	e040      	b.n	8004826 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d023      	beq.n	80047f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047ac:	4b39      	ldr	r3, [pc, #228]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a38      	ldr	r2, [pc, #224]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047b2:	f043 0301 	orr.w	r3, r3, #1
 80047b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7fe fd92 	bl	80032e0 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c0:	f7fe fd8e 	bl	80032e0 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e1bd      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d2:	4b30      	ldr	r3, [pc, #192]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0f0      	beq.n	80047c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047de:	4b2d      	ldr	r3, [pc, #180]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	4929      	ldr	r1, [pc, #164]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	600b      	str	r3, [r1, #0]
 80047f2:	e018      	b.n	8004826 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047f4:	4b27      	ldr	r3, [pc, #156]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a26      	ldr	r2, [pc, #152]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004800:	f7fe fd6e 	bl	80032e0 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004808:	f7fe fd6a 	bl	80032e0 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e199      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800481a:	4b1e      	ldr	r3, [pc, #120]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1f0      	bne.n	8004808 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0308 	and.w	r3, r3, #8
 800482e:	2b00      	cmp	r3, #0
 8004830:	d038      	beq.n	80048a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d019      	beq.n	800486e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800483a:	4b16      	ldr	r3, [pc, #88]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 800483c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800483e:	4a15      	ldr	r2, [pc, #84]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004846:	f7fe fd4b 	bl	80032e0 <HAL_GetTick>
 800484a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800484c:	e008      	b.n	8004860 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800484e:	f7fe fd47 	bl	80032e0 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e176      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004860:	4b0c      	ldr	r3, [pc, #48]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f0      	beq.n	800484e <HAL_RCC_OscConfig+0x23a>
 800486c:	e01a      	b.n	80048a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800486e:	4b09      	ldr	r3, [pc, #36]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004872:	4a08      	ldr	r2, [pc, #32]	; (8004894 <HAL_RCC_OscConfig+0x280>)
 8004874:	f023 0301 	bic.w	r3, r3, #1
 8004878:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487a:	f7fe fd31 	bl	80032e0 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004880:	e00a      	b.n	8004898 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004882:	f7fe fd2d 	bl	80032e0 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d903      	bls.n	8004898 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e15c      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
 8004894:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004898:	4b91      	ldr	r3, [pc, #580]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 800489a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1ee      	bne.n	8004882 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 80a4 	beq.w	80049fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b2:	4b8b      	ldr	r3, [pc, #556]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10d      	bne.n	80048da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80048be:	4b88      	ldr	r3, [pc, #544]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	4a87      	ldr	r2, [pc, #540]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80048c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c8:	6413      	str	r3, [r2, #64]	; 0x40
 80048ca:	4b85      	ldr	r3, [pc, #532]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d2:	60bb      	str	r3, [r7, #8]
 80048d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d6:	2301      	movs	r3, #1
 80048d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048da:	4b82      	ldr	r3, [pc, #520]	; (8004ae4 <HAL_RCC_OscConfig+0x4d0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d118      	bne.n	8004918 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80048e6:	4b7f      	ldr	r3, [pc, #508]	; (8004ae4 <HAL_RCC_OscConfig+0x4d0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a7e      	ldr	r2, [pc, #504]	; (8004ae4 <HAL_RCC_OscConfig+0x4d0>)
 80048ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f2:	f7fe fcf5 	bl	80032e0 <HAL_GetTick>
 80048f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048f8:	e008      	b.n	800490c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fa:	f7fe fcf1 	bl	80032e0 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b64      	cmp	r3, #100	; 0x64
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e120      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800490c:	4b75      	ldr	r3, [pc, #468]	; (8004ae4 <HAL_RCC_OscConfig+0x4d0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0f0      	beq.n	80048fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d106      	bne.n	800492e <HAL_RCC_OscConfig+0x31a>
 8004920:	4b6f      	ldr	r3, [pc, #444]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004924:	4a6e      	ldr	r2, [pc, #440]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004926:	f043 0301 	orr.w	r3, r3, #1
 800492a:	6713      	str	r3, [r2, #112]	; 0x70
 800492c:	e02d      	b.n	800498a <HAL_RCC_OscConfig+0x376>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10c      	bne.n	8004950 <HAL_RCC_OscConfig+0x33c>
 8004936:	4b6a      	ldr	r3, [pc, #424]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493a:	4a69      	ldr	r2, [pc, #420]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	6713      	str	r3, [r2, #112]	; 0x70
 8004942:	4b67      	ldr	r3, [pc, #412]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004946:	4a66      	ldr	r2, [pc, #408]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004948:	f023 0304 	bic.w	r3, r3, #4
 800494c:	6713      	str	r3, [r2, #112]	; 0x70
 800494e:	e01c      	b.n	800498a <HAL_RCC_OscConfig+0x376>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b05      	cmp	r3, #5
 8004956:	d10c      	bne.n	8004972 <HAL_RCC_OscConfig+0x35e>
 8004958:	4b61      	ldr	r3, [pc, #388]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 800495a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800495c:	4a60      	ldr	r2, [pc, #384]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 800495e:	f043 0304 	orr.w	r3, r3, #4
 8004962:	6713      	str	r3, [r2, #112]	; 0x70
 8004964:	4b5e      	ldr	r3, [pc, #376]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004968:	4a5d      	ldr	r2, [pc, #372]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 800496a:	f043 0301 	orr.w	r3, r3, #1
 800496e:	6713      	str	r3, [r2, #112]	; 0x70
 8004970:	e00b      	b.n	800498a <HAL_RCC_OscConfig+0x376>
 8004972:	4b5b      	ldr	r3, [pc, #364]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004976:	4a5a      	ldr	r2, [pc, #360]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004978:	f023 0301 	bic.w	r3, r3, #1
 800497c:	6713      	str	r3, [r2, #112]	; 0x70
 800497e:	4b58      	ldr	r3, [pc, #352]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004982:	4a57      	ldr	r2, [pc, #348]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004984:	f023 0304 	bic.w	r3, r3, #4
 8004988:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d015      	beq.n	80049be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004992:	f7fe fca5 	bl	80032e0 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004998:	e00a      	b.n	80049b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800499a:	f7fe fca1 	bl	80032e0 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e0ce      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b0:	4b4b      	ldr	r3, [pc, #300]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80049b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0ee      	beq.n	800499a <HAL_RCC_OscConfig+0x386>
 80049bc:	e014      	b.n	80049e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049be:	f7fe fc8f 	bl	80032e0 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049c4:	e00a      	b.n	80049dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c6:	f7fe fc8b 	bl	80032e0 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e0b8      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049dc:	4b40      	ldr	r3, [pc, #256]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80049de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1ee      	bne.n	80049c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049e8:	7dfb      	ldrb	r3, [r7, #23]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d105      	bne.n	80049fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ee:	4b3c      	ldr	r3, [pc, #240]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	4a3b      	ldr	r2, [pc, #236]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 80049f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f000 80a4 	beq.w	8004b4c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a04:	4b36      	ldr	r3, [pc, #216]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f003 030c 	and.w	r3, r3, #12
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d06b      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d149      	bne.n	8004aac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a18:	4b31      	ldr	r3, [pc, #196]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a30      	ldr	r2, [pc, #192]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a24:	f7fe fc5c 	bl	80032e0 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a2c:	f7fe fc58 	bl	80032e0 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e087      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a3e:	4b28      	ldr	r3, [pc, #160]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69da      	ldr	r2, [r3, #28]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a58:	019b      	lsls	r3, r3, #6
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	3b01      	subs	r3, #1
 8004a64:	041b      	lsls	r3, r3, #16
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	061b      	lsls	r3, r3, #24
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	4a1b      	ldr	r2, [pc, #108]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a76:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a78:	4b19      	ldr	r3, [pc, #100]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a18      	ldr	r2, [pc, #96]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004a7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a84:	f7fe fc2c 	bl	80032e0 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a8c:	f7fe fc28 	bl	80032e0 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e057      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a9e:	4b10      	ldr	r3, [pc, #64]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0f0      	beq.n	8004a8c <HAL_RCC_OscConfig+0x478>
 8004aaa:	e04f      	b.n	8004b4c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aac:	4b0c      	ldr	r3, [pc, #48]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a0b      	ldr	r2, [pc, #44]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004ab2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fe fc12 	bl	80032e0 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac0:	f7fe fc0e 	bl	80032e0 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e03d      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ad2:	4b03      	ldr	r3, [pc, #12]	; (8004ae0 <HAL_RCC_OscConfig+0x4cc>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f0      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4ac>
 8004ade:	e035      	b.n	8004b4c <HAL_RCC_OscConfig+0x538>
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004ae8:	4b1b      	ldr	r3, [pc, #108]	; (8004b58 <HAL_RCC_OscConfig+0x544>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d028      	beq.n	8004b48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d121      	bne.n	8004b48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d11a      	bne.n	8004b48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b18:	4013      	ands	r3, r2
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b1e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d111      	bne.n	8004b48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2e:	085b      	lsrs	r3, r3, #1
 8004b30:	3b01      	subs	r3, #1
 8004b32:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d107      	bne.n	8004b48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b42:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d001      	beq.n	8004b4c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3718      	adds	r7, #24
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	40023800 	.word	0x40023800

08004b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d101      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e0d0      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b74:	4b6a      	ldr	r3, [pc, #424]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d910      	bls.n	8004ba4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b82:	4b67      	ldr	r3, [pc, #412]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f023 020f 	bic.w	r2, r3, #15
 8004b8a:	4965      	ldr	r1, [pc, #404]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b92:	4b63      	ldr	r3, [pc, #396]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 030f 	and.w	r3, r3, #15
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e0b8      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d020      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d005      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bbc:	4b59      	ldr	r3, [pc, #356]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	4a58      	ldr	r2, [pc, #352]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0308 	and.w	r3, r3, #8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bd4:	4b53      	ldr	r3, [pc, #332]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	4a52      	ldr	r2, [pc, #328]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004be0:	4b50      	ldr	r3, [pc, #320]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	494d      	ldr	r1, [pc, #308]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d040      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d107      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c06:	4b47      	ldr	r3, [pc, #284]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d115      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e07f      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d107      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1e:	4b41      	ldr	r3, [pc, #260]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e073      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c2e:	4b3d      	ldr	r3, [pc, #244]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e06b      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c3e:	4b39      	ldr	r3, [pc, #228]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f023 0203 	bic.w	r2, r3, #3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	4936      	ldr	r1, [pc, #216]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c50:	f7fe fb46 	bl	80032e0 <HAL_GetTick>
 8004c54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c56:	e00a      	b.n	8004c6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c58:	f7fe fb42 	bl	80032e0 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e053      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6e:	4b2d      	ldr	r3, [pc, #180]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 020c 	and.w	r2, r3, #12
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d1eb      	bne.n	8004c58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c80:	4b27      	ldr	r3, [pc, #156]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 030f 	and.w	r3, r3, #15
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d210      	bcs.n	8004cb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8e:	4b24      	ldr	r3, [pc, #144]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f023 020f 	bic.w	r2, r3, #15
 8004c96:	4922      	ldr	r1, [pc, #136]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9e:	4b20      	ldr	r3, [pc, #128]	; (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 030f 	and.w	r3, r3, #15
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d001      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e032      	b.n	8004d16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d008      	beq.n	8004cce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cbc:	4b19      	ldr	r3, [pc, #100]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	4916      	ldr	r1, [pc, #88]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cda:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	00db      	lsls	r3, r3, #3
 8004ce8:	490e      	ldr	r1, [pc, #56]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cee:	f000 f821 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	091b      	lsrs	r3, r3, #4
 8004cfa:	f003 030f 	and.w	r3, r3, #15
 8004cfe:	490a      	ldr	r1, [pc, #40]	; (8004d28 <HAL_RCC_ClockConfig+0x1cc>)
 8004d00:	5ccb      	ldrb	r3, [r1, r3]
 8004d02:	fa22 f303 	lsr.w	r3, r2, r3
 8004d06:	4a09      	ldr	r2, [pc, #36]	; (8004d2c <HAL_RCC_ClockConfig+0x1d0>)
 8004d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d0a:	4b09      	ldr	r3, [pc, #36]	; (8004d30 <HAL_RCC_ClockConfig+0x1d4>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fe faa2 	bl	8003258 <HAL_InitTick>

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40023c00 	.word	0x40023c00
 8004d24:	40023800 	.word	0x40023800
 8004d28:	0800bf50 	.word	0x0800bf50
 8004d2c:	20000028 	.word	0x20000028
 8004d30:	2000002c 	.word	0x2000002c

08004d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	607b      	str	r3, [r7, #4]
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	2300      	movs	r3, #0
 8004d46:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d4c:	4b67      	ldr	r3, [pc, #412]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f003 030c 	and.w	r3, r3, #12
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d00d      	beq.n	8004d74 <HAL_RCC_GetSysClockFreq+0x40>
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	f200 80bd 	bhi.w	8004ed8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <HAL_RCC_GetSysClockFreq+0x34>
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d003      	beq.n	8004d6e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d66:	e0b7      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d68:	4b61      	ldr	r3, [pc, #388]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004d6a:	60bb      	str	r3, [r7, #8]
      break;
 8004d6c:	e0b7      	b.n	8004ede <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d6e:	4b61      	ldr	r3, [pc, #388]	; (8004ef4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004d70:	60bb      	str	r3, [r7, #8]
      break;
 8004d72:	e0b4      	b.n	8004ede <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d74:	4b5d      	ldr	r3, [pc, #372]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d7c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004d7e:	4b5b      	ldr	r3, [pc, #364]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d04d      	beq.n	8004e26 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d8a:	4b58      	ldr	r3, [pc, #352]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	099b      	lsrs	r3, r3, #6
 8004d90:	461a      	mov	r2, r3
 8004d92:	f04f 0300 	mov.w	r3, #0
 8004d96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004d9a:	f04f 0100 	mov.w	r1, #0
 8004d9e:	ea02 0800 	and.w	r8, r2, r0
 8004da2:	ea03 0901 	and.w	r9, r3, r1
 8004da6:	4640      	mov	r0, r8
 8004da8:	4649      	mov	r1, r9
 8004daa:	f04f 0200 	mov.w	r2, #0
 8004dae:	f04f 0300 	mov.w	r3, #0
 8004db2:	014b      	lsls	r3, r1, #5
 8004db4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004db8:	0142      	lsls	r2, r0, #5
 8004dba:	4610      	mov	r0, r2
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	ebb0 0008 	subs.w	r0, r0, r8
 8004dc2:	eb61 0109 	sbc.w	r1, r1, r9
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	018b      	lsls	r3, r1, #6
 8004dd0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004dd4:	0182      	lsls	r2, r0, #6
 8004dd6:	1a12      	subs	r2, r2, r0
 8004dd8:	eb63 0301 	sbc.w	r3, r3, r1
 8004ddc:	f04f 0000 	mov.w	r0, #0
 8004de0:	f04f 0100 	mov.w	r1, #0
 8004de4:	00d9      	lsls	r1, r3, #3
 8004de6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004dea:	00d0      	lsls	r0, r2, #3
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	eb12 0208 	adds.w	r2, r2, r8
 8004df4:	eb43 0309 	adc.w	r3, r3, r9
 8004df8:	f04f 0000 	mov.w	r0, #0
 8004dfc:	f04f 0100 	mov.w	r1, #0
 8004e00:	0259      	lsls	r1, r3, #9
 8004e02:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004e06:	0250      	lsls	r0, r2, #9
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	4619      	mov	r1, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	461a      	mov	r2, r3
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	f7fb ff86 	bl	8000d28 <__aeabi_uldivmod>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	460b      	mov	r3, r1
 8004e20:	4613      	mov	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	e04a      	b.n	8004ebc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e26:	4b31      	ldr	r3, [pc, #196]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	099b      	lsrs	r3, r3, #6
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	f04f 0300 	mov.w	r3, #0
 8004e32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e36:	f04f 0100 	mov.w	r1, #0
 8004e3a:	ea02 0400 	and.w	r4, r2, r0
 8004e3e:	ea03 0501 	and.w	r5, r3, r1
 8004e42:	4620      	mov	r0, r4
 8004e44:	4629      	mov	r1, r5
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	014b      	lsls	r3, r1, #5
 8004e50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004e54:	0142      	lsls	r2, r0, #5
 8004e56:	4610      	mov	r0, r2
 8004e58:	4619      	mov	r1, r3
 8004e5a:	1b00      	subs	r0, r0, r4
 8004e5c:	eb61 0105 	sbc.w	r1, r1, r5
 8004e60:	f04f 0200 	mov.w	r2, #0
 8004e64:	f04f 0300 	mov.w	r3, #0
 8004e68:	018b      	lsls	r3, r1, #6
 8004e6a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004e6e:	0182      	lsls	r2, r0, #6
 8004e70:	1a12      	subs	r2, r2, r0
 8004e72:	eb63 0301 	sbc.w	r3, r3, r1
 8004e76:	f04f 0000 	mov.w	r0, #0
 8004e7a:	f04f 0100 	mov.w	r1, #0
 8004e7e:	00d9      	lsls	r1, r3, #3
 8004e80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004e84:	00d0      	lsls	r0, r2, #3
 8004e86:	4602      	mov	r2, r0
 8004e88:	460b      	mov	r3, r1
 8004e8a:	1912      	adds	r2, r2, r4
 8004e8c:	eb45 0303 	adc.w	r3, r5, r3
 8004e90:	f04f 0000 	mov.w	r0, #0
 8004e94:	f04f 0100 	mov.w	r1, #0
 8004e98:	0299      	lsls	r1, r3, #10
 8004e9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004e9e:	0290      	lsls	r0, r2, #10
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4610      	mov	r0, r2
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	461a      	mov	r2, r3
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	f7fb ff3a 	bl	8000d28 <__aeabi_uldivmod>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4613      	mov	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	; (8004eec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	0c1b      	lsrs	r3, r3, #16
 8004ec2:	f003 0303 	and.w	r3, r3, #3
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	005b      	lsls	r3, r3, #1
 8004eca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed4:	60bb      	str	r3, [r7, #8]
      break;
 8004ed6:	e002      	b.n	8004ede <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ed8:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004eda:	60bb      	str	r3, [r7, #8]
      break;
 8004edc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ede:	68bb      	ldr	r3, [r7, #8]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004eea:	bf00      	nop
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	00f42400 	.word	0x00f42400
 8004ef4:	007a1200 	.word	0x007a1200

08004ef8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004efc:	4b03      	ldr	r3, [pc, #12]	; (8004f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004efe:	681b      	ldr	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	20000028 	.word	0x20000028

08004f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f14:	f7ff fff0 	bl	8004ef8 <HAL_RCC_GetHCLKFreq>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	4b05      	ldr	r3, [pc, #20]	; (8004f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	0a9b      	lsrs	r3, r3, #10
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	4903      	ldr	r1, [pc, #12]	; (8004f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f26:	5ccb      	ldrb	r3, [r1, r3]
 8004f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	40023800 	.word	0x40023800
 8004f34:	0800bf60 	.word	0x0800bf60

08004f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f3c:	f7ff ffdc 	bl	8004ef8 <HAL_RCC_GetHCLKFreq>
 8004f40:	4602      	mov	r2, r0
 8004f42:	4b05      	ldr	r3, [pc, #20]	; (8004f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	0b5b      	lsrs	r3, r3, #13
 8004f48:	f003 0307 	and.w	r3, r3, #7
 8004f4c:	4903      	ldr	r1, [pc, #12]	; (8004f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f4e:	5ccb      	ldrb	r3, [r1, r3]
 8004f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	0800bf60 	.word	0x0800bf60

08004f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b088      	sub	sp, #32
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d012      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f88:	4b69      	ldr	r3, [pc, #420]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	4a68      	ldr	r2, [pc, #416]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004f92:	6093      	str	r3, [r2, #8]
 8004f94:	4b66      	ldr	r3, [pc, #408]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f9c:	4964      	ldr	r1, [pc, #400]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004faa:	2301      	movs	r3, #1
 8004fac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d017      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fba:	4b5d      	ldr	r3, [pc, #372]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc8:	4959      	ldr	r1, [pc, #356]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fd8:	d101      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d017      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ff6:	4b4e      	ldr	r3, [pc, #312]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ffc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005004:	494a      	ldr	r1, [pc, #296]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005006:	4313      	orrs	r3, r2
 8005008:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005010:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005014:	d101      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005016:	2301      	movs	r3, #1
 8005018:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005022:	2301      	movs	r3, #1
 8005024:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005032:	2301      	movs	r3, #1
 8005034:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0320 	and.w	r3, r3, #32
 800503e:	2b00      	cmp	r3, #0
 8005040:	f000 808b 	beq.w	800515a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005044:	4b3a      	ldr	r3, [pc, #232]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	4a39      	ldr	r2, [pc, #228]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800504a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800504e:	6413      	str	r3, [r2, #64]	; 0x40
 8005050:	4b37      	ldr	r3, [pc, #220]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800505c:	4b35      	ldr	r3, [pc, #212]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a34      	ldr	r2, [pc, #208]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005068:	f7fe f93a 	bl	80032e0 <HAL_GetTick>
 800506c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800506e:	e008      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005070:	f7fe f936 	bl	80032e0 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b64      	cmp	r3, #100	; 0x64
 800507c:	d901      	bls.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e357      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005082:	4b2c      	ldr	r3, [pc, #176]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508a:	2b00      	cmp	r3, #0
 800508c:	d0f0      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800508e:	4b28      	ldr	r3, [pc, #160]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005096:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d035      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d02e      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050ac:	4b20      	ldr	r3, [pc, #128]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050b6:	4b1e      	ldr	r3, [pc, #120]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ba:	4a1d      	ldr	r2, [pc, #116]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050c2:	4b1b      	ldr	r3, [pc, #108]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050c6:	4a1a      	ldr	r2, [pc, #104]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050cc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80050ce:	4a18      	ldr	r2, [pc, #96]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050d4:	4b16      	ldr	r3, [pc, #88]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d114      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fe f8fe 	bl	80032e0 <HAL_GetTick>
 80050e4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e6:	e00a      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050e8:	f7fe f8fa 	bl	80032e0 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d901      	bls.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e319      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050fe:	4b0c      	ldr	r3, [pc, #48]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0ee      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005112:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005116:	d111      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005118:	4b05      	ldr	r3, [pc, #20]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005124:	4b04      	ldr	r3, [pc, #16]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005126:	400b      	ands	r3, r1
 8005128:	4901      	ldr	r1, [pc, #4]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800512a:	4313      	orrs	r3, r2
 800512c:	608b      	str	r3, [r1, #8]
 800512e:	e00b      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005130:	40023800 	.word	0x40023800
 8005134:	40007000 	.word	0x40007000
 8005138:	0ffffcff 	.word	0x0ffffcff
 800513c:	4bb1      	ldr	r3, [pc, #708]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	4ab0      	ldr	r2, [pc, #704]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005142:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005146:	6093      	str	r3, [r2, #8]
 8005148:	4bae      	ldr	r3, [pc, #696]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800514a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005154:	49ab      	ldr	r1, [pc, #684]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005156:	4313      	orrs	r3, r2
 8005158:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0310 	and.w	r3, r3, #16
 8005162:	2b00      	cmp	r3, #0
 8005164:	d010      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005166:	4ba7      	ldr	r3, [pc, #668]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005168:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800516c:	4aa5      	ldr	r2, [pc, #660]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800516e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005172:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005176:	4ba3      	ldr	r3, [pc, #652]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005178:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005180:	49a0      	ldr	r1, [pc, #640]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00a      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005194:	4b9b      	ldr	r3, [pc, #620]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051a2:	4998      	ldr	r1, [pc, #608]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051b6:	4b93      	ldr	r3, [pc, #588]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051c4:	498f      	ldr	r1, [pc, #572]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051d8:	4b8a      	ldr	r3, [pc, #552]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051e6:	4987      	ldr	r1, [pc, #540]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051fa:	4b82      	ldr	r3, [pc, #520]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005200:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005208:	497e      	ldr	r1, [pc, #504]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800521c:	4b79      	ldr	r3, [pc, #484]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800521e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005222:	f023 0203 	bic.w	r2, r3, #3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	4976      	ldr	r1, [pc, #472]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800523e:	4b71      	ldr	r3, [pc, #452]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005244:	f023 020c 	bic.w	r2, r3, #12
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800524c:	496d      	ldr	r1, [pc, #436]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005260:	4b68      	ldr	r3, [pc, #416]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005266:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	4965      	ldr	r1, [pc, #404]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005282:	4b60      	ldr	r3, [pc, #384]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005288:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005290:	495c      	ldr	r1, [pc, #368]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052a4:	4b57      	ldr	r3, [pc, #348]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b2:	4954      	ldr	r1, [pc, #336]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80052c6:	4b4f      	ldr	r3, [pc, #316]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d4:	494b      	ldr	r1, [pc, #300]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80052e8:	4b46      	ldr	r3, [pc, #280]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f6:	4943      	ldr	r1, [pc, #268]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800530a:	4b3e      	ldr	r3, [pc, #248]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005310:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005318:	493a      	ldr	r1, [pc, #232]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800532c:	4b35      	ldr	r3, [pc, #212]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800532e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005332:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800533a:	4932      	ldr	r1, [pc, #200]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d011      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800534e:	4b2d      	ldr	r3, [pc, #180]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005354:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800535c:	4929      	ldr	r1, [pc, #164]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005368:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800536c:	d101      	bne.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800536e:	2301      	movs	r3, #1
 8005370:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800537e:	2301      	movs	r3, #1
 8005380:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800538e:	4b1d      	ldr	r3, [pc, #116]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005394:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800539c:	4919      	ldr	r1, [pc, #100]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00b      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80053b0:	4b14      	ldr	r3, [pc, #80]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80053b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053c0:	4910      	ldr	r1, [pc, #64]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d006      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80d9 	beq.w	800558e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a08      	ldr	r2, [pc, #32]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80053e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e8:	f7fd ff7a 	bl	80032e0 <HAL_GetTick>
 80053ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053ee:	e00b      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053f0:	f7fd ff76 	bl	80032e0 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b64      	cmp	r3, #100	; 0x64
 80053fc:	d904      	bls.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e197      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005408:	4b6c      	ldr	r3, [pc, #432]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1ed      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	d021      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005424:	2b00      	cmp	r3, #0
 8005426:	d11d      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005428:	4b64      	ldr	r3, [pc, #400]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800542a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005436:	4b61      	ldr	r3, [pc, #388]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005438:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800543c:	0e1b      	lsrs	r3, r3, #24
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	019a      	lsls	r2, r3, #6
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	041b      	lsls	r3, r3, #16
 800544e:	431a      	orrs	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	061b      	lsls	r3, r3, #24
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	071b      	lsls	r3, r3, #28
 800545c:	4957      	ldr	r1, [pc, #348]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800545e:	4313      	orrs	r3, r2
 8005460:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d004      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005474:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005482:	2b00      	cmp	r3, #0
 8005484:	d02e      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800548e:	d129      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005490:	4b4a      	ldr	r3, [pc, #296]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005492:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005496:	0c1b      	lsrs	r3, r3, #16
 8005498:	f003 0303 	and.w	r3, r3, #3
 800549c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800549e:	4b47      	ldr	r3, [pc, #284]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054a4:	0f1b      	lsrs	r3, r3, #28
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	019a      	lsls	r2, r3, #6
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	041b      	lsls	r3, r3, #16
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	061b      	lsls	r3, r3, #24
 80054be:	431a      	orrs	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	071b      	lsls	r3, r3, #28
 80054c4:	493d      	ldr	r1, [pc, #244]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054cc:	4b3b      	ldr	r3, [pc, #236]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054d2:	f023 021f 	bic.w	r2, r3, #31
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054da:	3b01      	subs	r3, #1
 80054dc:	4937      	ldr	r1, [pc, #220]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d01d      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80054f0:	4b32      	ldr	r3, [pc, #200]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054f6:	0e1b      	lsrs	r3, r3, #24
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054fe:	4b2f      	ldr	r3, [pc, #188]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005500:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005504:	0f1b      	lsrs	r3, r3, #28
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	019a      	lsls	r2, r3, #6
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	041b      	lsls	r3, r3, #16
 8005518:	431a      	orrs	r2, r3
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	061b      	lsls	r3, r3, #24
 800551e:	431a      	orrs	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	071b      	lsls	r3, r3, #28
 8005524:	4925      	ldr	r1, [pc, #148]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d011      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	019a      	lsls	r2, r3, #6
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	041b      	lsls	r3, r3, #16
 8005544:	431a      	orrs	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	061b      	lsls	r3, r3, #24
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	071b      	lsls	r3, r3, #28
 8005554:	4919      	ldr	r1, [pc, #100]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005556:	4313      	orrs	r3, r2
 8005558:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800555c:	4b17      	ldr	r3, [pc, #92]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a16      	ldr	r2, [pc, #88]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005562:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005568:	f7fd feba 	bl	80032e0 <HAL_GetTick>
 800556c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005570:	f7fd feb6 	bl	80032e0 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	; 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e0d7      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005582:	4b0e      	ldr	r3, [pc, #56]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	2b01      	cmp	r3, #1
 8005592:	f040 80cd 	bne.w	8005730 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005596:	4b09      	ldr	r3, [pc, #36]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a08      	ldr	r2, [pc, #32]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800559c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a2:	f7fd fe9d 	bl	80032e0 <HAL_GetTick>
 80055a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055a8:	e00a      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055aa:	f7fd fe99 	bl	80032e0 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b64      	cmp	r3, #100	; 0x64
 80055b6:	d903      	bls.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e0ba      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80055bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055c0:	4b5e      	ldr	r3, [pc, #376]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055cc:	d0ed      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d009      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d02e      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d12a      	bne.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055f6:	4b51      	ldr	r3, [pc, #324]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055fc:	0c1b      	lsrs	r3, r3, #16
 80055fe:	f003 0303 	and.w	r3, r3, #3
 8005602:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005604:	4b4d      	ldr	r3, [pc, #308]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560a:	0f1b      	lsrs	r3, r3, #28
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	019a      	lsls	r2, r3, #6
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	041b      	lsls	r3, r3, #16
 800561c:	431a      	orrs	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	061b      	lsls	r3, r3, #24
 8005624:	431a      	orrs	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	071b      	lsls	r3, r3, #28
 800562a:	4944      	ldr	r1, [pc, #272]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800562c:	4313      	orrs	r3, r2
 800562e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005632:	4b42      	ldr	r3, [pc, #264]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005638:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005640:	3b01      	subs	r3, #1
 8005642:	021b      	lsls	r3, r3, #8
 8005644:	493d      	ldr	r1, [pc, #244]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d022      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800565c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005660:	d11d      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005662:	4b36      	ldr	r3, [pc, #216]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	0e1b      	lsrs	r3, r3, #24
 800566a:	f003 030f 	and.w	r3, r3, #15
 800566e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005670:	4b32      	ldr	r3, [pc, #200]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005676:	0f1b      	lsrs	r3, r3, #28
 8005678:	f003 0307 	and.w	r3, r3, #7
 800567c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	019a      	lsls	r2, r3, #6
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	431a      	orrs	r2, r3
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	061b      	lsls	r3, r3, #24
 8005690:	431a      	orrs	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	071b      	lsls	r3, r3, #28
 8005696:	4929      	ldr	r1, [pc, #164]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005698:	4313      	orrs	r3, r2
 800569a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0308 	and.w	r3, r3, #8
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d028      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056aa:	4b24      	ldr	r3, [pc, #144]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b0:	0e1b      	lsrs	r3, r3, #24
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056b8:	4b20      	ldr	r3, [pc, #128]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056be:	0c1b      	lsrs	r3, r3, #16
 80056c0:	f003 0303 	and.w	r3, r3, #3
 80056c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	019a      	lsls	r2, r3, #6
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	041b      	lsls	r3, r3, #16
 80056d0:	431a      	orrs	r2, r3
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	061b      	lsls	r3, r3, #24
 80056d6:	431a      	orrs	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	69db      	ldr	r3, [r3, #28]
 80056dc:	071b      	lsls	r3, r3, #28
 80056de:	4917      	ldr	r1, [pc, #92]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056e6:	4b15      	ldr	r3, [pc, #84]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f4:	4911      	ldr	r1, [pc, #68]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056fc:	4b0f      	ldr	r3, [pc, #60]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a0e      	ldr	r2, [pc, #56]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005706:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005708:	f7fd fdea 	bl	80032e0 <HAL_GetTick>
 800570c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005710:	f7fd fde6 	bl	80032e0 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	; 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e007      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005722:	4b06      	ldr	r3, [pc, #24]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800572a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800572e:	d1ef      	bne.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3720      	adds	r7, #32
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40023800 	.word	0x40023800

08005740 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e09d      	b.n	800588e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005756:	2b00      	cmp	r3, #0
 8005758:	d108      	bne.n	800576c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005762:	d009      	beq.n	8005778 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	61da      	str	r2, [r3, #28]
 800576a:	e005      	b.n	8005778 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d106      	bne.n	8005798 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7fd f934 	bl	8002a00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2202      	movs	r2, #2
 800579c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057b8:	d902      	bls.n	80057c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057ba:	2300      	movs	r3, #0
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	e002      	b.n	80057c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80057ce:	d007      	beq.n	80057e0 <HAL_SPI_Init+0xa0>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057d8:	d002      	beq.n	80057e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80057f0:	431a      	orrs	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	431a      	orrs	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005822:	ea42 0103 	orr.w	r1, r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	0c1b      	lsrs	r3, r3, #16
 800583c:	f003 0204 	and.w	r2, r3, #4
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	f003 0310 	and.w	r3, r3, #16
 8005848:	431a      	orrs	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800584e:	f003 0308 	and.w	r3, r3, #8
 8005852:	431a      	orrs	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800585c:	ea42 0103 	orr.w	r1, r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69da      	ldr	r2, [r3, #28]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800587c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b08a      	sub	sp, #40	; 0x28
 800589a:	af00      	add	r7, sp, #0
 800589c:	60f8      	str	r0, [r7, #12]
 800589e:	60b9      	str	r1, [r7, #8]
 80058a0:	607a      	str	r2, [r7, #4]
 80058a2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80058a4:	2301      	movs	r3, #1
 80058a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80058a8:	2300      	movs	r3, #0
 80058aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_SPI_TransmitReceive+0x26>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e1fb      	b.n	8005cb4 <HAL_SPI_TransmitReceive+0x41e>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058c4:	f7fd fd0c 	bl	80032e0 <HAL_GetTick>
 80058c8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058d0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80058d8:	887b      	ldrh	r3, [r7, #2]
 80058da:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80058dc:	887b      	ldrh	r3, [r7, #2]
 80058de:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058e0:	7efb      	ldrb	r3, [r7, #27]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d00e      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x6e>
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058ec:	d106      	bne.n	80058fc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d102      	bne.n	80058fc <HAL_SPI_TransmitReceive+0x66>
 80058f6:	7efb      	ldrb	r3, [r7, #27]
 80058f8:	2b04      	cmp	r3, #4
 80058fa:	d003      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80058fc:	2302      	movs	r3, #2
 80058fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005902:	e1cd      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d005      	beq.n	8005916 <HAL_SPI_TransmitReceive+0x80>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <HAL_SPI_TransmitReceive+0x80>
 8005910:	887b      	ldrh	r3, [r7, #2]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d103      	bne.n	800591e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800591c:	e1c0      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b04      	cmp	r3, #4
 8005928:	d003      	beq.n	8005932 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2205      	movs	r2, #5
 800592e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	887a      	ldrh	r2, [r7, #2]
 8005942:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	887a      	ldrh	r2, [r7, #2]
 800594a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	887a      	ldrh	r2, [r7, #2]
 8005958:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	887a      	ldrh	r2, [r7, #2]
 800595e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005974:	d802      	bhi.n	800597c <HAL_SPI_TransmitReceive+0xe6>
 8005976:	8a3b      	ldrh	r3, [r7, #16]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d908      	bls.n	800598e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800598a:	605a      	str	r2, [r3, #4]
 800598c:	e007      	b.n	800599e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800599c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a8:	2b40      	cmp	r3, #64	; 0x40
 80059aa:	d007      	beq.n	80059bc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059c4:	d97c      	bls.n	8005ac0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <HAL_SPI_TransmitReceive+0x13e>
 80059ce:	8a7b      	ldrh	r3, [r7, #18]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d169      	bne.n	8005aa8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d8:	881a      	ldrh	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	1c9a      	adds	r2, r3, #2
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059f8:	e056      	b.n	8005aa8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	f003 0302 	and.w	r3, r3, #2
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d11b      	bne.n	8005a40 <HAL_SPI_TransmitReceive+0x1aa>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d016      	beq.n	8005a40 <HAL_SPI_TransmitReceive+0x1aa>
 8005a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d113      	bne.n	8005a40 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1c:	881a      	ldrh	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	1c9a      	adds	r2, r3, #2
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d11c      	bne.n	8005a88 <HAL_SPI_TransmitReceive+0x1f2>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d016      	beq.n	8005a88 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68da      	ldr	r2, [r3, #12]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a64:	b292      	uxth	r2, r2
 8005a66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6c:	1c9a      	adds	r2, r3, #2
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a84:	2301      	movs	r3, #1
 8005a86:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a88:	f7fd fc2a 	bl	80032e0 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d807      	bhi.n	8005aa8 <HAL_SPI_TransmitReceive+0x212>
 8005a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9e:	d003      	beq.n	8005aa8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005aa6:	e0fb      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1a3      	bne.n	80059fa <HAL_SPI_TransmitReceive+0x164>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d19d      	bne.n	80059fa <HAL_SPI_TransmitReceive+0x164>
 8005abe:	e0df      	b.n	8005c80 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <HAL_SPI_TransmitReceive+0x23a>
 8005ac8:	8a7b      	ldrh	r3, [r7, #18]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	f040 80cb 	bne.w	8005c66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d912      	bls.n	8005b00 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ade:	881a      	ldrh	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aea:	1c9a      	adds	r2, r3, #2
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b02      	subs	r3, #2
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005afe:	e0b2      	b.n	8005c66 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	330c      	adds	r3, #12
 8005b0a:	7812      	ldrb	r2, [r2, #0]
 8005b0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b12:	1c5a      	adds	r2, r3, #1
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b26:	e09e      	b.n	8005c66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d134      	bne.n	8005ba0 <HAL_SPI_TransmitReceive+0x30a>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d02f      	beq.n	8005ba0 <HAL_SPI_TransmitReceive+0x30a>
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d12c      	bne.n	8005ba0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d912      	bls.n	8005b76 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b54:	881a      	ldrh	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b60:	1c9a      	adds	r2, r3, #2
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	3b02      	subs	r3, #2
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b74:	e012      	b.n	8005b9c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	330c      	adds	r3, #12
 8005b80:	7812      	ldrb	r2, [r2, #0]
 8005b82:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	3b01      	subs	r3, #1
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d148      	bne.n	8005c40 <HAL_SPI_TransmitReceive+0x3aa>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d042      	beq.n	8005c40 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d923      	bls.n	8005c0e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	b292      	uxth	r2, r2
 8005bd2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd8:	1c9a      	adds	r2, r3, #2
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	3b02      	subs	r3, #2
 8005be8:	b29a      	uxth	r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d81f      	bhi.n	8005c3c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c0a:	605a      	str	r2, [r3, #4]
 8005c0c:	e016      	b.n	8005c3c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f103 020c 	add.w	r2, r3, #12
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1a:	7812      	ldrb	r2, [r2, #0]
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c40:	f7fd fb4e 	bl	80032e0 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d803      	bhi.n	8005c58 <HAL_SPI_TransmitReceive+0x3c2>
 8005c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c56:	d102      	bne.n	8005c5e <HAL_SPI_TransmitReceive+0x3c8>
 8005c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d103      	bne.n	8005c66 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005c64:	e01c      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f47f af5b 	bne.w	8005b28 <HAL_SPI_TransmitReceive+0x292>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f47f af54 	bne.w	8005b28 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f937 	bl	8005ef8 <SPI_EndRxTxTransaction>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d006      	beq.n	8005c9e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	661a      	str	r2, [r3, #96]	; 0x60
 8005c9c:	e000      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005c9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005cb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3728      	adds	r7, #40	; 0x28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	603b      	str	r3, [r7, #0]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ccc:	f7fd fb08 	bl	80032e0 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd4:	1a9b      	subs	r3, r3, r2
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	4413      	add	r3, r2
 8005cda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cdc:	f7fd fb00 	bl	80032e0 <HAL_GetTick>
 8005ce0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ce2:	4b39      	ldr	r3, [pc, #228]	; (8005dc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	015b      	lsls	r3, r3, #5
 8005ce8:	0d1b      	lsrs	r3, r3, #20
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	fb02 f303 	mul.w	r3, r2, r3
 8005cf0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cf2:	e054      	b.n	8005d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d050      	beq.n	8005d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cfc:	f7fd faf0 	bl	80032e0 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	69fa      	ldr	r2, [r7, #28]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d902      	bls.n	8005d12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d13d      	bne.n	8005d8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d2a:	d111      	bne.n	8005d50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d34:	d004      	beq.n	8005d40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d3e:	d107      	bne.n	8005d50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d58:	d10f      	bne.n	8005d7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e017      	b.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4013      	ands	r3, r2
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	bf0c      	ite	eq
 8005dae:	2301      	moveq	r3, #1
 8005db0:	2300      	movne	r3, #0
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	461a      	mov	r2, r3
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d19b      	bne.n	8005cf4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3720      	adds	r7, #32
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000028 	.word	0x20000028

08005dcc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08a      	sub	sp, #40	; 0x28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005dde:	f7fd fa7f 	bl	80032e0 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	1a9b      	subs	r3, r3, r2
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	4413      	add	r3, r2
 8005dec:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005dee:	f7fd fa77 	bl	80032e0 <HAL_GetTick>
 8005df2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	330c      	adds	r3, #12
 8005dfa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005dfc:	4b3d      	ldr	r3, [pc, #244]	; (8005ef4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	4613      	mov	r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	00da      	lsls	r2, r3, #3
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	0d1b      	lsrs	r3, r3, #20
 8005e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0e:	fb02 f303 	mul.w	r3, r2, r3
 8005e12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e14:	e060      	b.n	8005ed8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e1c:	d107      	bne.n	8005e2e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d104      	bne.n	8005e2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e34:	d050      	beq.n	8005ed8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e36:	f7fd fa53 	bl	80032e0 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d902      	bls.n	8005e4c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d13d      	bne.n	8005ec8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e64:	d111      	bne.n	8005e8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e6e:	d004      	beq.n	8005e7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e78:	d107      	bne.n	8005e8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e92:	d10f      	bne.n	8005eb4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e010      	b.n	8005eea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	689a      	ldr	r2, [r3, #8]
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d196      	bne.n	8005e16 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3728      	adds	r7, #40	; 0x28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000028 	.word	0x20000028

08005ef8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b088      	sub	sp, #32
 8005efc:	af02      	add	r7, sp, #8
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f7ff ff5b 	bl	8005dcc <SPI_WaitFifoStateUntilTimeout>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f20:	f043 0220 	orr.w	r2, r3, #32
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e046      	b.n	8005fba <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f2c:	4b25      	ldr	r3, [pc, #148]	; (8005fc4 <SPI_EndRxTxTransaction+0xcc>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a25      	ldr	r2, [pc, #148]	; (8005fc8 <SPI_EndRxTxTransaction+0xd0>)
 8005f32:	fba2 2303 	umull	r2, r3, r2, r3
 8005f36:	0d5b      	lsrs	r3, r3, #21
 8005f38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
 8005f40:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f4a:	d112      	bne.n	8005f72 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2200      	movs	r2, #0
 8005f54:	2180      	movs	r1, #128	; 0x80
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f7ff feb0 	bl	8005cbc <SPI_WaitFlagStateUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d016      	beq.n	8005f90 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f66:	f043 0220 	orr.w	r2, r3, #32
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e023      	b.n	8005fba <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00a      	beq.n	8005f8e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f88:	2b80      	cmp	r3, #128	; 0x80
 8005f8a:	d0f2      	beq.n	8005f72 <SPI_EndRxTxTransaction+0x7a>
 8005f8c:	e000      	b.n	8005f90 <SPI_EndRxTxTransaction+0x98>
        break;
 8005f8e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f7ff ff15 	bl	8005dcc <SPI_WaitFifoStateUntilTimeout>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d007      	beq.n	8005fb8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fac:	f043 0220 	orr.w	r2, r3, #32
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e000      	b.n	8005fba <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3718      	adds	r7, #24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20000028 	.word	0x20000028
 8005fc8:	165e9f81 	.word	0x165e9f81

08005fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e049      	b.n	8006072 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d106      	bne.n	8005ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f7fc ff4a 	bl	8002e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f000 fd30 	bl	8006a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3708      	adds	r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
	...

0800607c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b01      	cmp	r3, #1
 800608e:	d001      	beq.n	8006094 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e054      	b.n	800613e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68da      	ldr	r2, [r3, #12]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f042 0201 	orr.w	r2, r2, #1
 80060aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a26      	ldr	r2, [pc, #152]	; (800614c <HAL_TIM_Base_Start_IT+0xd0>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d022      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060be:	d01d      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a22      	ldr	r2, [pc, #136]	; (8006150 <HAL_TIM_Base_Start_IT+0xd4>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d018      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a21      	ldr	r2, [pc, #132]	; (8006154 <HAL_TIM_Base_Start_IT+0xd8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d013      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1f      	ldr	r2, [pc, #124]	; (8006158 <HAL_TIM_Base_Start_IT+0xdc>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00e      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1e      	ldr	r2, [pc, #120]	; (800615c <HAL_TIM_Base_Start_IT+0xe0>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d009      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1c      	ldr	r2, [pc, #112]	; (8006160 <HAL_TIM_Base_Start_IT+0xe4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d004      	beq.n	80060fc <HAL_TIM_Base_Start_IT+0x80>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a1b      	ldr	r2, [pc, #108]	; (8006164 <HAL_TIM_Base_Start_IT+0xe8>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d115      	bne.n	8006128 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689a      	ldr	r2, [r3, #8]
 8006102:	4b19      	ldr	r3, [pc, #100]	; (8006168 <HAL_TIM_Base_Start_IT+0xec>)
 8006104:	4013      	ands	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b06      	cmp	r3, #6
 800610c:	d015      	beq.n	800613a <HAL_TIM_Base_Start_IT+0xbe>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006114:	d011      	beq.n	800613a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f042 0201 	orr.w	r2, r2, #1
 8006124:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006126:	e008      	b.n	800613a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f042 0201 	orr.w	r2, r2, #1
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	e000      	b.n	800613c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	40010000 	.word	0x40010000
 8006150:	40000400 	.word	0x40000400
 8006154:	40000800 	.word	0x40000800
 8006158:	40000c00 	.word	0x40000c00
 800615c:	40010400 	.word	0x40010400
 8006160:	40014000 	.word	0x40014000
 8006164:	40001800 	.word	0x40001800
 8006168:	00010007 	.word	0x00010007

0800616c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e049      	b.n	8006212 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d106      	bne.n	8006198 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f841 	bl	800621a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2202      	movs	r2, #2
 800619c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	3304      	adds	r3, #4
 80061a8:	4619      	mov	r1, r3
 80061aa:	4610      	mov	r0, r2
 80061ac:	f000 fc60 	bl	8006a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d109      	bne.n	8006254 <HAL_TIM_PWM_Start+0x24>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf14      	ite	ne
 800624c:	2301      	movne	r3, #1
 800624e:	2300      	moveq	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	e03c      	b.n	80062ce <HAL_TIM_PWM_Start+0x9e>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b04      	cmp	r3, #4
 8006258:	d109      	bne.n	800626e <HAL_TIM_PWM_Start+0x3e>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	e02f      	b.n	80062ce <HAL_TIM_PWM_Start+0x9e>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b08      	cmp	r3, #8
 8006272:	d109      	bne.n	8006288 <HAL_TIM_PWM_Start+0x58>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	bf14      	ite	ne
 8006280:	2301      	movne	r3, #1
 8006282:	2300      	moveq	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	e022      	b.n	80062ce <HAL_TIM_PWM_Start+0x9e>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	2b0c      	cmp	r3, #12
 800628c:	d109      	bne.n	80062a2 <HAL_TIM_PWM_Start+0x72>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b01      	cmp	r3, #1
 8006298:	bf14      	ite	ne
 800629a:	2301      	movne	r3, #1
 800629c:	2300      	moveq	r3, #0
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	e015      	b.n	80062ce <HAL_TIM_PWM_Start+0x9e>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d109      	bne.n	80062bc <HAL_TIM_PWM_Start+0x8c>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	bf14      	ite	ne
 80062b4:	2301      	movne	r3, #1
 80062b6:	2300      	moveq	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	e008      	b.n	80062ce <HAL_TIM_PWM_Start+0x9e>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	bf14      	ite	ne
 80062c8:	2301      	movne	r3, #1
 80062ca:	2300      	moveq	r3, #0
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e092      	b.n	80063fc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d104      	bne.n	80062e6 <HAL_TIM_PWM_Start+0xb6>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062e4:	e023      	b.n	800632e <HAL_TIM_PWM_Start+0xfe>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d104      	bne.n	80062f6 <HAL_TIM_PWM_Start+0xc6>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2202      	movs	r2, #2
 80062f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f4:	e01b      	b.n	800632e <HAL_TIM_PWM_Start+0xfe>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d104      	bne.n	8006306 <HAL_TIM_PWM_Start+0xd6>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006304:	e013      	b.n	800632e <HAL_TIM_PWM_Start+0xfe>
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b0c      	cmp	r3, #12
 800630a:	d104      	bne.n	8006316 <HAL_TIM_PWM_Start+0xe6>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2202      	movs	r2, #2
 8006310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006314:	e00b      	b.n	800632e <HAL_TIM_PWM_Start+0xfe>
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b10      	cmp	r3, #16
 800631a:	d104      	bne.n	8006326 <HAL_TIM_PWM_Start+0xf6>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2202      	movs	r2, #2
 8006320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006324:	e003      	b.n	800632e <HAL_TIM_PWM_Start+0xfe>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2202      	movs	r2, #2
 800632a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2201      	movs	r2, #1
 8006334:	6839      	ldr	r1, [r7, #0]
 8006336:	4618      	mov	r0, r3
 8006338:	f000 ff32 	bl	80071a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a30      	ldr	r2, [pc, #192]	; (8006404 <HAL_TIM_PWM_Start+0x1d4>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d004      	beq.n	8006350 <HAL_TIM_PWM_Start+0x120>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a2f      	ldr	r2, [pc, #188]	; (8006408 <HAL_TIM_PWM_Start+0x1d8>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d101      	bne.n	8006354 <HAL_TIM_PWM_Start+0x124>
 8006350:	2301      	movs	r3, #1
 8006352:	e000      	b.n	8006356 <HAL_TIM_PWM_Start+0x126>
 8006354:	2300      	movs	r3, #0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d007      	beq.n	800636a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006368:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a25      	ldr	r2, [pc, #148]	; (8006404 <HAL_TIM_PWM_Start+0x1d4>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d022      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637c:	d01d      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a22      	ldr	r2, [pc, #136]	; (800640c <HAL_TIM_PWM_Start+0x1dc>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d018      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a20      	ldr	r2, [pc, #128]	; (8006410 <HAL_TIM_PWM_Start+0x1e0>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d013      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1f      	ldr	r2, [pc, #124]	; (8006414 <HAL_TIM_PWM_Start+0x1e4>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d00e      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a19      	ldr	r2, [pc, #100]	; (8006408 <HAL_TIM_PWM_Start+0x1d8>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d009      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a1b      	ldr	r2, [pc, #108]	; (8006418 <HAL_TIM_PWM_Start+0x1e8>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d004      	beq.n	80063ba <HAL_TIM_PWM_Start+0x18a>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a19      	ldr	r2, [pc, #100]	; (800641c <HAL_TIM_PWM_Start+0x1ec>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d115      	bne.n	80063e6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689a      	ldr	r2, [r3, #8]
 80063c0:	4b17      	ldr	r3, [pc, #92]	; (8006420 <HAL_TIM_PWM_Start+0x1f0>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2b06      	cmp	r3, #6
 80063ca:	d015      	beq.n	80063f8 <HAL_TIM_PWM_Start+0x1c8>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063d2:	d011      	beq.n	80063f8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0201 	orr.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e4:	e008      	b.n	80063f8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f042 0201 	orr.w	r2, r2, #1
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	e000      	b.n	80063fa <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40010000 	.word	0x40010000
 8006408:	40010400 	.word	0x40010400
 800640c:	40000400 	.word	0x40000400
 8006410:	40000800 	.word	0x40000800
 8006414:	40000c00 	.word	0x40000c00
 8006418:	40014000 	.word	0x40014000
 800641c:	40001800 	.word	0x40001800
 8006420:	00010007 	.word	0x00010007

08006424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b02      	cmp	r3, #2
 8006438:	d122      	bne.n	8006480 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b02      	cmp	r3, #2
 8006446:	d11b      	bne.n	8006480 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0202 	mvn.w	r2, #2
 8006450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fae4 	bl	8006a34 <HAL_TIM_IC_CaptureCallback>
 800646c:	e005      	b.n	800647a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 fad6 	bl	8006a20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 fae7 	bl	8006a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	2b04      	cmp	r3, #4
 800648c:	d122      	bne.n	80064d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0304 	and.w	r3, r3, #4
 8006498:	2b04      	cmp	r3, #4
 800649a:	d11b      	bne.n	80064d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0204 	mvn.w	r2, #4
 80064a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2202      	movs	r2, #2
 80064aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 faba 	bl	8006a34 <HAL_TIM_IC_CaptureCallback>
 80064c0:	e005      	b.n	80064ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 faac 	bl	8006a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fabd 	bl	8006a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0308 	and.w	r3, r3, #8
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d122      	bne.n	8006528 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0308 	and.w	r3, r3, #8
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d11b      	bne.n	8006528 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0208 	mvn.w	r2, #8
 80064f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2204      	movs	r2, #4
 80064fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	f003 0303 	and.w	r3, r3, #3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d003      	beq.n	8006516 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fa90 	bl	8006a34 <HAL_TIM_IC_CaptureCallback>
 8006514:	e005      	b.n	8006522 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 fa82 	bl	8006a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 fa93 	bl	8006a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	2b10      	cmp	r3, #16
 8006534:	d122      	bne.n	800657c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f003 0310 	and.w	r3, r3, #16
 8006540:	2b10      	cmp	r3, #16
 8006542:	d11b      	bne.n	800657c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0210 	mvn.w	r2, #16
 800654c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2208      	movs	r2, #8
 8006552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fa66 	bl	8006a34 <HAL_TIM_IC_CaptureCallback>
 8006568:	e005      	b.n	8006576 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fa58 	bl	8006a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 fa69 	bl	8006a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b01      	cmp	r3, #1
 8006588:	d10e      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b01      	cmp	r3, #1
 8006596:	d107      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0201 	mvn.w	r2, #1
 80065a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7fc f966 	bl	8002874 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b2:	2b80      	cmp	r3, #128	; 0x80
 80065b4:	d10e      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c0:	2b80      	cmp	r3, #128	; 0x80
 80065c2:	d107      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80065cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 fea4 	bl	800731c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065e2:	d10e      	bne.n	8006602 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ee:	2b80      	cmp	r3, #128	; 0x80
 80065f0:	d107      	bne.n	8006602 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80065fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fe97 	bl	8007330 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800660c:	2b40      	cmp	r3, #64	; 0x40
 800660e:	d10e      	bne.n	800662e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800661a:	2b40      	cmp	r3, #64	; 0x40
 800661c:	d107      	bne.n	800662e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fa17 	bl	8006a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	f003 0320 	and.w	r3, r3, #32
 8006638:	2b20      	cmp	r3, #32
 800663a:	d10e      	bne.n	800665a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f003 0320 	and.w	r3, r3, #32
 8006646:	2b20      	cmp	r3, #32
 8006648:	d107      	bne.n	800665a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f06f 0220 	mvn.w	r2, #32
 8006652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fe57 	bl	8007308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800665a:	bf00      	nop
 800665c:	3708      	adds	r7, #8
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
	...

08006664 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800667a:	2b01      	cmp	r3, #1
 800667c:	d101      	bne.n	8006682 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800667e:	2302      	movs	r3, #2
 8006680:	e0ff      	b.n	8006882 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2b14      	cmp	r3, #20
 800668e:	f200 80f0 	bhi.w	8006872 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006692:	a201      	add	r2, pc, #4	; (adr r2, 8006698 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006698:	080066ed 	.word	0x080066ed
 800669c:	08006873 	.word	0x08006873
 80066a0:	08006873 	.word	0x08006873
 80066a4:	08006873 	.word	0x08006873
 80066a8:	0800672d 	.word	0x0800672d
 80066ac:	08006873 	.word	0x08006873
 80066b0:	08006873 	.word	0x08006873
 80066b4:	08006873 	.word	0x08006873
 80066b8:	0800676f 	.word	0x0800676f
 80066bc:	08006873 	.word	0x08006873
 80066c0:	08006873 	.word	0x08006873
 80066c4:	08006873 	.word	0x08006873
 80066c8:	080067af 	.word	0x080067af
 80066cc:	08006873 	.word	0x08006873
 80066d0:	08006873 	.word	0x08006873
 80066d4:	08006873 	.word	0x08006873
 80066d8:	080067f1 	.word	0x080067f1
 80066dc:	08006873 	.word	0x08006873
 80066e0:	08006873 	.word	0x08006873
 80066e4:	08006873 	.word	0x08006873
 80066e8:	08006831 	.word	0x08006831
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	68b9      	ldr	r1, [r7, #8]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 fa5c 	bl	8006bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	699a      	ldr	r2, [r3, #24]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0208 	orr.w	r2, r2, #8
 8006706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699a      	ldr	r2, [r3, #24]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 0204 	bic.w	r2, r2, #4
 8006716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6999      	ldr	r1, [r3, #24]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	691a      	ldr	r2, [r3, #16]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	430a      	orrs	r2, r1
 8006728:	619a      	str	r2, [r3, #24]
      break;
 800672a:	e0a5      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68b9      	ldr	r1, [r7, #8]
 8006732:	4618      	mov	r0, r3
 8006734:	f000 faae 	bl	8006c94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006746:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	699a      	ldr	r2, [r3, #24]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006756:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6999      	ldr	r1, [r3, #24]
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	021a      	lsls	r2, r3, #8
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	430a      	orrs	r2, r1
 800676a:	619a      	str	r2, [r3, #24]
      break;
 800676c:	e084      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68b9      	ldr	r1, [r7, #8]
 8006774:	4618      	mov	r0, r3
 8006776:	f000 fb05 	bl	8006d84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69da      	ldr	r2, [r3, #28]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f042 0208 	orr.w	r2, r2, #8
 8006788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	69da      	ldr	r2, [r3, #28]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f022 0204 	bic.w	r2, r2, #4
 8006798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	69d9      	ldr	r1, [r3, #28]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	691a      	ldr	r2, [r3, #16]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	61da      	str	r2, [r3, #28]
      break;
 80067ac:	e064      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68b9      	ldr	r1, [r7, #8]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 fb5b 	bl	8006e70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	69da      	ldr	r2, [r3, #28]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69da      	ldr	r2, [r3, #28]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	69d9      	ldr	r1, [r3, #28]
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	021a      	lsls	r2, r3, #8
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	430a      	orrs	r2, r1
 80067ec:	61da      	str	r2, [r3, #28]
      break;
 80067ee:	e043      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f000 fb92 	bl	8006f20 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0208 	orr.w	r2, r2, #8
 800680a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0204 	bic.w	r2, r2, #4
 800681a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800682e:	e023      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	4618      	mov	r0, r3
 8006838:	f000 fbc4 	bl	8006fc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800684a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800685a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	021a      	lsls	r2, r3, #8
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	430a      	orrs	r2, r1
 800686e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006870:	e002      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	75fb      	strb	r3, [r7, #23]
      break;
 8006876:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006880:	7dfb      	ldrb	r3, [r7, #23]
}
 8006882:	4618      	mov	r0, r3
 8006884:	3718      	adds	r7, #24
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop

0800688c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_TIM_ConfigClockSource+0x1c>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e0b4      	b.n	8006a12 <HAL_TIM_ConfigClockSource+0x186>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	4b56      	ldr	r3, [pc, #344]	; (8006a1c <HAL_TIM_ConfigClockSource+0x190>)
 80068c4:	4013      	ands	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068e0:	d03e      	beq.n	8006960 <HAL_TIM_ConfigClockSource+0xd4>
 80068e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068e6:	f200 8087 	bhi.w	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 80068ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ee:	f000 8086 	beq.w	80069fe <HAL_TIM_ConfigClockSource+0x172>
 80068f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f6:	d87f      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 80068f8:	2b70      	cmp	r3, #112	; 0x70
 80068fa:	d01a      	beq.n	8006932 <HAL_TIM_ConfigClockSource+0xa6>
 80068fc:	2b70      	cmp	r3, #112	; 0x70
 80068fe:	d87b      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006900:	2b60      	cmp	r3, #96	; 0x60
 8006902:	d050      	beq.n	80069a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006904:	2b60      	cmp	r3, #96	; 0x60
 8006906:	d877      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006908:	2b50      	cmp	r3, #80	; 0x50
 800690a:	d03c      	beq.n	8006986 <HAL_TIM_ConfigClockSource+0xfa>
 800690c:	2b50      	cmp	r3, #80	; 0x50
 800690e:	d873      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006910:	2b40      	cmp	r3, #64	; 0x40
 8006912:	d058      	beq.n	80069c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006914:	2b40      	cmp	r3, #64	; 0x40
 8006916:	d86f      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006918:	2b30      	cmp	r3, #48	; 0x30
 800691a:	d064      	beq.n	80069e6 <HAL_TIM_ConfigClockSource+0x15a>
 800691c:	2b30      	cmp	r3, #48	; 0x30
 800691e:	d86b      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006920:	2b20      	cmp	r3, #32
 8006922:	d060      	beq.n	80069e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006924:	2b20      	cmp	r3, #32
 8006926:	d867      	bhi.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006928:	2b00      	cmp	r3, #0
 800692a:	d05c      	beq.n	80069e6 <HAL_TIM_ConfigClockSource+0x15a>
 800692c:	2b10      	cmp	r3, #16
 800692e:	d05a      	beq.n	80069e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006930:	e062      	b.n	80069f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6818      	ldr	r0, [r3, #0]
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	6899      	ldr	r1, [r3, #8]
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	685a      	ldr	r2, [r3, #4]
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	f000 fc0d 	bl	8007160 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006954:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68ba      	ldr	r2, [r7, #8]
 800695c:	609a      	str	r2, [r3, #8]
      break;
 800695e:	e04f      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6818      	ldr	r0, [r3, #0]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	6899      	ldr	r1, [r3, #8]
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	685a      	ldr	r2, [r3, #4]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f000 fbf6 	bl	8007160 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006982:	609a      	str	r2, [r3, #8]
      break;
 8006984:	e03c      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6818      	ldr	r0, [r3, #0]
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	6859      	ldr	r1, [r3, #4]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	461a      	mov	r2, r3
 8006994:	f000 fb6a 	bl	800706c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2150      	movs	r1, #80	; 0x50
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 fbc3 	bl	800712a <TIM_ITRx_SetConfig>
      break;
 80069a4:	e02c      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6818      	ldr	r0, [r3, #0]
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	6859      	ldr	r1, [r3, #4]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	461a      	mov	r2, r3
 80069b4:	f000 fb89 	bl	80070ca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2160      	movs	r1, #96	; 0x60
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fbb3 	bl	800712a <TIM_ITRx_SetConfig>
      break;
 80069c4:	e01c      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6818      	ldr	r0, [r3, #0]
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	6859      	ldr	r1, [r3, #4]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	461a      	mov	r2, r3
 80069d4:	f000 fb4a 	bl	800706c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2140      	movs	r1, #64	; 0x40
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 fba3 	bl	800712a <TIM_ITRx_SetConfig>
      break;
 80069e4:	e00c      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4619      	mov	r1, r3
 80069f0:	4610      	mov	r0, r2
 80069f2:	f000 fb9a 	bl	800712a <TIM_ITRx_SetConfig>
      break;
 80069f6:	e003      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	73fb      	strb	r3, [r7, #15]
      break;
 80069fc:	e000      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	fffeff88 	.word	0xfffeff88

08006a20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a28:	bf00      	nop
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a40      	ldr	r2, [pc, #256]	; (8006b84 <TIM_Base_SetConfig+0x114>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d013      	beq.n	8006ab0 <TIM_Base_SetConfig+0x40>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a8e:	d00f      	beq.n	8006ab0 <TIM_Base_SetConfig+0x40>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a3d      	ldr	r2, [pc, #244]	; (8006b88 <TIM_Base_SetConfig+0x118>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d00b      	beq.n	8006ab0 <TIM_Base_SetConfig+0x40>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a3c      	ldr	r2, [pc, #240]	; (8006b8c <TIM_Base_SetConfig+0x11c>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d007      	beq.n	8006ab0 <TIM_Base_SetConfig+0x40>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a3b      	ldr	r2, [pc, #236]	; (8006b90 <TIM_Base_SetConfig+0x120>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d003      	beq.n	8006ab0 <TIM_Base_SetConfig+0x40>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a3a      	ldr	r2, [pc, #232]	; (8006b94 <TIM_Base_SetConfig+0x124>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d108      	bne.n	8006ac2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a2f      	ldr	r2, [pc, #188]	; (8006b84 <TIM_Base_SetConfig+0x114>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d02b      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad0:	d027      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a2c      	ldr	r2, [pc, #176]	; (8006b88 <TIM_Base_SetConfig+0x118>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d023      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a2b      	ldr	r2, [pc, #172]	; (8006b8c <TIM_Base_SetConfig+0x11c>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d01f      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a2a      	ldr	r2, [pc, #168]	; (8006b90 <TIM_Base_SetConfig+0x120>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d01b      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a29      	ldr	r2, [pc, #164]	; (8006b94 <TIM_Base_SetConfig+0x124>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d017      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a28      	ldr	r2, [pc, #160]	; (8006b98 <TIM_Base_SetConfig+0x128>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d013      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a27      	ldr	r2, [pc, #156]	; (8006b9c <TIM_Base_SetConfig+0x12c>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00f      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a26      	ldr	r2, [pc, #152]	; (8006ba0 <TIM_Base_SetConfig+0x130>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d00b      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a25      	ldr	r2, [pc, #148]	; (8006ba4 <TIM_Base_SetConfig+0x134>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d007      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a24      	ldr	r2, [pc, #144]	; (8006ba8 <TIM_Base_SetConfig+0x138>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d003      	beq.n	8006b22 <TIM_Base_SetConfig+0xb2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a23      	ldr	r2, [pc, #140]	; (8006bac <TIM_Base_SetConfig+0x13c>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d108      	bne.n	8006b34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	689a      	ldr	r2, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a0a      	ldr	r2, [pc, #40]	; (8006b84 <TIM_Base_SetConfig+0x114>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_Base_SetConfig+0xf8>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a0c      	ldr	r2, [pc, #48]	; (8006b94 <TIM_Base_SetConfig+0x124>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d103      	bne.n	8006b70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	691a      	ldr	r2, [r3, #16]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	615a      	str	r2, [r3, #20]
}
 8006b76:	bf00      	nop
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40010000 	.word	0x40010000
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40010400 	.word	0x40010400
 8006b98:	40014000 	.word	0x40014000
 8006b9c:	40014400 	.word	0x40014400
 8006ba0:	40014800 	.word	0x40014800
 8006ba4:	40001800 	.word	0x40001800
 8006ba8:	40001c00 	.word	0x40001c00
 8006bac:	40002000 	.word	0x40002000

08006bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f023 0201 	bic.w	r2, r3, #1
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	4b2b      	ldr	r3, [pc, #172]	; (8006c88 <TIM_OC1_SetConfig+0xd8>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0303 	bic.w	r3, r3, #3
 8006be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f023 0302 	bic.w	r3, r3, #2
 8006bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a21      	ldr	r2, [pc, #132]	; (8006c8c <TIM_OC1_SetConfig+0xdc>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d003      	beq.n	8006c14 <TIM_OC1_SetConfig+0x64>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a20      	ldr	r2, [pc, #128]	; (8006c90 <TIM_OC1_SetConfig+0xe0>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d10c      	bne.n	8006c2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	f023 0308 	bic.w	r3, r3, #8
 8006c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f023 0304 	bic.w	r3, r3, #4
 8006c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a16      	ldr	r2, [pc, #88]	; (8006c8c <TIM_OC1_SetConfig+0xdc>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d003      	beq.n	8006c3e <TIM_OC1_SetConfig+0x8e>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a15      	ldr	r2, [pc, #84]	; (8006c90 <TIM_OC1_SetConfig+0xe0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d111      	bne.n	8006c62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	621a      	str	r2, [r3, #32]
}
 8006c7c:	bf00      	nop
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	fffeff8f 	.word	0xfffeff8f
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40010400 	.word	0x40010400

08006c94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b087      	sub	sp, #28
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a1b      	ldr	r3, [r3, #32]
 8006ca2:	f023 0210 	bic.w	r2, r3, #16
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	4b2e      	ldr	r3, [pc, #184]	; (8006d78 <TIM_OC2_SetConfig+0xe4>)
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	021b      	lsls	r3, r3, #8
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f023 0320 	bic.w	r3, r3, #32
 8006cde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	011b      	lsls	r3, r3, #4
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a23      	ldr	r2, [pc, #140]	; (8006d7c <TIM_OC2_SetConfig+0xe8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d003      	beq.n	8006cfc <TIM_OC2_SetConfig+0x68>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a22      	ldr	r2, [pc, #136]	; (8006d80 <TIM_OC2_SetConfig+0xec>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d10d      	bne.n	8006d18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	011b      	lsls	r3, r3, #4
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a18      	ldr	r2, [pc, #96]	; (8006d7c <TIM_OC2_SetConfig+0xe8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d003      	beq.n	8006d28 <TIM_OC2_SetConfig+0x94>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a17      	ldr	r2, [pc, #92]	; (8006d80 <TIM_OC2_SetConfig+0xec>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d113      	bne.n	8006d50 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	693a      	ldr	r2, [r7, #16]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	693a      	ldr	r2, [r7, #16]
 8006d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	621a      	str	r2, [r3, #32]
}
 8006d6a:	bf00      	nop
 8006d6c:	371c      	adds	r7, #28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	feff8fff 	.word	0xfeff8fff
 8006d7c:	40010000 	.word	0x40010000
 8006d80:	40010400 	.word	0x40010400

08006d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b087      	sub	sp, #28
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	69db      	ldr	r3, [r3, #28]
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4b2d      	ldr	r3, [pc, #180]	; (8006e64 <TIM_OC3_SetConfig+0xe0>)
 8006db0:	4013      	ands	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f023 0303 	bic.w	r3, r3, #3
 8006dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	021b      	lsls	r3, r3, #8
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a22      	ldr	r2, [pc, #136]	; (8006e68 <TIM_OC3_SetConfig+0xe4>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d003      	beq.n	8006dea <TIM_OC3_SetConfig+0x66>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a21      	ldr	r2, [pc, #132]	; (8006e6c <TIM_OC3_SetConfig+0xe8>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d10d      	bne.n	8006e06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	021b      	lsls	r3, r3, #8
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a17      	ldr	r2, [pc, #92]	; (8006e68 <TIM_OC3_SetConfig+0xe4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d003      	beq.n	8006e16 <TIM_OC3_SetConfig+0x92>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a16      	ldr	r2, [pc, #88]	; (8006e6c <TIM_OC3_SetConfig+0xe8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d113      	bne.n	8006e3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	011b      	lsls	r3, r3, #4
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	621a      	str	r2, [r3, #32]
}
 8006e58:	bf00      	nop
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	fffeff8f 	.word	0xfffeff8f
 8006e68:	40010000 	.word	0x40010000
 8006e6c:	40010400 	.word	0x40010400

08006e70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	4b1e      	ldr	r3, [pc, #120]	; (8006f14 <TIM_OC4_SetConfig+0xa4>)
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	021b      	lsls	r3, r3, #8
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006eba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	031b      	lsls	r3, r3, #12
 8006ec2:	693a      	ldr	r2, [r7, #16]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a13      	ldr	r2, [pc, #76]	; (8006f18 <TIM_OC4_SetConfig+0xa8>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d003      	beq.n	8006ed8 <TIM_OC4_SetConfig+0x68>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a12      	ldr	r2, [pc, #72]	; (8006f1c <TIM_OC4_SetConfig+0xac>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d109      	bne.n	8006eec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	695b      	ldr	r3, [r3, #20]
 8006ee4:	019b      	lsls	r3, r3, #6
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	693a      	ldr	r2, [r7, #16]
 8006f04:	621a      	str	r2, [r3, #32]
}
 8006f06:	bf00      	nop
 8006f08:	371c      	adds	r7, #28
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	feff8fff 	.word	0xfeff8fff
 8006f18:	40010000 	.word	0x40010000
 8006f1c:	40010400 	.word	0x40010400

08006f20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4b1b      	ldr	r3, [pc, #108]	; (8006fb8 <TIM_OC5_SetConfig+0x98>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006f60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	041b      	lsls	r3, r3, #16
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a12      	ldr	r2, [pc, #72]	; (8006fbc <TIM_OC5_SetConfig+0x9c>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d003      	beq.n	8006f7e <TIM_OC5_SetConfig+0x5e>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a11      	ldr	r2, [pc, #68]	; (8006fc0 <TIM_OC5_SetConfig+0xa0>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d109      	bne.n	8006f92 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	021b      	lsls	r3, r3, #8
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	621a      	str	r2, [r3, #32]
}
 8006fac:	bf00      	nop
 8006fae:	371c      	adds	r7, #28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	fffeff8f 	.word	0xfffeff8f
 8006fbc:	40010000 	.word	0x40010000
 8006fc0:	40010400 	.word	0x40010400

08006fc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	4b1c      	ldr	r3, [pc, #112]	; (8007060 <TIM_OC6_SetConfig+0x9c>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	051b      	lsls	r3, r3, #20
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a13      	ldr	r2, [pc, #76]	; (8007064 <TIM_OC6_SetConfig+0xa0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d003      	beq.n	8007024 <TIM_OC6_SetConfig+0x60>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a12      	ldr	r2, [pc, #72]	; (8007068 <TIM_OC6_SetConfig+0xa4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d109      	bne.n	8007038 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800702a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	029b      	lsls	r3, r3, #10
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	4313      	orrs	r3, r2
 8007036:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	693a      	ldr	r2, [r7, #16]
 8007050:	621a      	str	r2, [r3, #32]
}
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	feff8fff 	.word	0xfeff8fff
 8007064:	40010000 	.word	0x40010000
 8007068:	40010400 	.word	0x40010400

0800706c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800706c:	b480      	push	{r7}
 800706e:	b087      	sub	sp, #28
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	f023 0201 	bic.w	r2, r3, #1
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007096:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	011b      	lsls	r3, r3, #4
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f023 030a 	bic.w	r3, r3, #10
 80070a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	621a      	str	r2, [r3, #32]
}
 80070be:	bf00      	nop
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr

080070ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070ca:	b480      	push	{r7}
 80070cc:	b087      	sub	sp, #28
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	60f8      	str	r0, [r7, #12]
 80070d2:	60b9      	str	r1, [r7, #8]
 80070d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	f023 0210 	bic.w	r2, r3, #16
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	031b      	lsls	r3, r3, #12
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007106:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	4313      	orrs	r3, r2
 8007110:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	621a      	str	r2, [r3, #32]
}
 800711e:	bf00      	nop
 8007120:	371c      	adds	r7, #28
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr

0800712a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800712a:	b480      	push	{r7}
 800712c:	b085      	sub	sp, #20
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007140:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	4313      	orrs	r3, r2
 8007148:	f043 0307 	orr.w	r3, r3, #7
 800714c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	609a      	str	r2, [r3, #8]
}
 8007154:	bf00      	nop
 8007156:	3714      	adds	r7, #20
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007160:	b480      	push	{r7}
 8007162:	b087      	sub	sp, #28
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800717a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	021a      	lsls	r2, r3, #8
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	431a      	orrs	r2, r3
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	4313      	orrs	r3, r2
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	4313      	orrs	r3, r2
 800718c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	609a      	str	r2, [r3, #8]
}
 8007194:	bf00      	nop
 8007196:	371c      	adds	r7, #28
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	f003 031f 	and.w	r3, r3, #31
 80071b2:	2201      	movs	r2, #1
 80071b4:	fa02 f303 	lsl.w	r3, r2, r3
 80071b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6a1a      	ldr	r2, [r3, #32]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	43db      	mvns	r3, r3
 80071c2:	401a      	ands	r2, r3
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6a1a      	ldr	r2, [r3, #32]
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	f003 031f 	and.w	r3, r3, #31
 80071d2:	6879      	ldr	r1, [r7, #4]
 80071d4:	fa01 f303 	lsl.w	r3, r1, r3
 80071d8:	431a      	orrs	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	621a      	str	r2, [r3, #32]
}
 80071de:	bf00      	nop
 80071e0:	371c      	adds	r7, #28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
	...

080071ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d101      	bne.n	8007204 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007200:	2302      	movs	r3, #2
 8007202:	e06d      	b.n	80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2202      	movs	r2, #2
 8007210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a30      	ldr	r2, [pc, #192]	; (80072ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d004      	beq.n	8007238 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a2f      	ldr	r2, [pc, #188]	; (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d108      	bne.n	800724a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800723e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007250:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	4313      	orrs	r3, r2
 800725a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a20      	ldr	r2, [pc, #128]	; (80072ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d022      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007276:	d01d      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a1d      	ldr	r2, [pc, #116]	; (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d018      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a1c      	ldr	r2, [pc, #112]	; (80072f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d013      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a1a      	ldr	r2, [pc, #104]	; (80072fc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d00e      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a15      	ldr	r2, [pc, #84]	; (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d009      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a16      	ldr	r2, [pc, #88]	; (8007300 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d004      	beq.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a15      	ldr	r2, [pc, #84]	; (8007304 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d10c      	bne.n	80072ce <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr
 80072ec:	40010000 	.word	0x40010000
 80072f0:	40010400 	.word	0x40010400
 80072f4:	40000400 	.word	0x40000400
 80072f8:	40000800 	.word	0x40000800
 80072fc:	40000c00 	.word	0x40000c00
 8007300:	40014000 	.word	0x40014000
 8007304:	40001800 	.word	0x40001800

08007308 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e040      	b.n	80073d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800735a:	2b00      	cmp	r3, #0
 800735c:	d106      	bne.n	800736c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fb fe30 	bl	8002fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2224      	movs	r2, #36	; 0x24
 8007370:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 0201 	bic.w	r2, r2, #1
 8007380:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fbf8 	bl	8007b78 <UART_SetConfig>
 8007388:	4603      	mov	r3, r0
 800738a:	2b01      	cmp	r3, #1
 800738c:	d101      	bne.n	8007392 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e022      	b.n	80073d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 fe4e 	bl	800803c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685a      	ldr	r2, [r3, #4]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f042 0201 	orr.w	r2, r2, #1
 80073ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fed5 	bl	8008180 <UART_CheckIdleState>
 80073d6:	4603      	mov	r3, r0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08a      	sub	sp, #40	; 0x28
 80073e4:	af02      	add	r7, sp, #8
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	4613      	mov	r3, r2
 80073ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073f4:	2b20      	cmp	r3, #32
 80073f6:	f040 8081 	bne.w	80074fc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d002      	beq.n	8007406 <HAL_UART_Transmit+0x26>
 8007400:	88fb      	ldrh	r3, [r7, #6]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d101      	bne.n	800740a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e079      	b.n	80074fe <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007410:	2b01      	cmp	r3, #1
 8007412:	d101      	bne.n	8007418 <HAL_UART_Transmit+0x38>
 8007414:	2302      	movs	r3, #2
 8007416:	e072      	b.n	80074fe <HAL_UART_Transmit+0x11e>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2221      	movs	r2, #33	; 0x21
 800742c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800742e:	f7fb ff57 	bl	80032e0 <HAL_GetTick>
 8007432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	88fa      	ldrh	r2, [r7, #6]
 8007438:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	88fa      	ldrh	r2, [r7, #6]
 8007440:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800744c:	d108      	bne.n	8007460 <HAL_UART_Transmit+0x80>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d104      	bne.n	8007460 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007456:	2300      	movs	r3, #0
 8007458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	61bb      	str	r3, [r7, #24]
 800745e:	e003      	b.n	8007468 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007464:	2300      	movs	r3, #0
 8007466:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007470:	e02c      	b.n	80074cc <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	2200      	movs	r2, #0
 800747a:	2180      	movs	r1, #128	; 0x80
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 feb2 	bl	80081e6 <UART_WaitOnFlagUntilTimeout>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e038      	b.n	80074fe <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d10b      	bne.n	80074aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	3302      	adds	r3, #2
 80074a6:	61bb      	str	r3, [r7, #24]
 80074a8:	e007      	b.n	80074ba <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	781a      	ldrb	r2, [r3, #0]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	3301      	adds	r3, #1
 80074b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	3b01      	subs	r3, #1
 80074c4:	b29a      	uxth	r2, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1cc      	bne.n	8007472 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2200      	movs	r2, #0
 80074e0:	2140      	movs	r1, #64	; 0x40
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f000 fe7f 	bl	80081e6 <UART_WaitOnFlagUntilTimeout>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e005      	b.n	80074fe <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2220      	movs	r2, #32
 80074f6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	e000      	b.n	80074fe <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80074fc:	2302      	movs	r3, #2
  }
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3720      	adds	r7, #32
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007506:	b580      	push	{r7, lr}
 8007508:	b08a      	sub	sp, #40	; 0x28
 800750a:	af00      	add	r7, sp, #0
 800750c:	60f8      	str	r0, [r7, #12]
 800750e:	60b9      	str	r1, [r7, #8]
 8007510:	4613      	mov	r3, r2
 8007512:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007518:	2b20      	cmp	r3, #32
 800751a:	d13d      	bne.n	8007598 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d002      	beq.n	8007528 <HAL_UART_Receive_IT+0x22>
 8007522:	88fb      	ldrh	r3, [r7, #6]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d101      	bne.n	800752c <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e036      	b.n	800759a <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007532:	2b01      	cmp	r3, #1
 8007534:	d101      	bne.n	800753a <HAL_UART_Receive_IT+0x34>
 8007536:	2302      	movs	r3, #2
 8007538:	e02f      	b.n	800759a <HAL_UART_Receive_IT+0x94>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d018      	beq.n	8007588 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	613b      	str	r3, [r7, #16]
   return(result);
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800756a:	627b      	str	r3, [r7, #36]	; 0x24
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	461a      	mov	r2, r3
 8007572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007574:	623b      	str	r3, [r7, #32]
 8007576:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	69f9      	ldr	r1, [r7, #28]
 800757a:	6a3a      	ldr	r2, [r7, #32]
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	61bb      	str	r3, [r7, #24]
   return(result);
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e6      	bne.n	8007556 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007588:	88fb      	ldrh	r3, [r7, #6]
 800758a:	461a      	mov	r2, r3
 800758c:	68b9      	ldr	r1, [r7, #8]
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 feee 	bl	8008370 <UART_Start_Receive_IT>
 8007594:	4603      	mov	r3, r0
 8007596:	e000      	b.n	800759a <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007598:	2302      	movs	r3, #2
  }
}
 800759a:	4618      	mov	r0, r3
 800759c:	3728      	adds	r7, #40	; 0x28
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
	...

080075a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b0ba      	sub	sp, #232	; 0xe8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80075ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80075d2:	4013      	ands	r3, r2
 80075d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80075d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d115      	bne.n	800760c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80075e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075e4:	f003 0320 	and.w	r3, r3, #32
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00f      	beq.n	800760c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80075ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075f0:	f003 0320 	and.w	r3, r3, #32
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d009      	beq.n	800760c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f000 828f 	beq.w	8007b20 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	4798      	blx	r3
      }
      return;
 800760a:	e289      	b.n	8007b20 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800760c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 8117 	beq.w	8007844 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d106      	bne.n	8007630 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007622:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007626:	4b85      	ldr	r3, [pc, #532]	; (800783c <HAL_UART_IRQHandler+0x298>)
 8007628:	4013      	ands	r3, r2
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 810a 	beq.w	8007844 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b00      	cmp	r3, #0
 800763a:	d011      	beq.n	8007660 <HAL_UART_IRQHandler+0xbc>
 800763c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00b      	beq.n	8007660 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2201      	movs	r2, #1
 800764e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007656:	f043 0201 	orr.w	r2, r3, #1
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d011      	beq.n	8007690 <HAL_UART_IRQHandler+0xec>
 800766c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00b      	beq.n	8007690 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2202      	movs	r2, #2
 800767e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007686:	f043 0204 	orr.w	r2, r3, #4
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007694:	f003 0304 	and.w	r3, r3, #4
 8007698:	2b00      	cmp	r3, #0
 800769a:	d011      	beq.n	80076c0 <HAL_UART_IRQHandler+0x11c>
 800769c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076a0:	f003 0301 	and.w	r3, r3, #1
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00b      	beq.n	80076c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	2204      	movs	r2, #4
 80076ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076b6:	f043 0202 	orr.w	r2, r3, #2
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d017      	beq.n	80076fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076d0:	f003 0320 	and.w	r3, r3, #32
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d105      	bne.n	80076e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80076d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00b      	beq.n	80076fc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2208      	movs	r2, #8
 80076ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076f2:	f043 0208 	orr.w	r2, r3, #8
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007700:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007704:	2b00      	cmp	r3, #0
 8007706:	d012      	beq.n	800772e <HAL_UART_IRQHandler+0x18a>
 8007708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800770c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00c      	beq.n	800772e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800771c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007724:	f043 0220 	orr.w	r2, r3, #32
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 81f5 	beq.w	8007b24 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800773a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800773e:	f003 0320 	and.w	r3, r3, #32
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00d      	beq.n	8007762 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007746:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b00      	cmp	r3, #0
 8007750:	d007      	beq.n	8007762 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007756:	2b00      	cmp	r3, #0
 8007758:	d003      	beq.n	8007762 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007768:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007776:	2b40      	cmp	r3, #64	; 0x40
 8007778:	d005      	beq.n	8007786 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800777a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800777e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007782:	2b00      	cmp	r3, #0
 8007784:	d04f      	beq.n	8007826 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 febc 	bl	8008504 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007796:	2b40      	cmp	r3, #64	; 0x40
 8007798:	d141      	bne.n	800781e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3308      	adds	r3, #8
 80077a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80077a8:	e853 3f00 	ldrex	r3, [r3]
 80077ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80077b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80077b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3308      	adds	r3, #8
 80077c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80077c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80077ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80077d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80077d6:	e841 2300 	strex	r3, r2, [r1]
 80077da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80077de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1d9      	bne.n	800779a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d013      	beq.n	8007816 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f2:	4a13      	ldr	r2, [pc, #76]	; (8007840 <HAL_UART_IRQHandler+0x29c>)
 80077f4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7fb ff21 	bl	8003642 <HAL_DMA_Abort_IT>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d017      	beq.n	8007836 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800780a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007810:	4610      	mov	r0, r2
 8007812:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007814:	e00f      	b.n	8007836 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f998 	bl	8007b4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800781c:	e00b      	b.n	8007836 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f994 	bl	8007b4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007824:	e007      	b.n	8007836 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 f990 	bl	8007b4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007834:	e176      	b.n	8007b24 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007836:	bf00      	nop
    return;
 8007838:	e174      	b.n	8007b24 <HAL_UART_IRQHandler+0x580>
 800783a:	bf00      	nop
 800783c:	04000120 	.word	0x04000120
 8007840:	080085cb 	.word	0x080085cb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007848:	2b01      	cmp	r3, #1
 800784a:	f040 8144 	bne.w	8007ad6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800784e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007852:	f003 0310 	and.w	r3, r3, #16
 8007856:	2b00      	cmp	r3, #0
 8007858:	f000 813d 	beq.w	8007ad6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800785c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007860:	f003 0310 	and.w	r3, r3, #16
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 8136 	beq.w	8007ad6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2210      	movs	r2, #16
 8007870:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787c:	2b40      	cmp	r3, #64	; 0x40
 800787e:	f040 80b2 	bne.w	80079e6 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800788e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007892:	2b00      	cmp	r3, #0
 8007894:	f000 8148 	beq.w	8007b28 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800789e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078a2:	429a      	cmp	r2, r3
 80078a4:	f080 8140 	bcs.w	8007b28 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078bc:	f000 8085 	beq.w	80079ca <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80078d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80078d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	461a      	mov	r2, r3
 80078e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80078ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80078ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80078f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80078fa:	e841 2300 	strex	r3, r2, [r1]
 80078fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007902:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1da      	bne.n	80078c0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3308      	adds	r3, #8
 8007910:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007914:	e853 3f00 	ldrex	r3, [r3]
 8007918:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800791a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800791c:	f023 0301 	bic.w	r3, r3, #1
 8007920:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	3308      	adds	r3, #8
 800792a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800792e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007932:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007934:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007936:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007940:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1e1      	bne.n	800790a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3308      	adds	r3, #8
 800794c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800795c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3308      	adds	r3, #8
 8007966:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800796a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800796c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007970:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007978:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e3      	bne.n	8007946 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007992:	e853 3f00 	ldrex	r3, [r3]
 8007996:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800799a:	f023 0310 	bic.w	r3, r3, #16
 800799e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80079ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80079ae:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079b4:	e841 2300 	strex	r3, r2, [r1]
 80079b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e4      	bne.n	800798a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7fb fdcc 	bl	8003562 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	b29b      	uxth	r3, r3
 80079dc:	4619      	mov	r1, r3
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 f8be 	bl	8007b60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079e4:	e0a0      	b.n	8007b28 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 8092 	beq.w	8007b2c <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8007a08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 808d 	beq.w	8007b2c <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	e853 3f00 	ldrex	r3, [r3]
 8007a1e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007a34:	647b      	str	r3, [r7, #68]	; 0x44
 8007a36:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a38:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a3c:	e841 2300 	strex	r3, r2, [r1]
 8007a40:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1e4      	bne.n	8007a12 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	623b      	str	r3, [r7, #32]
   return(result);
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	f023 0301 	bic.w	r3, r3, #1
 8007a5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3308      	adds	r3, #8
 8007a68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a6c:	633a      	str	r2, [r7, #48]	; 0x30
 8007a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a74:	e841 2300 	strex	r3, r2, [r1]
 8007a78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e3      	bne.n	8007a48 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2220      	movs	r2, #32
 8007a84:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	e853 3f00 	ldrex	r3, [r3]
 8007a9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f023 0310 	bic.w	r3, r3, #16
 8007aa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ab4:	61fb      	str	r3, [r7, #28]
 8007ab6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab8:	69b9      	ldr	r1, [r7, #24]
 8007aba:	69fa      	ldr	r2, [r7, #28]
 8007abc:	e841 2300 	strex	r3, r2, [r1]
 8007ac0:	617b      	str	r3, [r7, #20]
   return(result);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1e4      	bne.n	8007a92 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ac8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007acc:	4619      	mov	r1, r3
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 f846 	bl	8007b60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ad4:	e02a      	b.n	8007b2c <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00e      	beq.n	8007b00 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d008      	beq.n	8007b00 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d01c      	beq.n	8007b30 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	4798      	blx	r3
    }
    return;
 8007afe:	e017      	b.n	8007b30 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d012      	beq.n	8007b32 <HAL_UART_IRQHandler+0x58e>
 8007b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00c      	beq.n	8007b32 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 fd6c 	bl	80085f6 <UART_EndTransmit_IT>
    return;
 8007b1e:	e008      	b.n	8007b32 <HAL_UART_IRQHandler+0x58e>
      return;
 8007b20:	bf00      	nop
 8007b22:	e006      	b.n	8007b32 <HAL_UART_IRQHandler+0x58e>
    return;
 8007b24:	bf00      	nop
 8007b26:	e004      	b.n	8007b32 <HAL_UART_IRQHandler+0x58e>
      return;
 8007b28:	bf00      	nop
 8007b2a:	e002      	b.n	8007b32 <HAL_UART_IRQHandler+0x58e>
      return;
 8007b2c:	bf00      	nop
 8007b2e:	e000      	b.n	8007b32 <HAL_UART_IRQHandler+0x58e>
    return;
 8007b30:	bf00      	nop
  }

}
 8007b32:	37e8      	adds	r7, #232	; 0xe8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	460b      	mov	r3, r1
 8007b6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b80:	2300      	movs	r3, #0
 8007b82:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	689a      	ldr	r2, [r3, #8]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	431a      	orrs	r2, r3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	69db      	ldr	r3, [r3, #28]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	4ba7      	ldr	r3, [pc, #668]	; (8007e40 <UART_SetConfig+0x2c8>)
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	6812      	ldr	r2, [r2, #0]
 8007baa:	6979      	ldr	r1, [r7, #20]
 8007bac:	430b      	orrs	r3, r1
 8007bae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a1b      	ldr	r3, [r3, #32]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	697a      	ldr	r2, [r7, #20]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a95      	ldr	r2, [pc, #596]	; (8007e44 <UART_SetConfig+0x2cc>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d120      	bne.n	8007c36 <UART_SetConfig+0xbe>
 8007bf4:	4b94      	ldr	r3, [pc, #592]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bfa:	f003 0303 	and.w	r3, r3, #3
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	d816      	bhi.n	8007c30 <UART_SetConfig+0xb8>
 8007c02:	a201      	add	r2, pc, #4	; (adr r2, 8007c08 <UART_SetConfig+0x90>)
 8007c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c08:	08007c19 	.word	0x08007c19
 8007c0c:	08007c25 	.word	0x08007c25
 8007c10:	08007c1f 	.word	0x08007c1f
 8007c14:	08007c2b 	.word	0x08007c2b
 8007c18:	2301      	movs	r3, #1
 8007c1a:	77fb      	strb	r3, [r7, #31]
 8007c1c:	e14f      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c1e:	2302      	movs	r3, #2
 8007c20:	77fb      	strb	r3, [r7, #31]
 8007c22:	e14c      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c24:	2304      	movs	r3, #4
 8007c26:	77fb      	strb	r3, [r7, #31]
 8007c28:	e149      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c2a:	2308      	movs	r3, #8
 8007c2c:	77fb      	strb	r3, [r7, #31]
 8007c2e:	e146      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c30:	2310      	movs	r3, #16
 8007c32:	77fb      	strb	r3, [r7, #31]
 8007c34:	e143      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a84      	ldr	r2, [pc, #528]	; (8007e4c <UART_SetConfig+0x2d4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d132      	bne.n	8007ca6 <UART_SetConfig+0x12e>
 8007c40:	4b81      	ldr	r3, [pc, #516]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c46:	f003 030c 	and.w	r3, r3, #12
 8007c4a:	2b0c      	cmp	r3, #12
 8007c4c:	d828      	bhi.n	8007ca0 <UART_SetConfig+0x128>
 8007c4e:	a201      	add	r2, pc, #4	; (adr r2, 8007c54 <UART_SetConfig+0xdc>)
 8007c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c54:	08007c89 	.word	0x08007c89
 8007c58:	08007ca1 	.word	0x08007ca1
 8007c5c:	08007ca1 	.word	0x08007ca1
 8007c60:	08007ca1 	.word	0x08007ca1
 8007c64:	08007c95 	.word	0x08007c95
 8007c68:	08007ca1 	.word	0x08007ca1
 8007c6c:	08007ca1 	.word	0x08007ca1
 8007c70:	08007ca1 	.word	0x08007ca1
 8007c74:	08007c8f 	.word	0x08007c8f
 8007c78:	08007ca1 	.word	0x08007ca1
 8007c7c:	08007ca1 	.word	0x08007ca1
 8007c80:	08007ca1 	.word	0x08007ca1
 8007c84:	08007c9b 	.word	0x08007c9b
 8007c88:	2300      	movs	r3, #0
 8007c8a:	77fb      	strb	r3, [r7, #31]
 8007c8c:	e117      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c8e:	2302      	movs	r3, #2
 8007c90:	77fb      	strb	r3, [r7, #31]
 8007c92:	e114      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c94:	2304      	movs	r3, #4
 8007c96:	77fb      	strb	r3, [r7, #31]
 8007c98:	e111      	b.n	8007ebe <UART_SetConfig+0x346>
 8007c9a:	2308      	movs	r3, #8
 8007c9c:	77fb      	strb	r3, [r7, #31]
 8007c9e:	e10e      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ca0:	2310      	movs	r3, #16
 8007ca2:	77fb      	strb	r3, [r7, #31]
 8007ca4:	e10b      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a69      	ldr	r2, [pc, #420]	; (8007e50 <UART_SetConfig+0x2d8>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d120      	bne.n	8007cf2 <UART_SetConfig+0x17a>
 8007cb0:	4b65      	ldr	r3, [pc, #404]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cb6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007cba:	2b30      	cmp	r3, #48	; 0x30
 8007cbc:	d013      	beq.n	8007ce6 <UART_SetConfig+0x16e>
 8007cbe:	2b30      	cmp	r3, #48	; 0x30
 8007cc0:	d814      	bhi.n	8007cec <UART_SetConfig+0x174>
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d009      	beq.n	8007cda <UART_SetConfig+0x162>
 8007cc6:	2b20      	cmp	r3, #32
 8007cc8:	d810      	bhi.n	8007cec <UART_SetConfig+0x174>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <UART_SetConfig+0x15c>
 8007cce:	2b10      	cmp	r3, #16
 8007cd0:	d006      	beq.n	8007ce0 <UART_SetConfig+0x168>
 8007cd2:	e00b      	b.n	8007cec <UART_SetConfig+0x174>
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	77fb      	strb	r3, [r7, #31]
 8007cd8:	e0f1      	b.n	8007ebe <UART_SetConfig+0x346>
 8007cda:	2302      	movs	r3, #2
 8007cdc:	77fb      	strb	r3, [r7, #31]
 8007cde:	e0ee      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ce0:	2304      	movs	r3, #4
 8007ce2:	77fb      	strb	r3, [r7, #31]
 8007ce4:	e0eb      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ce6:	2308      	movs	r3, #8
 8007ce8:	77fb      	strb	r3, [r7, #31]
 8007cea:	e0e8      	b.n	8007ebe <UART_SetConfig+0x346>
 8007cec:	2310      	movs	r3, #16
 8007cee:	77fb      	strb	r3, [r7, #31]
 8007cf0:	e0e5      	b.n	8007ebe <UART_SetConfig+0x346>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a57      	ldr	r2, [pc, #348]	; (8007e54 <UART_SetConfig+0x2dc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d120      	bne.n	8007d3e <UART_SetConfig+0x1c6>
 8007cfc:	4b52      	ldr	r3, [pc, #328]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d02:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007d06:	2bc0      	cmp	r3, #192	; 0xc0
 8007d08:	d013      	beq.n	8007d32 <UART_SetConfig+0x1ba>
 8007d0a:	2bc0      	cmp	r3, #192	; 0xc0
 8007d0c:	d814      	bhi.n	8007d38 <UART_SetConfig+0x1c0>
 8007d0e:	2b80      	cmp	r3, #128	; 0x80
 8007d10:	d009      	beq.n	8007d26 <UART_SetConfig+0x1ae>
 8007d12:	2b80      	cmp	r3, #128	; 0x80
 8007d14:	d810      	bhi.n	8007d38 <UART_SetConfig+0x1c0>
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <UART_SetConfig+0x1a8>
 8007d1a:	2b40      	cmp	r3, #64	; 0x40
 8007d1c:	d006      	beq.n	8007d2c <UART_SetConfig+0x1b4>
 8007d1e:	e00b      	b.n	8007d38 <UART_SetConfig+0x1c0>
 8007d20:	2300      	movs	r3, #0
 8007d22:	77fb      	strb	r3, [r7, #31]
 8007d24:	e0cb      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d26:	2302      	movs	r3, #2
 8007d28:	77fb      	strb	r3, [r7, #31]
 8007d2a:	e0c8      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d2c:	2304      	movs	r3, #4
 8007d2e:	77fb      	strb	r3, [r7, #31]
 8007d30:	e0c5      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d32:	2308      	movs	r3, #8
 8007d34:	77fb      	strb	r3, [r7, #31]
 8007d36:	e0c2      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d38:	2310      	movs	r3, #16
 8007d3a:	77fb      	strb	r3, [r7, #31]
 8007d3c:	e0bf      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a45      	ldr	r2, [pc, #276]	; (8007e58 <UART_SetConfig+0x2e0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d125      	bne.n	8007d94 <UART_SetConfig+0x21c>
 8007d48:	4b3f      	ldr	r3, [pc, #252]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d56:	d017      	beq.n	8007d88 <UART_SetConfig+0x210>
 8007d58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d5c:	d817      	bhi.n	8007d8e <UART_SetConfig+0x216>
 8007d5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d62:	d00b      	beq.n	8007d7c <UART_SetConfig+0x204>
 8007d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d68:	d811      	bhi.n	8007d8e <UART_SetConfig+0x216>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d003      	beq.n	8007d76 <UART_SetConfig+0x1fe>
 8007d6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d72:	d006      	beq.n	8007d82 <UART_SetConfig+0x20a>
 8007d74:	e00b      	b.n	8007d8e <UART_SetConfig+0x216>
 8007d76:	2300      	movs	r3, #0
 8007d78:	77fb      	strb	r3, [r7, #31]
 8007d7a:	e0a0      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d7c:	2302      	movs	r3, #2
 8007d7e:	77fb      	strb	r3, [r7, #31]
 8007d80:	e09d      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d82:	2304      	movs	r3, #4
 8007d84:	77fb      	strb	r3, [r7, #31]
 8007d86:	e09a      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	77fb      	strb	r3, [r7, #31]
 8007d8c:	e097      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d8e:	2310      	movs	r3, #16
 8007d90:	77fb      	strb	r3, [r7, #31]
 8007d92:	e094      	b.n	8007ebe <UART_SetConfig+0x346>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a30      	ldr	r2, [pc, #192]	; (8007e5c <UART_SetConfig+0x2e4>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d125      	bne.n	8007dea <UART_SetConfig+0x272>
 8007d9e:	4b2a      	ldr	r3, [pc, #168]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007da8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007dac:	d017      	beq.n	8007dde <UART_SetConfig+0x266>
 8007dae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007db2:	d817      	bhi.n	8007de4 <UART_SetConfig+0x26c>
 8007db4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007db8:	d00b      	beq.n	8007dd2 <UART_SetConfig+0x25a>
 8007dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dbe:	d811      	bhi.n	8007de4 <UART_SetConfig+0x26c>
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d003      	beq.n	8007dcc <UART_SetConfig+0x254>
 8007dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc8:	d006      	beq.n	8007dd8 <UART_SetConfig+0x260>
 8007dca:	e00b      	b.n	8007de4 <UART_SetConfig+0x26c>
 8007dcc:	2301      	movs	r3, #1
 8007dce:	77fb      	strb	r3, [r7, #31]
 8007dd0:	e075      	b.n	8007ebe <UART_SetConfig+0x346>
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	77fb      	strb	r3, [r7, #31]
 8007dd6:	e072      	b.n	8007ebe <UART_SetConfig+0x346>
 8007dd8:	2304      	movs	r3, #4
 8007dda:	77fb      	strb	r3, [r7, #31]
 8007ddc:	e06f      	b.n	8007ebe <UART_SetConfig+0x346>
 8007dde:	2308      	movs	r3, #8
 8007de0:	77fb      	strb	r3, [r7, #31]
 8007de2:	e06c      	b.n	8007ebe <UART_SetConfig+0x346>
 8007de4:	2310      	movs	r3, #16
 8007de6:	77fb      	strb	r3, [r7, #31]
 8007de8:	e069      	b.n	8007ebe <UART_SetConfig+0x346>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a1c      	ldr	r2, [pc, #112]	; (8007e60 <UART_SetConfig+0x2e8>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d137      	bne.n	8007e64 <UART_SetConfig+0x2ec>
 8007df4:	4b14      	ldr	r3, [pc, #80]	; (8007e48 <UART_SetConfig+0x2d0>)
 8007df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dfa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007dfe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e02:	d017      	beq.n	8007e34 <UART_SetConfig+0x2bc>
 8007e04:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e08:	d817      	bhi.n	8007e3a <UART_SetConfig+0x2c2>
 8007e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e0e:	d00b      	beq.n	8007e28 <UART_SetConfig+0x2b0>
 8007e10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e14:	d811      	bhi.n	8007e3a <UART_SetConfig+0x2c2>
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <UART_SetConfig+0x2aa>
 8007e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e1e:	d006      	beq.n	8007e2e <UART_SetConfig+0x2b6>
 8007e20:	e00b      	b.n	8007e3a <UART_SetConfig+0x2c2>
 8007e22:	2300      	movs	r3, #0
 8007e24:	77fb      	strb	r3, [r7, #31]
 8007e26:	e04a      	b.n	8007ebe <UART_SetConfig+0x346>
 8007e28:	2302      	movs	r3, #2
 8007e2a:	77fb      	strb	r3, [r7, #31]
 8007e2c:	e047      	b.n	8007ebe <UART_SetConfig+0x346>
 8007e2e:	2304      	movs	r3, #4
 8007e30:	77fb      	strb	r3, [r7, #31]
 8007e32:	e044      	b.n	8007ebe <UART_SetConfig+0x346>
 8007e34:	2308      	movs	r3, #8
 8007e36:	77fb      	strb	r3, [r7, #31]
 8007e38:	e041      	b.n	8007ebe <UART_SetConfig+0x346>
 8007e3a:	2310      	movs	r3, #16
 8007e3c:	77fb      	strb	r3, [r7, #31]
 8007e3e:	e03e      	b.n	8007ebe <UART_SetConfig+0x346>
 8007e40:	efff69f3 	.word	0xefff69f3
 8007e44:	40011000 	.word	0x40011000
 8007e48:	40023800 	.word	0x40023800
 8007e4c:	40004400 	.word	0x40004400
 8007e50:	40004800 	.word	0x40004800
 8007e54:	40004c00 	.word	0x40004c00
 8007e58:	40005000 	.word	0x40005000
 8007e5c:	40011400 	.word	0x40011400
 8007e60:	40007800 	.word	0x40007800
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a71      	ldr	r2, [pc, #452]	; (8008030 <UART_SetConfig+0x4b8>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d125      	bne.n	8007eba <UART_SetConfig+0x342>
 8007e6e:	4b71      	ldr	r3, [pc, #452]	; (8008034 <UART_SetConfig+0x4bc>)
 8007e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007e78:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e7c:	d017      	beq.n	8007eae <UART_SetConfig+0x336>
 8007e7e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e82:	d817      	bhi.n	8007eb4 <UART_SetConfig+0x33c>
 8007e84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e88:	d00b      	beq.n	8007ea2 <UART_SetConfig+0x32a>
 8007e8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e8e:	d811      	bhi.n	8007eb4 <UART_SetConfig+0x33c>
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d003      	beq.n	8007e9c <UART_SetConfig+0x324>
 8007e94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e98:	d006      	beq.n	8007ea8 <UART_SetConfig+0x330>
 8007e9a:	e00b      	b.n	8007eb4 <UART_SetConfig+0x33c>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	77fb      	strb	r3, [r7, #31]
 8007ea0:	e00d      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ea2:	2302      	movs	r3, #2
 8007ea4:	77fb      	strb	r3, [r7, #31]
 8007ea6:	e00a      	b.n	8007ebe <UART_SetConfig+0x346>
 8007ea8:	2304      	movs	r3, #4
 8007eaa:	77fb      	strb	r3, [r7, #31]
 8007eac:	e007      	b.n	8007ebe <UART_SetConfig+0x346>
 8007eae:	2308      	movs	r3, #8
 8007eb0:	77fb      	strb	r3, [r7, #31]
 8007eb2:	e004      	b.n	8007ebe <UART_SetConfig+0x346>
 8007eb4:	2310      	movs	r3, #16
 8007eb6:	77fb      	strb	r3, [r7, #31]
 8007eb8:	e001      	b.n	8007ebe <UART_SetConfig+0x346>
 8007eba:	2310      	movs	r3, #16
 8007ebc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	69db      	ldr	r3, [r3, #28]
 8007ec2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ec6:	d15a      	bne.n	8007f7e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007ec8:	7ffb      	ldrb	r3, [r7, #31]
 8007eca:	2b08      	cmp	r3, #8
 8007ecc:	d827      	bhi.n	8007f1e <UART_SetConfig+0x3a6>
 8007ece:	a201      	add	r2, pc, #4	; (adr r2, 8007ed4 <UART_SetConfig+0x35c>)
 8007ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed4:	08007ef9 	.word	0x08007ef9
 8007ed8:	08007f01 	.word	0x08007f01
 8007edc:	08007f09 	.word	0x08007f09
 8007ee0:	08007f1f 	.word	0x08007f1f
 8007ee4:	08007f0f 	.word	0x08007f0f
 8007ee8:	08007f1f 	.word	0x08007f1f
 8007eec:	08007f1f 	.word	0x08007f1f
 8007ef0:	08007f1f 	.word	0x08007f1f
 8007ef4:	08007f17 	.word	0x08007f17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ef8:	f7fd f80a 	bl	8004f10 <HAL_RCC_GetPCLK1Freq>
 8007efc:	61b8      	str	r0, [r7, #24]
        break;
 8007efe:	e013      	b.n	8007f28 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f00:	f7fd f81a 	bl	8004f38 <HAL_RCC_GetPCLK2Freq>
 8007f04:	61b8      	str	r0, [r7, #24]
        break;
 8007f06:	e00f      	b.n	8007f28 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f08:	4b4b      	ldr	r3, [pc, #300]	; (8008038 <UART_SetConfig+0x4c0>)
 8007f0a:	61bb      	str	r3, [r7, #24]
        break;
 8007f0c:	e00c      	b.n	8007f28 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f0e:	f7fc ff11 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007f12:	61b8      	str	r0, [r7, #24]
        break;
 8007f14:	e008      	b.n	8007f28 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f1a:	61bb      	str	r3, [r7, #24]
        break;
 8007f1c:	e004      	b.n	8007f28 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	77bb      	strb	r3, [r7, #30]
        break;
 8007f26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d074      	beq.n	8008018 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	005a      	lsls	r2, r3, #1
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	085b      	lsrs	r3, r3, #1
 8007f38:	441a      	add	r2, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2b0f      	cmp	r3, #15
 8007f48:	d916      	bls.n	8007f78 <UART_SetConfig+0x400>
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f50:	d212      	bcs.n	8007f78 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	f023 030f 	bic.w	r3, r3, #15
 8007f5a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	085b      	lsrs	r3, r3, #1
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	f003 0307 	and.w	r3, r3, #7
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	89fb      	ldrh	r3, [r7, #14]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	89fa      	ldrh	r2, [r7, #14]
 8007f74:	60da      	str	r2, [r3, #12]
 8007f76:	e04f      	b.n	8008018 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	77bb      	strb	r3, [r7, #30]
 8007f7c:	e04c      	b.n	8008018 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f7e:	7ffb      	ldrb	r3, [r7, #31]
 8007f80:	2b08      	cmp	r3, #8
 8007f82:	d828      	bhi.n	8007fd6 <UART_SetConfig+0x45e>
 8007f84:	a201      	add	r2, pc, #4	; (adr r2, 8007f8c <UART_SetConfig+0x414>)
 8007f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8a:	bf00      	nop
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb9 	.word	0x08007fb9
 8007f94:	08007fc1 	.word	0x08007fc1
 8007f98:	08007fd7 	.word	0x08007fd7
 8007f9c:	08007fc7 	.word	0x08007fc7
 8007fa0:	08007fd7 	.word	0x08007fd7
 8007fa4:	08007fd7 	.word	0x08007fd7
 8007fa8:	08007fd7 	.word	0x08007fd7
 8007fac:	08007fcf 	.word	0x08007fcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fb0:	f7fc ffae 	bl	8004f10 <HAL_RCC_GetPCLK1Freq>
 8007fb4:	61b8      	str	r0, [r7, #24]
        break;
 8007fb6:	e013      	b.n	8007fe0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fb8:	f7fc ffbe 	bl	8004f38 <HAL_RCC_GetPCLK2Freq>
 8007fbc:	61b8      	str	r0, [r7, #24]
        break;
 8007fbe:	e00f      	b.n	8007fe0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fc0:	4b1d      	ldr	r3, [pc, #116]	; (8008038 <UART_SetConfig+0x4c0>)
 8007fc2:	61bb      	str	r3, [r7, #24]
        break;
 8007fc4:	e00c      	b.n	8007fe0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fc6:	f7fc feb5 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007fca:	61b8      	str	r0, [r7, #24]
        break;
 8007fcc:	e008      	b.n	8007fe0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fd2:	61bb      	str	r3, [r7, #24]
        break;
 8007fd4:	e004      	b.n	8007fe0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	77bb      	strb	r3, [r7, #30]
        break;
 8007fde:	bf00      	nop
    }

    if (pclk != 0U)
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d018      	beq.n	8008018 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	085a      	lsrs	r2, r3, #1
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	441a      	add	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	2b0f      	cmp	r3, #15
 8007ffe:	d909      	bls.n	8008014 <UART_SetConfig+0x49c>
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008006:	d205      	bcs.n	8008014 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	b29a      	uxth	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	60da      	str	r2, [r3, #12]
 8008012:	e001      	b.n	8008018 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008024:	7fbb      	ldrb	r3, [r7, #30]
}
 8008026:	4618      	mov	r0, r3
 8008028:	3720      	adds	r7, #32
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	40007c00 	.word	0x40007c00
 8008034:	40023800 	.word	0x40023800
 8008038:	00f42400 	.word	0x00f42400

0800803c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	f003 0301 	and.w	r3, r3, #1
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00a      	beq.n	8008066 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	430a      	orrs	r2, r1
 8008064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800806a:	f003 0302 	and.w	r3, r3, #2
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00a      	beq.n	8008088 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	430a      	orrs	r2, r1
 8008086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808c:	f003 0304 	and.w	r3, r3, #4
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00a      	beq.n	80080aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ae:	f003 0308 	and.w	r3, r3, #8
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d0:	f003 0310 	and.w	r3, r3, #16
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00a      	beq.n	80080ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	430a      	orrs	r2, r1
 80080ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f2:	f003 0320 	and.w	r3, r3, #32
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	430a      	orrs	r2, r1
 800810e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01a      	beq.n	8008152 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	430a      	orrs	r2, r1
 8008130:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008136:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800813a:	d10a      	bne.n	8008152 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00a      	beq.n	8008174 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	605a      	str	r2, [r3, #4]
  }
}
 8008174:	bf00      	nop
 8008176:	370c      	adds	r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b086      	sub	sp, #24
 8008184:	af02      	add	r7, sp, #8
 8008186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008190:	f7fb f8a6 	bl	80032e0 <HAL_GetTick>
 8008194:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0308 	and.w	r3, r3, #8
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d10e      	bne.n	80081c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f817 	bl	80081e6 <UART_WaitOnFlagUntilTimeout>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d001      	beq.n	80081c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e00d      	b.n	80081de <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2220      	movs	r2, #32
 80081c6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081e6:	b580      	push	{r7, lr}
 80081e8:	b09c      	sub	sp, #112	; 0x70
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	60f8      	str	r0, [r7, #12]
 80081ee:	60b9      	str	r1, [r7, #8]
 80081f0:	603b      	str	r3, [r7, #0]
 80081f2:	4613      	mov	r3, r2
 80081f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081f6:	e0a5      	b.n	8008344 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081fe:	f000 80a1 	beq.w	8008344 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008202:	f7fb f86d 	bl	80032e0 <HAL_GetTick>
 8008206:	4602      	mov	r2, r0
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	1ad3      	subs	r3, r2, r3
 800820c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800820e:	429a      	cmp	r2, r3
 8008210:	d302      	bcc.n	8008218 <UART_WaitOnFlagUntilTimeout+0x32>
 8008212:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008214:	2b00      	cmp	r3, #0
 8008216:	d13e      	bne.n	8008296 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008220:	e853 3f00 	ldrex	r3, [r3]
 8008224:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008228:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800822c:	667b      	str	r3, [r7, #100]	; 0x64
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	461a      	mov	r2, r3
 8008234:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008236:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008238:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800823c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800823e:	e841 2300 	strex	r3, r2, [r1]
 8008242:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1e6      	bne.n	8008218 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	3308      	adds	r3, #8
 8008250:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008254:	e853 3f00 	ldrex	r3, [r3]
 8008258:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800825a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800825c:	f023 0301 	bic.w	r3, r3, #1
 8008260:	663b      	str	r3, [r7, #96]	; 0x60
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3308      	adds	r3, #8
 8008268:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800826a:	64ba      	str	r2, [r7, #72]	; 0x48
 800826c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008270:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008272:	e841 2300 	strex	r3, r2, [r1]
 8008276:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1e5      	bne.n	800824a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2220      	movs	r2, #32
 8008282:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2220      	movs	r2, #32
 8008288:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e067      	b.n	8008366 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 0304 	and.w	r3, r3, #4
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d04f      	beq.n	8008344 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	69db      	ldr	r3, [r3, #28]
 80082aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082b2:	d147      	bne.n	8008344 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c6:	e853 3f00 	ldrex	r3, [r3]
 80082ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80082d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	461a      	mov	r2, r3
 80082da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082dc:	637b      	str	r3, [r7, #52]	; 0x34
 80082de:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082e4:	e841 2300 	strex	r3, r2, [r1]
 80082e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1e6      	bne.n	80082be <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	3308      	adds	r3, #8
 80082f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	e853 3f00 	ldrex	r3, [r3]
 80082fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	f023 0301 	bic.w	r3, r3, #1
 8008306:	66bb      	str	r3, [r7, #104]	; 0x68
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	3308      	adds	r3, #8
 800830e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008310:	623a      	str	r2, [r7, #32]
 8008312:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008314:	69f9      	ldr	r1, [r7, #28]
 8008316:	6a3a      	ldr	r2, [r7, #32]
 8008318:	e841 2300 	strex	r3, r2, [r1]
 800831c:	61bb      	str	r3, [r7, #24]
   return(result);
 800831e:	69bb      	ldr	r3, [r7, #24]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e5      	bne.n	80082f0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2220      	movs	r2, #32
 8008328:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2220      	movs	r2, #32
 800832e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2220      	movs	r2, #32
 8008334:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008340:	2303      	movs	r3, #3
 8008342:	e010      	b.n	8008366 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	69da      	ldr	r2, [r3, #28]
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	4013      	ands	r3, r2
 800834e:	68ba      	ldr	r2, [r7, #8]
 8008350:	429a      	cmp	r2, r3
 8008352:	bf0c      	ite	eq
 8008354:	2301      	moveq	r3, #1
 8008356:	2300      	movne	r3, #0
 8008358:	b2db      	uxtb	r3, r3
 800835a:	461a      	mov	r2, r3
 800835c:	79fb      	ldrb	r3, [r7, #7]
 800835e:	429a      	cmp	r2, r3
 8008360:	f43f af4a 	beq.w	80081f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3770      	adds	r7, #112	; 0x70
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008370:	b480      	push	{r7}
 8008372:	b097      	sub	sp, #92	; 0x5c
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	4613      	mov	r3, r2
 800837c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	88fa      	ldrh	r2, [r7, #6]
 8008388:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	88fa      	ldrh	r2, [r7, #6]
 8008390:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2200      	movs	r2, #0
 8008398:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083a2:	d10e      	bne.n	80083c2 <UART_Start_Receive_IT+0x52>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	691b      	ldr	r3, [r3, #16]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d105      	bne.n	80083b8 <UART_Start_Receive_IT+0x48>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f240 12ff 	movw	r2, #511	; 0x1ff
 80083b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083b6:	e02d      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	22ff      	movs	r2, #255	; 0xff
 80083bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083c0:	e028      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d10d      	bne.n	80083e6 <UART_Start_Receive_IT+0x76>
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	691b      	ldr	r3, [r3, #16]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d104      	bne.n	80083dc <UART_Start_Receive_IT+0x6c>
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	22ff      	movs	r2, #255	; 0xff
 80083d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083da:	e01b      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	227f      	movs	r2, #127	; 0x7f
 80083e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083e4:	e016      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083ee:	d10d      	bne.n	800840c <UART_Start_Receive_IT+0x9c>
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	691b      	ldr	r3, [r3, #16]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d104      	bne.n	8008402 <UART_Start_Receive_IT+0x92>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	227f      	movs	r2, #127	; 0x7f
 80083fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008400:	e008      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	223f      	movs	r2, #63	; 0x3f
 8008406:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800840a:	e003      	b.n	8008414 <UART_Start_Receive_IT+0xa4>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2200      	movs	r2, #0
 8008410:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2222      	movs	r2, #34	; 0x22
 8008420:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	3308      	adds	r3, #8
 8008428:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800842c:	e853 3f00 	ldrex	r3, [r3]
 8008430:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008434:	f043 0301 	orr.w	r3, r3, #1
 8008438:	657b      	str	r3, [r7, #84]	; 0x54
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	3308      	adds	r3, #8
 8008440:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008442:	64ba      	str	r2, [r7, #72]	; 0x48
 8008444:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008448:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e5      	bne.n	8008422 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800845e:	d107      	bne.n	8008470 <UART_Start_Receive_IT+0x100>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d103      	bne.n	8008470 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	4a24      	ldr	r2, [pc, #144]	; (80084fc <UART_Start_Receive_IT+0x18c>)
 800846c:	665a      	str	r2, [r3, #100]	; 0x64
 800846e:	e002      	b.n	8008476 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4a23      	ldr	r2, [pc, #140]	; (8008500 <UART_Start_Receive_IT+0x190>)
 8008474:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d019      	beq.n	80084ba <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800848e:	e853 3f00 	ldrex	r3, [r3]
 8008492:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008496:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800849a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	461a      	mov	r2, r3
 80084a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084a4:	637b      	str	r3, [r7, #52]	; 0x34
 80084a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084ac:	e841 2300 	strex	r3, r2, [r1]
 80084b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80084b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1e6      	bne.n	8008486 <UART_Start_Receive_IT+0x116>
 80084b8:	e018      	b.n	80084ec <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	e853 3f00 	ldrex	r3, [r3]
 80084c6:	613b      	str	r3, [r7, #16]
   return(result);
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	f043 0320 	orr.w	r3, r3, #32
 80084ce:	653b      	str	r3, [r7, #80]	; 0x50
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	461a      	mov	r2, r3
 80084d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084d8:	623b      	str	r3, [r7, #32]
 80084da:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084dc:	69f9      	ldr	r1, [r7, #28]
 80084de:	6a3a      	ldr	r2, [r7, #32]
 80084e0:	e841 2300 	strex	r3, r2, [r1]
 80084e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d1e6      	bne.n	80084ba <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	375c      	adds	r7, #92	; 0x5c
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	080087a7 	.word	0x080087a7
 8008500:	0800864b 	.word	0x0800864b

08008504 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008504:	b480      	push	{r7}
 8008506:	b095      	sub	sp, #84	; 0x54
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800851a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008520:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	461a      	mov	r2, r3
 8008528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800852a:	643b      	str	r3, [r7, #64]	; 0x40
 800852c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008530:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1e6      	bne.n	800850c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	3308      	adds	r3, #8
 8008544:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008546:	6a3b      	ldr	r3, [r7, #32]
 8008548:	e853 3f00 	ldrex	r3, [r3]
 800854c:	61fb      	str	r3, [r7, #28]
   return(result);
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	f023 0301 	bic.w	r3, r3, #1
 8008554:	64bb      	str	r3, [r7, #72]	; 0x48
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3308      	adds	r3, #8
 800855c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800855e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008560:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008564:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008566:	e841 2300 	strex	r3, r2, [r1]
 800856a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1e5      	bne.n	800853e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008576:	2b01      	cmp	r3, #1
 8008578:	d118      	bne.n	80085ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	60bb      	str	r3, [r7, #8]
   return(result);
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	f023 0310 	bic.w	r3, r3, #16
 800858e:	647b      	str	r3, [r7, #68]	; 0x44
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008598:	61bb      	str	r3, [r7, #24]
 800859a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6979      	ldr	r1, [r7, #20]
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	613b      	str	r3, [r7, #16]
   return(result);
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e6      	bne.n	800857a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2220      	movs	r2, #32
 80085b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80085be:	bf00      	nop
 80085c0:	3754      	adds	r7, #84	; 0x54
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr

080085ca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b084      	sub	sp, #16
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f7ff faaf 	bl	8007b4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085ee:	bf00      	nop
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b088      	sub	sp, #32
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	e853 3f00 	ldrex	r3, [r3]
 800860a:	60bb      	str	r3, [r7, #8]
   return(result);
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008612:	61fb      	str	r3, [r7, #28]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	461a      	mov	r2, r3
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	61bb      	str	r3, [r7, #24]
 800861e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008620:	6979      	ldr	r1, [r7, #20]
 8008622:	69ba      	ldr	r2, [r7, #24]
 8008624:	e841 2300 	strex	r3, r2, [r1]
 8008628:	613b      	str	r3, [r7, #16]
   return(result);
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1e6      	bne.n	80085fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2220      	movs	r2, #32
 8008634:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7ff fa7b 	bl	8007b38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008642:	bf00      	nop
 8008644:	3720      	adds	r7, #32
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b096      	sub	sp, #88	; 0x58
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008658:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008660:	2b22      	cmp	r3, #34	; 0x22
 8008662:	f040 8094 	bne.w	800878e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008670:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008674:	b2d9      	uxtb	r1, r3
 8008676:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800867a:	b2da      	uxtb	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008680:	400a      	ands	r2, r1
 8008682:	b2d2      	uxtb	r2, r2
 8008684:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800868a:	1c5a      	adds	r2, r3, #1
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008696:	b29b      	uxth	r3, r3
 8008698:	3b01      	subs	r3, #1
 800869a:	b29a      	uxth	r2, r3
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d177      	bne.n	800879e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b6:	e853 3f00 	ldrex	r3, [r3]
 80086ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80086bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80086c2:	653b      	str	r3, [r7, #80]	; 0x50
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	461a      	mov	r2, r3
 80086ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086cc:	647b      	str	r3, [r7, #68]	; 0x44
 80086ce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80086d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80086d4:	e841 2300 	strex	r3, r2, [r1]
 80086d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80086da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1e6      	bne.n	80086ae <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	3308      	adds	r3, #8
 80086e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ea:	e853 3f00 	ldrex	r3, [r3]
 80086ee:	623b      	str	r3, [r7, #32]
   return(result);
 80086f0:	6a3b      	ldr	r3, [r7, #32]
 80086f2:	f023 0301 	bic.w	r3, r3, #1
 80086f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3308      	adds	r3, #8
 80086fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008700:	633a      	str	r2, [r7, #48]	; 0x30
 8008702:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008706:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800870e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e5      	bne.n	80086e0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2220      	movs	r2, #32
 8008718:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008724:	2b01      	cmp	r3, #1
 8008726:	d12e      	bne.n	8008786 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	e853 3f00 	ldrex	r3, [r3]
 800873a:	60fb      	str	r3, [r7, #12]
   return(result);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f023 0310 	bic.w	r3, r3, #16
 8008742:	64bb      	str	r3, [r7, #72]	; 0x48
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	461a      	mov	r2, r3
 800874a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800874c:	61fb      	str	r3, [r7, #28]
 800874e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008750:	69b9      	ldr	r1, [r7, #24]
 8008752:	69fa      	ldr	r2, [r7, #28]
 8008754:	e841 2300 	strex	r3, r2, [r1]
 8008758:	617b      	str	r3, [r7, #20]
   return(result);
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d1e6      	bne.n	800872e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	f003 0310 	and.w	r3, r3, #16
 800876a:	2b10      	cmp	r3, #16
 800876c:	d103      	bne.n	8008776 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2210      	movs	r2, #16
 8008774:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800877c:	4619      	mov	r1, r3
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff f9ee 	bl	8007b60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008784:	e00b      	b.n	800879e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7fa f8d4 	bl	8002934 <HAL_UART_RxCpltCallback>
}
 800878c:	e007      	b.n	800879e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	699a      	ldr	r2, [r3, #24]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f042 0208 	orr.w	r2, r2, #8
 800879c:	619a      	str	r2, [r3, #24]
}
 800879e:	bf00      	nop
 80087a0:	3758      	adds	r7, #88	; 0x58
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b096      	sub	sp, #88	; 0x58
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80087b4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087bc:	2b22      	cmp	r3, #34	; 0x22
 80087be:	f040 8094 	bne.w	80088ea <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087d0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80087d2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80087d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80087da:	4013      	ands	r3, r2
 80087dc:	b29a      	uxth	r2, r3
 80087de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087e6:	1c9a      	adds	r2, r3, #2
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008804:	b29b      	uxth	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d177      	bne.n	80088fa <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008812:	e853 3f00 	ldrex	r3, [r3]
 8008816:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800881e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	461a      	mov	r2, r3
 8008826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008828:	643b      	str	r3, [r7, #64]	; 0x40
 800882a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800882e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008830:	e841 2300 	strex	r3, r2, [r1]
 8008834:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1e6      	bne.n	800880a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	e853 3f00 	ldrex	r3, [r3]
 800884a:	61fb      	str	r3, [r7, #28]
   return(result);
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	f023 0301 	bic.w	r3, r3, #1
 8008852:	64bb      	str	r3, [r7, #72]	; 0x48
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3308      	adds	r3, #8
 800885a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800885c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800885e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008860:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008862:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008864:	e841 2300 	strex	r3, r2, [r1]
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	2b00      	cmp	r3, #0
 800886e:	d1e5      	bne.n	800883c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2220      	movs	r2, #32
 8008874:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008880:	2b01      	cmp	r3, #1
 8008882:	d12e      	bne.n	80088e2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	e853 3f00 	ldrex	r3, [r3]
 8008896:	60bb      	str	r3, [r7, #8]
   return(result);
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f023 0310 	bic.w	r3, r3, #16
 800889e:	647b      	str	r3, [r7, #68]	; 0x44
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	461a      	mov	r2, r3
 80088a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088a8:	61bb      	str	r3, [r7, #24]
 80088aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ac:	6979      	ldr	r1, [r7, #20]
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	e841 2300 	strex	r3, r2, [r1]
 80088b4:	613b      	str	r3, [r7, #16]
   return(result);
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1e6      	bne.n	800888a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	f003 0310 	and.w	r3, r3, #16
 80088c6:	2b10      	cmp	r3, #16
 80088c8:	d103      	bne.n	80088d2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2210      	movs	r2, #16
 80088d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80088d8:	4619      	mov	r1, r3
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7ff f940 	bl	8007b60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088e0:	e00b      	b.n	80088fa <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f7fa f826 	bl	8002934 <HAL_UART_RxCpltCallback>
}
 80088e8:	e007      	b.n	80088fa <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	699a      	ldr	r2, [r3, #24]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f042 0208 	orr.w	r2, r2, #8
 80088f8:	619a      	str	r2, [r3, #24]
}
 80088fa:	bf00      	nop
 80088fc:	3758      	adds	r7, #88	; 0x58
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
	...

08008904 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008904:	b084      	sub	sp, #16
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
 800890e:	f107 001c 	add.w	r0, r7, #28
 8008912:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008918:	2b01      	cmp	r3, #1
 800891a:	d120      	bne.n	800895e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008920:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68da      	ldr	r2, [r3, #12]
 800892c:	4b20      	ldr	r3, [pc, #128]	; (80089b0 <USB_CoreInit+0xac>)
 800892e:	4013      	ands	r3, r2
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68db      	ldr	r3, [r3, #12]
 8008938:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008942:	2b01      	cmp	r3, #1
 8008944:	d105      	bne.n	8008952 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fa92 	bl	8008e7c <USB_CoreReset>
 8008958:	4603      	mov	r3, r0
 800895a:	73fb      	strb	r3, [r7, #15]
 800895c:	e010      	b.n	8008980 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 fa86 	bl	8008e7c <USB_CoreReset>
 8008970:	4603      	mov	r3, r0
 8008972:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008978:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008982:	2b01      	cmp	r3, #1
 8008984:	d10b      	bne.n	800899e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f043 0206 	orr.w	r2, r3, #6
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f043 0220 	orr.w	r2, r3, #32
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800899e:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089aa:	b004      	add	sp, #16
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	ffbdffbf 	.word	0xffbdffbf

080089b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	f023 0201 	bic.w	r2, r3, #1
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80089c8:	2300      	movs	r3, #0
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b084      	sub	sp, #16
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	460b      	mov	r3, r1
 80089e0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80089e2:	2300      	movs	r3, #0
 80089e4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80089f2:	78fb      	ldrb	r3, [r7, #3]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d115      	bne.n	8008a24 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008a04:	2001      	movs	r0, #1
 8008a06:	f7fa fc77 	bl	80032f8 <HAL_Delay>
      ms++;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fa25 	bl	8008e60 <USB_GetMode>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d01e      	beq.n	8008a5a <USB_SetCurrentMode+0x84>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2b31      	cmp	r3, #49	; 0x31
 8008a20:	d9f0      	bls.n	8008a04 <USB_SetCurrentMode+0x2e>
 8008a22:	e01a      	b.n	8008a5a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a24:	78fb      	ldrb	r3, [r7, #3]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d115      	bne.n	8008a56 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008a36:	2001      	movs	r0, #1
 8008a38:	f7fa fc5e 	bl	80032f8 <HAL_Delay>
      ms++;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fa0c 	bl	8008e60 <USB_GetMode>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d005      	beq.n	8008a5a <USB_SetCurrentMode+0x84>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2b31      	cmp	r3, #49	; 0x31
 8008a52:	d9f0      	bls.n	8008a36 <USB_SetCurrentMode+0x60>
 8008a54:	e001      	b.n	8008a5a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	e005      	b.n	8008a66 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2b32      	cmp	r3, #50	; 0x32
 8008a5e:	d101      	bne.n	8008a64 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e000      	b.n	8008a66 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a70:	b084      	sub	sp, #16
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b086      	sub	sp, #24
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
 8008a7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008a7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	613b      	str	r3, [r7, #16]
 8008a8e:	e009      	b.n	8008aa4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	3340      	adds	r3, #64	; 0x40
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	4413      	add	r3, r2
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	613b      	str	r3, [r7, #16]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	2b0e      	cmp	r3, #14
 8008aa8:	d9f2      	bls.n	8008a90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d11c      	bne.n	8008aea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008abe:	f043 0302 	orr.w	r3, r3, #2
 8008ac2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	601a      	str	r2, [r3, #0]
 8008ae8:	e005      	b.n	8008af6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008afc:	461a      	mov	r2, r3
 8008afe:	2300      	movs	r3, #0
 8008b00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b08:	4619      	mov	r1, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b10:	461a      	mov	r2, r3
 8008b12:	680b      	ldr	r3, [r1, #0]
 8008b14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d10c      	bne.n	8008b36 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d104      	bne.n	8008b2c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008b22:	2100      	movs	r1, #0
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f961 	bl	8008dec <USB_SetDevSpeed>
 8008b2a:	e008      	b.n	8008b3e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008b2c:	2101      	movs	r1, #1
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f95c 	bl	8008dec <USB_SetDevSpeed>
 8008b34:	e003      	b.n	8008b3e <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008b36:	2103      	movs	r1, #3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f957 	bl	8008dec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b3e:	2110      	movs	r1, #16
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f8f3 	bl	8008d2c <USB_FlushTxFifo>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d001      	beq.n	8008b50 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f91d 	bl	8008d90 <USB_FlushRxFifo>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b66:	461a      	mov	r2, r3
 8008b68:	2300      	movs	r3, #0
 8008b6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b72:	461a      	mov	r2, r3
 8008b74:	2300      	movs	r3, #0
 8008b76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b7e:	461a      	mov	r2, r3
 8008b80:	2300      	movs	r3, #0
 8008b82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b84:	2300      	movs	r3, #0
 8008b86:	613b      	str	r3, [r7, #16]
 8008b88:	e043      	b.n	8008c12 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	015a      	lsls	r2, r3, #5
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	4413      	add	r3, r2
 8008b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ba0:	d118      	bne.n	8008bd4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d10a      	bne.n	8008bbe <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008bba:	6013      	str	r3, [r2, #0]
 8008bbc:	e013      	b.n	8008be6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	015a      	lsls	r2, r3, #5
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bca:	461a      	mov	r2, r3
 8008bcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008bd0:	6013      	str	r3, [r2, #0]
 8008bd2:	e008      	b.n	8008be6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	015a      	lsls	r2, r3, #5
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	4413      	add	r3, r2
 8008bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be0:	461a      	mov	r2, r3
 8008be2:	2300      	movs	r3, #0
 8008be4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	015a      	lsls	r2, r3, #5
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4413      	add	r3, r2
 8008bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c04:	461a      	mov	r2, r3
 8008c06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	613b      	str	r3, [r7, #16]
 8008c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d3b7      	bcc.n	8008b8a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	613b      	str	r3, [r7, #16]
 8008c1e:	e043      	b.n	8008ca8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c36:	d118      	bne.n	8008c6a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10a      	bne.n	8008c54 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	015a      	lsls	r2, r3, #5
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	4413      	add	r3, r2
 8008c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e013      	b.n	8008c7c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	015a      	lsls	r2, r3, #5
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c60:	461a      	mov	r2, r3
 8008c62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	e008      	b.n	8008c7c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	015a      	lsls	r2, r3, #5
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	4413      	add	r3, r2
 8008c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c76:	461a      	mov	r2, r3
 8008c78:	2300      	movs	r3, #0
 8008c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c88:	461a      	mov	r2, r3
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	015a      	lsls	r2, r3, #5
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	4413      	add	r3, r2
 8008c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ca0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	613b      	str	r3, [r7, #16]
 8008ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008caa:	693a      	ldr	r2, [r7, #16]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d3b7      	bcc.n	8008c20 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	68fa      	ldr	r2, [r7, #12]
 8008cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cc2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008cd0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d105      	bne.n	8008ce4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	f043 0210 	orr.w	r2, r3, #16
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	699a      	ldr	r2, [r3, #24]
 8008ce8:	4b0e      	ldr	r3, [pc, #56]	; (8008d24 <USB_DevInit+0x2b4>)
 8008cea:	4313      	orrs	r3, r2
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d005      	beq.n	8008d02 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	f043 0208 	orr.w	r2, r3, #8
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d105      	bne.n	8008d14 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	699a      	ldr	r2, [r3, #24]
 8008d0c:	4b06      	ldr	r3, [pc, #24]	; (8008d28 <USB_DevInit+0x2b8>)
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008d14:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3718      	adds	r7, #24
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d20:	b004      	add	sp, #16
 8008d22:	4770      	bx	lr
 8008d24:	803c3800 	.word	0x803c3800
 8008d28:	40000004 	.word	0x40000004

08008d2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	60fb      	str	r3, [r7, #12]
 8008d40:	4a12      	ldr	r2, [pc, #72]	; (8008d8c <USB_FlushTxFifo+0x60>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d901      	bls.n	8008d4a <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008d46:	2303      	movs	r3, #3
 8008d48:	e01a      	b.n	8008d80 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	daf3      	bge.n	8008d3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	019b      	lsls	r3, r3, #6
 8008d5a:	f043 0220 	orr.w	r2, r3, #32
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	3301      	adds	r3, #1
 8008d66:	60fb      	str	r3, [r7, #12]
 8008d68:	4a08      	ldr	r2, [pc, #32]	; (8008d8c <USB_FlushTxFifo+0x60>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d901      	bls.n	8008d72 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8008d6e:	2303      	movs	r3, #3
 8008d70:	e006      	b.n	8008d80 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	f003 0320 	and.w	r3, r3, #32
 8008d7a:	2b20      	cmp	r3, #32
 8008d7c:	d0f1      	beq.n	8008d62 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	00030d40 	.word	0x00030d40

08008d90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	60fb      	str	r3, [r7, #12]
 8008da2:	4a11      	ldr	r2, [pc, #68]	; (8008de8 <USB_FlushRxFifo+0x58>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d901      	bls.n	8008dac <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8008da8:	2303      	movs	r3, #3
 8008daa:	e017      	b.n	8008ddc <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	691b      	ldr	r3, [r3, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	daf3      	bge.n	8008d9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2210      	movs	r2, #16
 8008dbc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	4a08      	ldr	r2, [pc, #32]	; (8008de8 <USB_FlushRxFifo+0x58>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d901      	bls.n	8008dce <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e006      	b.n	8008ddc <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	f003 0310 	and.w	r3, r3, #16
 8008dd6:	2b10      	cmp	r3, #16
 8008dd8:	d0f1      	beq.n	8008dbe <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3714      	adds	r7, #20
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr
 8008de8:	00030d40 	.word	0x00030d40

08008dec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b085      	sub	sp, #20
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	460b      	mov	r3, r1
 8008df6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	78fb      	ldrb	r3, [r7, #3]
 8008e06:	68f9      	ldr	r1, [r7, #12]
 8008e08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3714      	adds	r7, #20
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b085      	sub	sp, #20
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e38:	f023 0303 	bic.w	r3, r3, #3
 8008e3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e4c:	f043 0302 	orr.w	r3, r3, #2
 8008e50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	695b      	ldr	r3, [r3, #20]
 8008e6c:	f003 0301 	and.w	r3, r3, #1
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	370c      	adds	r7, #12
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b085      	sub	sp, #20
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e84:	2300      	movs	r3, #0
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	60fb      	str	r3, [r7, #12]
 8008e8e:	4a13      	ldr	r2, [pc, #76]	; (8008edc <USB_CoreReset+0x60>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d901      	bls.n	8008e98 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	e01a      	b.n	8008ece <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	daf3      	bge.n	8008e88 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	f043 0201 	orr.w	r2, r3, #1
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	60fb      	str	r3, [r7, #12]
 8008eb6:	4a09      	ldr	r2, [pc, #36]	; (8008edc <USB_CoreReset+0x60>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d901      	bls.n	8008ec0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	e006      	b.n	8008ece <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	f003 0301 	and.w	r3, r3, #1
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d0f1      	beq.n	8008eb0 <USB_CoreReset+0x34>

  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	00030d40 	.word	0x00030d40

08008ee0 <__errno>:
 8008ee0:	4b01      	ldr	r3, [pc, #4]	; (8008ee8 <__errno+0x8>)
 8008ee2:	6818      	ldr	r0, [r3, #0]
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	20000034 	.word	0x20000034

08008eec <__libc_init_array>:
 8008eec:	b570      	push	{r4, r5, r6, lr}
 8008eee:	4d0d      	ldr	r5, [pc, #52]	; (8008f24 <__libc_init_array+0x38>)
 8008ef0:	4c0d      	ldr	r4, [pc, #52]	; (8008f28 <__libc_init_array+0x3c>)
 8008ef2:	1b64      	subs	r4, r4, r5
 8008ef4:	10a4      	asrs	r4, r4, #2
 8008ef6:	2600      	movs	r6, #0
 8008ef8:	42a6      	cmp	r6, r4
 8008efa:	d109      	bne.n	8008f10 <__libc_init_array+0x24>
 8008efc:	4d0b      	ldr	r5, [pc, #44]	; (8008f2c <__libc_init_array+0x40>)
 8008efe:	4c0c      	ldr	r4, [pc, #48]	; (8008f30 <__libc_init_array+0x44>)
 8008f00:	f002 feb4 	bl	800bc6c <_init>
 8008f04:	1b64      	subs	r4, r4, r5
 8008f06:	10a4      	asrs	r4, r4, #2
 8008f08:	2600      	movs	r6, #0
 8008f0a:	42a6      	cmp	r6, r4
 8008f0c:	d105      	bne.n	8008f1a <__libc_init_array+0x2e>
 8008f0e:	bd70      	pop	{r4, r5, r6, pc}
 8008f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f14:	4798      	blx	r3
 8008f16:	3601      	adds	r6, #1
 8008f18:	e7ee      	b.n	8008ef8 <__libc_init_array+0xc>
 8008f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f1e:	4798      	blx	r3
 8008f20:	3601      	adds	r6, #1
 8008f22:	e7f2      	b.n	8008f0a <__libc_init_array+0x1e>
 8008f24:	0800c354 	.word	0x0800c354
 8008f28:	0800c354 	.word	0x0800c354
 8008f2c:	0800c354 	.word	0x0800c354
 8008f30:	0800c358 	.word	0x0800c358

08008f34 <memset>:
 8008f34:	4402      	add	r2, r0
 8008f36:	4603      	mov	r3, r0
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d100      	bne.n	8008f3e <memset+0xa>
 8008f3c:	4770      	bx	lr
 8008f3e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f42:	e7f9      	b.n	8008f38 <memset+0x4>

08008f44 <__cvt>:
 8008f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f48:	ec55 4b10 	vmov	r4, r5, d0
 8008f4c:	2d00      	cmp	r5, #0
 8008f4e:	460e      	mov	r6, r1
 8008f50:	4619      	mov	r1, r3
 8008f52:	462b      	mov	r3, r5
 8008f54:	bfbb      	ittet	lt
 8008f56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008f5a:	461d      	movlt	r5, r3
 8008f5c:	2300      	movge	r3, #0
 8008f5e:	232d      	movlt	r3, #45	; 0x2d
 8008f60:	700b      	strb	r3, [r1, #0]
 8008f62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008f68:	4691      	mov	r9, r2
 8008f6a:	f023 0820 	bic.w	r8, r3, #32
 8008f6e:	bfbc      	itt	lt
 8008f70:	4622      	movlt	r2, r4
 8008f72:	4614      	movlt	r4, r2
 8008f74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f78:	d005      	beq.n	8008f86 <__cvt+0x42>
 8008f7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008f7e:	d100      	bne.n	8008f82 <__cvt+0x3e>
 8008f80:	3601      	adds	r6, #1
 8008f82:	2102      	movs	r1, #2
 8008f84:	e000      	b.n	8008f88 <__cvt+0x44>
 8008f86:	2103      	movs	r1, #3
 8008f88:	ab03      	add	r3, sp, #12
 8008f8a:	9301      	str	r3, [sp, #4]
 8008f8c:	ab02      	add	r3, sp, #8
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	ec45 4b10 	vmov	d0, r4, r5
 8008f94:	4653      	mov	r3, sl
 8008f96:	4632      	mov	r2, r6
 8008f98:	f000 fcea 	bl	8009970 <_dtoa_r>
 8008f9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008fa0:	4607      	mov	r7, r0
 8008fa2:	d102      	bne.n	8008faa <__cvt+0x66>
 8008fa4:	f019 0f01 	tst.w	r9, #1
 8008fa8:	d022      	beq.n	8008ff0 <__cvt+0xac>
 8008faa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008fae:	eb07 0906 	add.w	r9, r7, r6
 8008fb2:	d110      	bne.n	8008fd6 <__cvt+0x92>
 8008fb4:	783b      	ldrb	r3, [r7, #0]
 8008fb6:	2b30      	cmp	r3, #48	; 0x30
 8008fb8:	d10a      	bne.n	8008fd0 <__cvt+0x8c>
 8008fba:	2200      	movs	r2, #0
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	f7f7 fda1 	bl	8000b08 <__aeabi_dcmpeq>
 8008fc6:	b918      	cbnz	r0, 8008fd0 <__cvt+0x8c>
 8008fc8:	f1c6 0601 	rsb	r6, r6, #1
 8008fcc:	f8ca 6000 	str.w	r6, [sl]
 8008fd0:	f8da 3000 	ldr.w	r3, [sl]
 8008fd4:	4499      	add	r9, r3
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	2300      	movs	r3, #0
 8008fda:	4620      	mov	r0, r4
 8008fdc:	4629      	mov	r1, r5
 8008fde:	f7f7 fd93 	bl	8000b08 <__aeabi_dcmpeq>
 8008fe2:	b108      	cbz	r0, 8008fe8 <__cvt+0xa4>
 8008fe4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008fe8:	2230      	movs	r2, #48	; 0x30
 8008fea:	9b03      	ldr	r3, [sp, #12]
 8008fec:	454b      	cmp	r3, r9
 8008fee:	d307      	bcc.n	8009000 <__cvt+0xbc>
 8008ff0:	9b03      	ldr	r3, [sp, #12]
 8008ff2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ff4:	1bdb      	subs	r3, r3, r7
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	6013      	str	r3, [r2, #0]
 8008ffa:	b004      	add	sp, #16
 8008ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009000:	1c59      	adds	r1, r3, #1
 8009002:	9103      	str	r1, [sp, #12]
 8009004:	701a      	strb	r2, [r3, #0]
 8009006:	e7f0      	b.n	8008fea <__cvt+0xa6>

08009008 <__exponent>:
 8009008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800900a:	4603      	mov	r3, r0
 800900c:	2900      	cmp	r1, #0
 800900e:	bfb8      	it	lt
 8009010:	4249      	neglt	r1, r1
 8009012:	f803 2b02 	strb.w	r2, [r3], #2
 8009016:	bfb4      	ite	lt
 8009018:	222d      	movlt	r2, #45	; 0x2d
 800901a:	222b      	movge	r2, #43	; 0x2b
 800901c:	2909      	cmp	r1, #9
 800901e:	7042      	strb	r2, [r0, #1]
 8009020:	dd2a      	ble.n	8009078 <__exponent+0x70>
 8009022:	f10d 0407 	add.w	r4, sp, #7
 8009026:	46a4      	mov	ip, r4
 8009028:	270a      	movs	r7, #10
 800902a:	46a6      	mov	lr, r4
 800902c:	460a      	mov	r2, r1
 800902e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009032:	fb07 1516 	mls	r5, r7, r6, r1
 8009036:	3530      	adds	r5, #48	; 0x30
 8009038:	2a63      	cmp	r2, #99	; 0x63
 800903a:	f104 34ff 	add.w	r4, r4, #4294967295
 800903e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009042:	4631      	mov	r1, r6
 8009044:	dcf1      	bgt.n	800902a <__exponent+0x22>
 8009046:	3130      	adds	r1, #48	; 0x30
 8009048:	f1ae 0502 	sub.w	r5, lr, #2
 800904c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009050:	1c44      	adds	r4, r0, #1
 8009052:	4629      	mov	r1, r5
 8009054:	4561      	cmp	r1, ip
 8009056:	d30a      	bcc.n	800906e <__exponent+0x66>
 8009058:	f10d 0209 	add.w	r2, sp, #9
 800905c:	eba2 020e 	sub.w	r2, r2, lr
 8009060:	4565      	cmp	r5, ip
 8009062:	bf88      	it	hi
 8009064:	2200      	movhi	r2, #0
 8009066:	4413      	add	r3, r2
 8009068:	1a18      	subs	r0, r3, r0
 800906a:	b003      	add	sp, #12
 800906c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800906e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009072:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009076:	e7ed      	b.n	8009054 <__exponent+0x4c>
 8009078:	2330      	movs	r3, #48	; 0x30
 800907a:	3130      	adds	r1, #48	; 0x30
 800907c:	7083      	strb	r3, [r0, #2]
 800907e:	70c1      	strb	r1, [r0, #3]
 8009080:	1d03      	adds	r3, r0, #4
 8009082:	e7f1      	b.n	8009068 <__exponent+0x60>

08009084 <_printf_float>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	ed2d 8b02 	vpush	{d8}
 800908c:	b08d      	sub	sp, #52	; 0x34
 800908e:	460c      	mov	r4, r1
 8009090:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009094:	4616      	mov	r6, r2
 8009096:	461f      	mov	r7, r3
 8009098:	4605      	mov	r5, r0
 800909a:	f001 fa55 	bl	800a548 <_localeconv_r>
 800909e:	f8d0 a000 	ldr.w	sl, [r0]
 80090a2:	4650      	mov	r0, sl
 80090a4:	f7f7 f8b4 	bl	8000210 <strlen>
 80090a8:	2300      	movs	r3, #0
 80090aa:	930a      	str	r3, [sp, #40]	; 0x28
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	9305      	str	r3, [sp, #20]
 80090b0:	f8d8 3000 	ldr.w	r3, [r8]
 80090b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80090b8:	3307      	adds	r3, #7
 80090ba:	f023 0307 	bic.w	r3, r3, #7
 80090be:	f103 0208 	add.w	r2, r3, #8
 80090c2:	f8c8 2000 	str.w	r2, [r8]
 80090c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80090ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80090d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80090d6:	9307      	str	r3, [sp, #28]
 80090d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80090dc:	ee08 0a10 	vmov	s16, r0
 80090e0:	4b9f      	ldr	r3, [pc, #636]	; (8009360 <_printf_float+0x2dc>)
 80090e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090e6:	f04f 32ff 	mov.w	r2, #4294967295
 80090ea:	f7f7 fd3f 	bl	8000b6c <__aeabi_dcmpun>
 80090ee:	bb88      	cbnz	r0, 8009154 <_printf_float+0xd0>
 80090f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090f4:	4b9a      	ldr	r3, [pc, #616]	; (8009360 <_printf_float+0x2dc>)
 80090f6:	f04f 32ff 	mov.w	r2, #4294967295
 80090fa:	f7f7 fd19 	bl	8000b30 <__aeabi_dcmple>
 80090fe:	bb48      	cbnz	r0, 8009154 <_printf_float+0xd0>
 8009100:	2200      	movs	r2, #0
 8009102:	2300      	movs	r3, #0
 8009104:	4640      	mov	r0, r8
 8009106:	4649      	mov	r1, r9
 8009108:	f7f7 fd08 	bl	8000b1c <__aeabi_dcmplt>
 800910c:	b110      	cbz	r0, 8009114 <_printf_float+0x90>
 800910e:	232d      	movs	r3, #45	; 0x2d
 8009110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009114:	4b93      	ldr	r3, [pc, #588]	; (8009364 <_printf_float+0x2e0>)
 8009116:	4894      	ldr	r0, [pc, #592]	; (8009368 <_printf_float+0x2e4>)
 8009118:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800911c:	bf94      	ite	ls
 800911e:	4698      	movls	r8, r3
 8009120:	4680      	movhi	r8, r0
 8009122:	2303      	movs	r3, #3
 8009124:	6123      	str	r3, [r4, #16]
 8009126:	9b05      	ldr	r3, [sp, #20]
 8009128:	f023 0204 	bic.w	r2, r3, #4
 800912c:	6022      	str	r2, [r4, #0]
 800912e:	f04f 0900 	mov.w	r9, #0
 8009132:	9700      	str	r7, [sp, #0]
 8009134:	4633      	mov	r3, r6
 8009136:	aa0b      	add	r2, sp, #44	; 0x2c
 8009138:	4621      	mov	r1, r4
 800913a:	4628      	mov	r0, r5
 800913c:	f000 f9d8 	bl	80094f0 <_printf_common>
 8009140:	3001      	adds	r0, #1
 8009142:	f040 8090 	bne.w	8009266 <_printf_float+0x1e2>
 8009146:	f04f 30ff 	mov.w	r0, #4294967295
 800914a:	b00d      	add	sp, #52	; 0x34
 800914c:	ecbd 8b02 	vpop	{d8}
 8009150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009154:	4642      	mov	r2, r8
 8009156:	464b      	mov	r3, r9
 8009158:	4640      	mov	r0, r8
 800915a:	4649      	mov	r1, r9
 800915c:	f7f7 fd06 	bl	8000b6c <__aeabi_dcmpun>
 8009160:	b140      	cbz	r0, 8009174 <_printf_float+0xf0>
 8009162:	464b      	mov	r3, r9
 8009164:	2b00      	cmp	r3, #0
 8009166:	bfbc      	itt	lt
 8009168:	232d      	movlt	r3, #45	; 0x2d
 800916a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800916e:	487f      	ldr	r0, [pc, #508]	; (800936c <_printf_float+0x2e8>)
 8009170:	4b7f      	ldr	r3, [pc, #508]	; (8009370 <_printf_float+0x2ec>)
 8009172:	e7d1      	b.n	8009118 <_printf_float+0x94>
 8009174:	6863      	ldr	r3, [r4, #4]
 8009176:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800917a:	9206      	str	r2, [sp, #24]
 800917c:	1c5a      	adds	r2, r3, #1
 800917e:	d13f      	bne.n	8009200 <_printf_float+0x17c>
 8009180:	2306      	movs	r3, #6
 8009182:	6063      	str	r3, [r4, #4]
 8009184:	9b05      	ldr	r3, [sp, #20]
 8009186:	6861      	ldr	r1, [r4, #4]
 8009188:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800918c:	2300      	movs	r3, #0
 800918e:	9303      	str	r3, [sp, #12]
 8009190:	ab0a      	add	r3, sp, #40	; 0x28
 8009192:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009196:	ab09      	add	r3, sp, #36	; 0x24
 8009198:	ec49 8b10 	vmov	d0, r8, r9
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	6022      	str	r2, [r4, #0]
 80091a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80091a4:	4628      	mov	r0, r5
 80091a6:	f7ff fecd 	bl	8008f44 <__cvt>
 80091aa:	9b06      	ldr	r3, [sp, #24]
 80091ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091ae:	2b47      	cmp	r3, #71	; 0x47
 80091b0:	4680      	mov	r8, r0
 80091b2:	d108      	bne.n	80091c6 <_printf_float+0x142>
 80091b4:	1cc8      	adds	r0, r1, #3
 80091b6:	db02      	blt.n	80091be <_printf_float+0x13a>
 80091b8:	6863      	ldr	r3, [r4, #4]
 80091ba:	4299      	cmp	r1, r3
 80091bc:	dd41      	ble.n	8009242 <_printf_float+0x1be>
 80091be:	f1ab 0b02 	sub.w	fp, fp, #2
 80091c2:	fa5f fb8b 	uxtb.w	fp, fp
 80091c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80091ca:	d820      	bhi.n	800920e <_printf_float+0x18a>
 80091cc:	3901      	subs	r1, #1
 80091ce:	465a      	mov	r2, fp
 80091d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80091d4:	9109      	str	r1, [sp, #36]	; 0x24
 80091d6:	f7ff ff17 	bl	8009008 <__exponent>
 80091da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091dc:	1813      	adds	r3, r2, r0
 80091de:	2a01      	cmp	r2, #1
 80091e0:	4681      	mov	r9, r0
 80091e2:	6123      	str	r3, [r4, #16]
 80091e4:	dc02      	bgt.n	80091ec <_printf_float+0x168>
 80091e6:	6822      	ldr	r2, [r4, #0]
 80091e8:	07d2      	lsls	r2, r2, #31
 80091ea:	d501      	bpl.n	80091f0 <_printf_float+0x16c>
 80091ec:	3301      	adds	r3, #1
 80091ee:	6123      	str	r3, [r4, #16]
 80091f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d09c      	beq.n	8009132 <_printf_float+0xae>
 80091f8:	232d      	movs	r3, #45	; 0x2d
 80091fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091fe:	e798      	b.n	8009132 <_printf_float+0xae>
 8009200:	9a06      	ldr	r2, [sp, #24]
 8009202:	2a47      	cmp	r2, #71	; 0x47
 8009204:	d1be      	bne.n	8009184 <_printf_float+0x100>
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1bc      	bne.n	8009184 <_printf_float+0x100>
 800920a:	2301      	movs	r3, #1
 800920c:	e7b9      	b.n	8009182 <_printf_float+0xfe>
 800920e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009212:	d118      	bne.n	8009246 <_printf_float+0x1c2>
 8009214:	2900      	cmp	r1, #0
 8009216:	6863      	ldr	r3, [r4, #4]
 8009218:	dd0b      	ble.n	8009232 <_printf_float+0x1ae>
 800921a:	6121      	str	r1, [r4, #16]
 800921c:	b913      	cbnz	r3, 8009224 <_printf_float+0x1a0>
 800921e:	6822      	ldr	r2, [r4, #0]
 8009220:	07d0      	lsls	r0, r2, #31
 8009222:	d502      	bpl.n	800922a <_printf_float+0x1a6>
 8009224:	3301      	adds	r3, #1
 8009226:	440b      	add	r3, r1
 8009228:	6123      	str	r3, [r4, #16]
 800922a:	65a1      	str	r1, [r4, #88]	; 0x58
 800922c:	f04f 0900 	mov.w	r9, #0
 8009230:	e7de      	b.n	80091f0 <_printf_float+0x16c>
 8009232:	b913      	cbnz	r3, 800923a <_printf_float+0x1b6>
 8009234:	6822      	ldr	r2, [r4, #0]
 8009236:	07d2      	lsls	r2, r2, #31
 8009238:	d501      	bpl.n	800923e <_printf_float+0x1ba>
 800923a:	3302      	adds	r3, #2
 800923c:	e7f4      	b.n	8009228 <_printf_float+0x1a4>
 800923e:	2301      	movs	r3, #1
 8009240:	e7f2      	b.n	8009228 <_printf_float+0x1a4>
 8009242:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009248:	4299      	cmp	r1, r3
 800924a:	db05      	blt.n	8009258 <_printf_float+0x1d4>
 800924c:	6823      	ldr	r3, [r4, #0]
 800924e:	6121      	str	r1, [r4, #16]
 8009250:	07d8      	lsls	r0, r3, #31
 8009252:	d5ea      	bpl.n	800922a <_printf_float+0x1a6>
 8009254:	1c4b      	adds	r3, r1, #1
 8009256:	e7e7      	b.n	8009228 <_printf_float+0x1a4>
 8009258:	2900      	cmp	r1, #0
 800925a:	bfd4      	ite	le
 800925c:	f1c1 0202 	rsble	r2, r1, #2
 8009260:	2201      	movgt	r2, #1
 8009262:	4413      	add	r3, r2
 8009264:	e7e0      	b.n	8009228 <_printf_float+0x1a4>
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	055a      	lsls	r2, r3, #21
 800926a:	d407      	bmi.n	800927c <_printf_float+0x1f8>
 800926c:	6923      	ldr	r3, [r4, #16]
 800926e:	4642      	mov	r2, r8
 8009270:	4631      	mov	r1, r6
 8009272:	4628      	mov	r0, r5
 8009274:	47b8      	blx	r7
 8009276:	3001      	adds	r0, #1
 8009278:	d12c      	bne.n	80092d4 <_printf_float+0x250>
 800927a:	e764      	b.n	8009146 <_printf_float+0xc2>
 800927c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009280:	f240 80e0 	bls.w	8009444 <_printf_float+0x3c0>
 8009284:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009288:	2200      	movs	r2, #0
 800928a:	2300      	movs	r3, #0
 800928c:	f7f7 fc3c 	bl	8000b08 <__aeabi_dcmpeq>
 8009290:	2800      	cmp	r0, #0
 8009292:	d034      	beq.n	80092fe <_printf_float+0x27a>
 8009294:	4a37      	ldr	r2, [pc, #220]	; (8009374 <_printf_float+0x2f0>)
 8009296:	2301      	movs	r3, #1
 8009298:	4631      	mov	r1, r6
 800929a:	4628      	mov	r0, r5
 800929c:	47b8      	blx	r7
 800929e:	3001      	adds	r0, #1
 80092a0:	f43f af51 	beq.w	8009146 <_printf_float+0xc2>
 80092a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092a8:	429a      	cmp	r2, r3
 80092aa:	db02      	blt.n	80092b2 <_printf_float+0x22e>
 80092ac:	6823      	ldr	r3, [r4, #0]
 80092ae:	07d8      	lsls	r0, r3, #31
 80092b0:	d510      	bpl.n	80092d4 <_printf_float+0x250>
 80092b2:	ee18 3a10 	vmov	r3, s16
 80092b6:	4652      	mov	r2, sl
 80092b8:	4631      	mov	r1, r6
 80092ba:	4628      	mov	r0, r5
 80092bc:	47b8      	blx	r7
 80092be:	3001      	adds	r0, #1
 80092c0:	f43f af41 	beq.w	8009146 <_printf_float+0xc2>
 80092c4:	f04f 0800 	mov.w	r8, #0
 80092c8:	f104 091a 	add.w	r9, r4, #26
 80092cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ce:	3b01      	subs	r3, #1
 80092d0:	4543      	cmp	r3, r8
 80092d2:	dc09      	bgt.n	80092e8 <_printf_float+0x264>
 80092d4:	6823      	ldr	r3, [r4, #0]
 80092d6:	079b      	lsls	r3, r3, #30
 80092d8:	f100 8105 	bmi.w	80094e6 <_printf_float+0x462>
 80092dc:	68e0      	ldr	r0, [r4, #12]
 80092de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092e0:	4298      	cmp	r0, r3
 80092e2:	bfb8      	it	lt
 80092e4:	4618      	movlt	r0, r3
 80092e6:	e730      	b.n	800914a <_printf_float+0xc6>
 80092e8:	2301      	movs	r3, #1
 80092ea:	464a      	mov	r2, r9
 80092ec:	4631      	mov	r1, r6
 80092ee:	4628      	mov	r0, r5
 80092f0:	47b8      	blx	r7
 80092f2:	3001      	adds	r0, #1
 80092f4:	f43f af27 	beq.w	8009146 <_printf_float+0xc2>
 80092f8:	f108 0801 	add.w	r8, r8, #1
 80092fc:	e7e6      	b.n	80092cc <_printf_float+0x248>
 80092fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009300:	2b00      	cmp	r3, #0
 8009302:	dc39      	bgt.n	8009378 <_printf_float+0x2f4>
 8009304:	4a1b      	ldr	r2, [pc, #108]	; (8009374 <_printf_float+0x2f0>)
 8009306:	2301      	movs	r3, #1
 8009308:	4631      	mov	r1, r6
 800930a:	4628      	mov	r0, r5
 800930c:	47b8      	blx	r7
 800930e:	3001      	adds	r0, #1
 8009310:	f43f af19 	beq.w	8009146 <_printf_float+0xc2>
 8009314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009318:	4313      	orrs	r3, r2
 800931a:	d102      	bne.n	8009322 <_printf_float+0x29e>
 800931c:	6823      	ldr	r3, [r4, #0]
 800931e:	07d9      	lsls	r1, r3, #31
 8009320:	d5d8      	bpl.n	80092d4 <_printf_float+0x250>
 8009322:	ee18 3a10 	vmov	r3, s16
 8009326:	4652      	mov	r2, sl
 8009328:	4631      	mov	r1, r6
 800932a:	4628      	mov	r0, r5
 800932c:	47b8      	blx	r7
 800932e:	3001      	adds	r0, #1
 8009330:	f43f af09 	beq.w	8009146 <_printf_float+0xc2>
 8009334:	f04f 0900 	mov.w	r9, #0
 8009338:	f104 0a1a 	add.w	sl, r4, #26
 800933c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800933e:	425b      	negs	r3, r3
 8009340:	454b      	cmp	r3, r9
 8009342:	dc01      	bgt.n	8009348 <_printf_float+0x2c4>
 8009344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009346:	e792      	b.n	800926e <_printf_float+0x1ea>
 8009348:	2301      	movs	r3, #1
 800934a:	4652      	mov	r2, sl
 800934c:	4631      	mov	r1, r6
 800934e:	4628      	mov	r0, r5
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f aef7 	beq.w	8009146 <_printf_float+0xc2>
 8009358:	f109 0901 	add.w	r9, r9, #1
 800935c:	e7ee      	b.n	800933c <_printf_float+0x2b8>
 800935e:	bf00      	nop
 8009360:	7fefffff 	.word	0x7fefffff
 8009364:	0800bf6c 	.word	0x0800bf6c
 8009368:	0800bf70 	.word	0x0800bf70
 800936c:	0800bf78 	.word	0x0800bf78
 8009370:	0800bf74 	.word	0x0800bf74
 8009374:	0800bf7c 	.word	0x0800bf7c
 8009378:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800937a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800937c:	429a      	cmp	r2, r3
 800937e:	bfa8      	it	ge
 8009380:	461a      	movge	r2, r3
 8009382:	2a00      	cmp	r2, #0
 8009384:	4691      	mov	r9, r2
 8009386:	dc37      	bgt.n	80093f8 <_printf_float+0x374>
 8009388:	f04f 0b00 	mov.w	fp, #0
 800938c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009390:	f104 021a 	add.w	r2, r4, #26
 8009394:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009396:	9305      	str	r3, [sp, #20]
 8009398:	eba3 0309 	sub.w	r3, r3, r9
 800939c:	455b      	cmp	r3, fp
 800939e:	dc33      	bgt.n	8009408 <_printf_float+0x384>
 80093a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093a4:	429a      	cmp	r2, r3
 80093a6:	db3b      	blt.n	8009420 <_printf_float+0x39c>
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	07da      	lsls	r2, r3, #31
 80093ac:	d438      	bmi.n	8009420 <_printf_float+0x39c>
 80093ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093b0:	9b05      	ldr	r3, [sp, #20]
 80093b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093b4:	1ad3      	subs	r3, r2, r3
 80093b6:	eba2 0901 	sub.w	r9, r2, r1
 80093ba:	4599      	cmp	r9, r3
 80093bc:	bfa8      	it	ge
 80093be:	4699      	movge	r9, r3
 80093c0:	f1b9 0f00 	cmp.w	r9, #0
 80093c4:	dc35      	bgt.n	8009432 <_printf_float+0x3ae>
 80093c6:	f04f 0800 	mov.w	r8, #0
 80093ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093ce:	f104 0a1a 	add.w	sl, r4, #26
 80093d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093d6:	1a9b      	subs	r3, r3, r2
 80093d8:	eba3 0309 	sub.w	r3, r3, r9
 80093dc:	4543      	cmp	r3, r8
 80093de:	f77f af79 	ble.w	80092d4 <_printf_float+0x250>
 80093e2:	2301      	movs	r3, #1
 80093e4:	4652      	mov	r2, sl
 80093e6:	4631      	mov	r1, r6
 80093e8:	4628      	mov	r0, r5
 80093ea:	47b8      	blx	r7
 80093ec:	3001      	adds	r0, #1
 80093ee:	f43f aeaa 	beq.w	8009146 <_printf_float+0xc2>
 80093f2:	f108 0801 	add.w	r8, r8, #1
 80093f6:	e7ec      	b.n	80093d2 <_printf_float+0x34e>
 80093f8:	4613      	mov	r3, r2
 80093fa:	4631      	mov	r1, r6
 80093fc:	4642      	mov	r2, r8
 80093fe:	4628      	mov	r0, r5
 8009400:	47b8      	blx	r7
 8009402:	3001      	adds	r0, #1
 8009404:	d1c0      	bne.n	8009388 <_printf_float+0x304>
 8009406:	e69e      	b.n	8009146 <_printf_float+0xc2>
 8009408:	2301      	movs	r3, #1
 800940a:	4631      	mov	r1, r6
 800940c:	4628      	mov	r0, r5
 800940e:	9205      	str	r2, [sp, #20]
 8009410:	47b8      	blx	r7
 8009412:	3001      	adds	r0, #1
 8009414:	f43f ae97 	beq.w	8009146 <_printf_float+0xc2>
 8009418:	9a05      	ldr	r2, [sp, #20]
 800941a:	f10b 0b01 	add.w	fp, fp, #1
 800941e:	e7b9      	b.n	8009394 <_printf_float+0x310>
 8009420:	ee18 3a10 	vmov	r3, s16
 8009424:	4652      	mov	r2, sl
 8009426:	4631      	mov	r1, r6
 8009428:	4628      	mov	r0, r5
 800942a:	47b8      	blx	r7
 800942c:	3001      	adds	r0, #1
 800942e:	d1be      	bne.n	80093ae <_printf_float+0x32a>
 8009430:	e689      	b.n	8009146 <_printf_float+0xc2>
 8009432:	9a05      	ldr	r2, [sp, #20]
 8009434:	464b      	mov	r3, r9
 8009436:	4442      	add	r2, r8
 8009438:	4631      	mov	r1, r6
 800943a:	4628      	mov	r0, r5
 800943c:	47b8      	blx	r7
 800943e:	3001      	adds	r0, #1
 8009440:	d1c1      	bne.n	80093c6 <_printf_float+0x342>
 8009442:	e680      	b.n	8009146 <_printf_float+0xc2>
 8009444:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009446:	2a01      	cmp	r2, #1
 8009448:	dc01      	bgt.n	800944e <_printf_float+0x3ca>
 800944a:	07db      	lsls	r3, r3, #31
 800944c:	d538      	bpl.n	80094c0 <_printf_float+0x43c>
 800944e:	2301      	movs	r3, #1
 8009450:	4642      	mov	r2, r8
 8009452:	4631      	mov	r1, r6
 8009454:	4628      	mov	r0, r5
 8009456:	47b8      	blx	r7
 8009458:	3001      	adds	r0, #1
 800945a:	f43f ae74 	beq.w	8009146 <_printf_float+0xc2>
 800945e:	ee18 3a10 	vmov	r3, s16
 8009462:	4652      	mov	r2, sl
 8009464:	4631      	mov	r1, r6
 8009466:	4628      	mov	r0, r5
 8009468:	47b8      	blx	r7
 800946a:	3001      	adds	r0, #1
 800946c:	f43f ae6b 	beq.w	8009146 <_printf_float+0xc2>
 8009470:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009474:	2200      	movs	r2, #0
 8009476:	2300      	movs	r3, #0
 8009478:	f7f7 fb46 	bl	8000b08 <__aeabi_dcmpeq>
 800947c:	b9d8      	cbnz	r0, 80094b6 <_printf_float+0x432>
 800947e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009480:	f108 0201 	add.w	r2, r8, #1
 8009484:	3b01      	subs	r3, #1
 8009486:	4631      	mov	r1, r6
 8009488:	4628      	mov	r0, r5
 800948a:	47b8      	blx	r7
 800948c:	3001      	adds	r0, #1
 800948e:	d10e      	bne.n	80094ae <_printf_float+0x42a>
 8009490:	e659      	b.n	8009146 <_printf_float+0xc2>
 8009492:	2301      	movs	r3, #1
 8009494:	4652      	mov	r2, sl
 8009496:	4631      	mov	r1, r6
 8009498:	4628      	mov	r0, r5
 800949a:	47b8      	blx	r7
 800949c:	3001      	adds	r0, #1
 800949e:	f43f ae52 	beq.w	8009146 <_printf_float+0xc2>
 80094a2:	f108 0801 	add.w	r8, r8, #1
 80094a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094a8:	3b01      	subs	r3, #1
 80094aa:	4543      	cmp	r3, r8
 80094ac:	dcf1      	bgt.n	8009492 <_printf_float+0x40e>
 80094ae:	464b      	mov	r3, r9
 80094b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80094b4:	e6dc      	b.n	8009270 <_printf_float+0x1ec>
 80094b6:	f04f 0800 	mov.w	r8, #0
 80094ba:	f104 0a1a 	add.w	sl, r4, #26
 80094be:	e7f2      	b.n	80094a6 <_printf_float+0x422>
 80094c0:	2301      	movs	r3, #1
 80094c2:	4642      	mov	r2, r8
 80094c4:	e7df      	b.n	8009486 <_printf_float+0x402>
 80094c6:	2301      	movs	r3, #1
 80094c8:	464a      	mov	r2, r9
 80094ca:	4631      	mov	r1, r6
 80094cc:	4628      	mov	r0, r5
 80094ce:	47b8      	blx	r7
 80094d0:	3001      	adds	r0, #1
 80094d2:	f43f ae38 	beq.w	8009146 <_printf_float+0xc2>
 80094d6:	f108 0801 	add.w	r8, r8, #1
 80094da:	68e3      	ldr	r3, [r4, #12]
 80094dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80094de:	1a5b      	subs	r3, r3, r1
 80094e0:	4543      	cmp	r3, r8
 80094e2:	dcf0      	bgt.n	80094c6 <_printf_float+0x442>
 80094e4:	e6fa      	b.n	80092dc <_printf_float+0x258>
 80094e6:	f04f 0800 	mov.w	r8, #0
 80094ea:	f104 0919 	add.w	r9, r4, #25
 80094ee:	e7f4      	b.n	80094da <_printf_float+0x456>

080094f0 <_printf_common>:
 80094f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094f4:	4616      	mov	r6, r2
 80094f6:	4699      	mov	r9, r3
 80094f8:	688a      	ldr	r2, [r1, #8]
 80094fa:	690b      	ldr	r3, [r1, #16]
 80094fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009500:	4293      	cmp	r3, r2
 8009502:	bfb8      	it	lt
 8009504:	4613      	movlt	r3, r2
 8009506:	6033      	str	r3, [r6, #0]
 8009508:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800950c:	4607      	mov	r7, r0
 800950e:	460c      	mov	r4, r1
 8009510:	b10a      	cbz	r2, 8009516 <_printf_common+0x26>
 8009512:	3301      	adds	r3, #1
 8009514:	6033      	str	r3, [r6, #0]
 8009516:	6823      	ldr	r3, [r4, #0]
 8009518:	0699      	lsls	r1, r3, #26
 800951a:	bf42      	ittt	mi
 800951c:	6833      	ldrmi	r3, [r6, #0]
 800951e:	3302      	addmi	r3, #2
 8009520:	6033      	strmi	r3, [r6, #0]
 8009522:	6825      	ldr	r5, [r4, #0]
 8009524:	f015 0506 	ands.w	r5, r5, #6
 8009528:	d106      	bne.n	8009538 <_printf_common+0x48>
 800952a:	f104 0a19 	add.w	sl, r4, #25
 800952e:	68e3      	ldr	r3, [r4, #12]
 8009530:	6832      	ldr	r2, [r6, #0]
 8009532:	1a9b      	subs	r3, r3, r2
 8009534:	42ab      	cmp	r3, r5
 8009536:	dc26      	bgt.n	8009586 <_printf_common+0x96>
 8009538:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800953c:	1e13      	subs	r3, r2, #0
 800953e:	6822      	ldr	r2, [r4, #0]
 8009540:	bf18      	it	ne
 8009542:	2301      	movne	r3, #1
 8009544:	0692      	lsls	r2, r2, #26
 8009546:	d42b      	bmi.n	80095a0 <_printf_common+0xb0>
 8009548:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800954c:	4649      	mov	r1, r9
 800954e:	4638      	mov	r0, r7
 8009550:	47c0      	blx	r8
 8009552:	3001      	adds	r0, #1
 8009554:	d01e      	beq.n	8009594 <_printf_common+0xa4>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	68e5      	ldr	r5, [r4, #12]
 800955a:	6832      	ldr	r2, [r6, #0]
 800955c:	f003 0306 	and.w	r3, r3, #6
 8009560:	2b04      	cmp	r3, #4
 8009562:	bf08      	it	eq
 8009564:	1aad      	subeq	r5, r5, r2
 8009566:	68a3      	ldr	r3, [r4, #8]
 8009568:	6922      	ldr	r2, [r4, #16]
 800956a:	bf0c      	ite	eq
 800956c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009570:	2500      	movne	r5, #0
 8009572:	4293      	cmp	r3, r2
 8009574:	bfc4      	itt	gt
 8009576:	1a9b      	subgt	r3, r3, r2
 8009578:	18ed      	addgt	r5, r5, r3
 800957a:	2600      	movs	r6, #0
 800957c:	341a      	adds	r4, #26
 800957e:	42b5      	cmp	r5, r6
 8009580:	d11a      	bne.n	80095b8 <_printf_common+0xc8>
 8009582:	2000      	movs	r0, #0
 8009584:	e008      	b.n	8009598 <_printf_common+0xa8>
 8009586:	2301      	movs	r3, #1
 8009588:	4652      	mov	r2, sl
 800958a:	4649      	mov	r1, r9
 800958c:	4638      	mov	r0, r7
 800958e:	47c0      	blx	r8
 8009590:	3001      	adds	r0, #1
 8009592:	d103      	bne.n	800959c <_printf_common+0xac>
 8009594:	f04f 30ff 	mov.w	r0, #4294967295
 8009598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800959c:	3501      	adds	r5, #1
 800959e:	e7c6      	b.n	800952e <_printf_common+0x3e>
 80095a0:	18e1      	adds	r1, r4, r3
 80095a2:	1c5a      	adds	r2, r3, #1
 80095a4:	2030      	movs	r0, #48	; 0x30
 80095a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095aa:	4422      	add	r2, r4
 80095ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095b4:	3302      	adds	r3, #2
 80095b6:	e7c7      	b.n	8009548 <_printf_common+0x58>
 80095b8:	2301      	movs	r3, #1
 80095ba:	4622      	mov	r2, r4
 80095bc:	4649      	mov	r1, r9
 80095be:	4638      	mov	r0, r7
 80095c0:	47c0      	blx	r8
 80095c2:	3001      	adds	r0, #1
 80095c4:	d0e6      	beq.n	8009594 <_printf_common+0xa4>
 80095c6:	3601      	adds	r6, #1
 80095c8:	e7d9      	b.n	800957e <_printf_common+0x8e>
	...

080095cc <_printf_i>:
 80095cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095d0:	460c      	mov	r4, r1
 80095d2:	4691      	mov	r9, r2
 80095d4:	7e27      	ldrb	r7, [r4, #24]
 80095d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80095d8:	2f78      	cmp	r7, #120	; 0x78
 80095da:	4680      	mov	r8, r0
 80095dc:	469a      	mov	sl, r3
 80095de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80095e2:	d807      	bhi.n	80095f4 <_printf_i+0x28>
 80095e4:	2f62      	cmp	r7, #98	; 0x62
 80095e6:	d80a      	bhi.n	80095fe <_printf_i+0x32>
 80095e8:	2f00      	cmp	r7, #0
 80095ea:	f000 80d8 	beq.w	800979e <_printf_i+0x1d2>
 80095ee:	2f58      	cmp	r7, #88	; 0x58
 80095f0:	f000 80a3 	beq.w	800973a <_printf_i+0x16e>
 80095f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80095f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80095fc:	e03a      	b.n	8009674 <_printf_i+0xa8>
 80095fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009602:	2b15      	cmp	r3, #21
 8009604:	d8f6      	bhi.n	80095f4 <_printf_i+0x28>
 8009606:	a001      	add	r0, pc, #4	; (adr r0, 800960c <_printf_i+0x40>)
 8009608:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800960c:	08009665 	.word	0x08009665
 8009610:	08009679 	.word	0x08009679
 8009614:	080095f5 	.word	0x080095f5
 8009618:	080095f5 	.word	0x080095f5
 800961c:	080095f5 	.word	0x080095f5
 8009620:	080095f5 	.word	0x080095f5
 8009624:	08009679 	.word	0x08009679
 8009628:	080095f5 	.word	0x080095f5
 800962c:	080095f5 	.word	0x080095f5
 8009630:	080095f5 	.word	0x080095f5
 8009634:	080095f5 	.word	0x080095f5
 8009638:	08009785 	.word	0x08009785
 800963c:	080096a9 	.word	0x080096a9
 8009640:	08009767 	.word	0x08009767
 8009644:	080095f5 	.word	0x080095f5
 8009648:	080095f5 	.word	0x080095f5
 800964c:	080097a7 	.word	0x080097a7
 8009650:	080095f5 	.word	0x080095f5
 8009654:	080096a9 	.word	0x080096a9
 8009658:	080095f5 	.word	0x080095f5
 800965c:	080095f5 	.word	0x080095f5
 8009660:	0800976f 	.word	0x0800976f
 8009664:	680b      	ldr	r3, [r1, #0]
 8009666:	1d1a      	adds	r2, r3, #4
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	600a      	str	r2, [r1, #0]
 800966c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009674:	2301      	movs	r3, #1
 8009676:	e0a3      	b.n	80097c0 <_printf_i+0x1f4>
 8009678:	6825      	ldr	r5, [r4, #0]
 800967a:	6808      	ldr	r0, [r1, #0]
 800967c:	062e      	lsls	r6, r5, #24
 800967e:	f100 0304 	add.w	r3, r0, #4
 8009682:	d50a      	bpl.n	800969a <_printf_i+0xce>
 8009684:	6805      	ldr	r5, [r0, #0]
 8009686:	600b      	str	r3, [r1, #0]
 8009688:	2d00      	cmp	r5, #0
 800968a:	da03      	bge.n	8009694 <_printf_i+0xc8>
 800968c:	232d      	movs	r3, #45	; 0x2d
 800968e:	426d      	negs	r5, r5
 8009690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009694:	485e      	ldr	r0, [pc, #376]	; (8009810 <_printf_i+0x244>)
 8009696:	230a      	movs	r3, #10
 8009698:	e019      	b.n	80096ce <_printf_i+0x102>
 800969a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800969e:	6805      	ldr	r5, [r0, #0]
 80096a0:	600b      	str	r3, [r1, #0]
 80096a2:	bf18      	it	ne
 80096a4:	b22d      	sxthne	r5, r5
 80096a6:	e7ef      	b.n	8009688 <_printf_i+0xbc>
 80096a8:	680b      	ldr	r3, [r1, #0]
 80096aa:	6825      	ldr	r5, [r4, #0]
 80096ac:	1d18      	adds	r0, r3, #4
 80096ae:	6008      	str	r0, [r1, #0]
 80096b0:	0628      	lsls	r0, r5, #24
 80096b2:	d501      	bpl.n	80096b8 <_printf_i+0xec>
 80096b4:	681d      	ldr	r5, [r3, #0]
 80096b6:	e002      	b.n	80096be <_printf_i+0xf2>
 80096b8:	0669      	lsls	r1, r5, #25
 80096ba:	d5fb      	bpl.n	80096b4 <_printf_i+0xe8>
 80096bc:	881d      	ldrh	r5, [r3, #0]
 80096be:	4854      	ldr	r0, [pc, #336]	; (8009810 <_printf_i+0x244>)
 80096c0:	2f6f      	cmp	r7, #111	; 0x6f
 80096c2:	bf0c      	ite	eq
 80096c4:	2308      	moveq	r3, #8
 80096c6:	230a      	movne	r3, #10
 80096c8:	2100      	movs	r1, #0
 80096ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80096ce:	6866      	ldr	r6, [r4, #4]
 80096d0:	60a6      	str	r6, [r4, #8]
 80096d2:	2e00      	cmp	r6, #0
 80096d4:	bfa2      	ittt	ge
 80096d6:	6821      	ldrge	r1, [r4, #0]
 80096d8:	f021 0104 	bicge.w	r1, r1, #4
 80096dc:	6021      	strge	r1, [r4, #0]
 80096de:	b90d      	cbnz	r5, 80096e4 <_printf_i+0x118>
 80096e0:	2e00      	cmp	r6, #0
 80096e2:	d04d      	beq.n	8009780 <_printf_i+0x1b4>
 80096e4:	4616      	mov	r6, r2
 80096e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80096ea:	fb03 5711 	mls	r7, r3, r1, r5
 80096ee:	5dc7      	ldrb	r7, [r0, r7]
 80096f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096f4:	462f      	mov	r7, r5
 80096f6:	42bb      	cmp	r3, r7
 80096f8:	460d      	mov	r5, r1
 80096fa:	d9f4      	bls.n	80096e6 <_printf_i+0x11a>
 80096fc:	2b08      	cmp	r3, #8
 80096fe:	d10b      	bne.n	8009718 <_printf_i+0x14c>
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	07df      	lsls	r7, r3, #31
 8009704:	d508      	bpl.n	8009718 <_printf_i+0x14c>
 8009706:	6923      	ldr	r3, [r4, #16]
 8009708:	6861      	ldr	r1, [r4, #4]
 800970a:	4299      	cmp	r1, r3
 800970c:	bfde      	ittt	le
 800970e:	2330      	movle	r3, #48	; 0x30
 8009710:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009714:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009718:	1b92      	subs	r2, r2, r6
 800971a:	6122      	str	r2, [r4, #16]
 800971c:	f8cd a000 	str.w	sl, [sp]
 8009720:	464b      	mov	r3, r9
 8009722:	aa03      	add	r2, sp, #12
 8009724:	4621      	mov	r1, r4
 8009726:	4640      	mov	r0, r8
 8009728:	f7ff fee2 	bl	80094f0 <_printf_common>
 800972c:	3001      	adds	r0, #1
 800972e:	d14c      	bne.n	80097ca <_printf_i+0x1fe>
 8009730:	f04f 30ff 	mov.w	r0, #4294967295
 8009734:	b004      	add	sp, #16
 8009736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800973a:	4835      	ldr	r0, [pc, #212]	; (8009810 <_printf_i+0x244>)
 800973c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009740:	6823      	ldr	r3, [r4, #0]
 8009742:	680e      	ldr	r6, [r1, #0]
 8009744:	061f      	lsls	r7, r3, #24
 8009746:	f856 5b04 	ldr.w	r5, [r6], #4
 800974a:	600e      	str	r6, [r1, #0]
 800974c:	d514      	bpl.n	8009778 <_printf_i+0x1ac>
 800974e:	07d9      	lsls	r1, r3, #31
 8009750:	bf44      	itt	mi
 8009752:	f043 0320 	orrmi.w	r3, r3, #32
 8009756:	6023      	strmi	r3, [r4, #0]
 8009758:	b91d      	cbnz	r5, 8009762 <_printf_i+0x196>
 800975a:	6823      	ldr	r3, [r4, #0]
 800975c:	f023 0320 	bic.w	r3, r3, #32
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	2310      	movs	r3, #16
 8009764:	e7b0      	b.n	80096c8 <_printf_i+0xfc>
 8009766:	6823      	ldr	r3, [r4, #0]
 8009768:	f043 0320 	orr.w	r3, r3, #32
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	2378      	movs	r3, #120	; 0x78
 8009770:	4828      	ldr	r0, [pc, #160]	; (8009814 <_printf_i+0x248>)
 8009772:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009776:	e7e3      	b.n	8009740 <_printf_i+0x174>
 8009778:	065e      	lsls	r6, r3, #25
 800977a:	bf48      	it	mi
 800977c:	b2ad      	uxthmi	r5, r5
 800977e:	e7e6      	b.n	800974e <_printf_i+0x182>
 8009780:	4616      	mov	r6, r2
 8009782:	e7bb      	b.n	80096fc <_printf_i+0x130>
 8009784:	680b      	ldr	r3, [r1, #0]
 8009786:	6826      	ldr	r6, [r4, #0]
 8009788:	6960      	ldr	r0, [r4, #20]
 800978a:	1d1d      	adds	r5, r3, #4
 800978c:	600d      	str	r5, [r1, #0]
 800978e:	0635      	lsls	r5, r6, #24
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	d501      	bpl.n	8009798 <_printf_i+0x1cc>
 8009794:	6018      	str	r0, [r3, #0]
 8009796:	e002      	b.n	800979e <_printf_i+0x1d2>
 8009798:	0671      	lsls	r1, r6, #25
 800979a:	d5fb      	bpl.n	8009794 <_printf_i+0x1c8>
 800979c:	8018      	strh	r0, [r3, #0]
 800979e:	2300      	movs	r3, #0
 80097a0:	6123      	str	r3, [r4, #16]
 80097a2:	4616      	mov	r6, r2
 80097a4:	e7ba      	b.n	800971c <_printf_i+0x150>
 80097a6:	680b      	ldr	r3, [r1, #0]
 80097a8:	1d1a      	adds	r2, r3, #4
 80097aa:	600a      	str	r2, [r1, #0]
 80097ac:	681e      	ldr	r6, [r3, #0]
 80097ae:	6862      	ldr	r2, [r4, #4]
 80097b0:	2100      	movs	r1, #0
 80097b2:	4630      	mov	r0, r6
 80097b4:	f7f6 fd34 	bl	8000220 <memchr>
 80097b8:	b108      	cbz	r0, 80097be <_printf_i+0x1f2>
 80097ba:	1b80      	subs	r0, r0, r6
 80097bc:	6060      	str	r0, [r4, #4]
 80097be:	6863      	ldr	r3, [r4, #4]
 80097c0:	6123      	str	r3, [r4, #16]
 80097c2:	2300      	movs	r3, #0
 80097c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097c8:	e7a8      	b.n	800971c <_printf_i+0x150>
 80097ca:	6923      	ldr	r3, [r4, #16]
 80097cc:	4632      	mov	r2, r6
 80097ce:	4649      	mov	r1, r9
 80097d0:	4640      	mov	r0, r8
 80097d2:	47d0      	blx	sl
 80097d4:	3001      	adds	r0, #1
 80097d6:	d0ab      	beq.n	8009730 <_printf_i+0x164>
 80097d8:	6823      	ldr	r3, [r4, #0]
 80097da:	079b      	lsls	r3, r3, #30
 80097dc:	d413      	bmi.n	8009806 <_printf_i+0x23a>
 80097de:	68e0      	ldr	r0, [r4, #12]
 80097e0:	9b03      	ldr	r3, [sp, #12]
 80097e2:	4298      	cmp	r0, r3
 80097e4:	bfb8      	it	lt
 80097e6:	4618      	movlt	r0, r3
 80097e8:	e7a4      	b.n	8009734 <_printf_i+0x168>
 80097ea:	2301      	movs	r3, #1
 80097ec:	4632      	mov	r2, r6
 80097ee:	4649      	mov	r1, r9
 80097f0:	4640      	mov	r0, r8
 80097f2:	47d0      	blx	sl
 80097f4:	3001      	adds	r0, #1
 80097f6:	d09b      	beq.n	8009730 <_printf_i+0x164>
 80097f8:	3501      	adds	r5, #1
 80097fa:	68e3      	ldr	r3, [r4, #12]
 80097fc:	9903      	ldr	r1, [sp, #12]
 80097fe:	1a5b      	subs	r3, r3, r1
 8009800:	42ab      	cmp	r3, r5
 8009802:	dcf2      	bgt.n	80097ea <_printf_i+0x21e>
 8009804:	e7eb      	b.n	80097de <_printf_i+0x212>
 8009806:	2500      	movs	r5, #0
 8009808:	f104 0619 	add.w	r6, r4, #25
 800980c:	e7f5      	b.n	80097fa <_printf_i+0x22e>
 800980e:	bf00      	nop
 8009810:	0800bf7e 	.word	0x0800bf7e
 8009814:	0800bf8f 	.word	0x0800bf8f

08009818 <siprintf>:
 8009818:	b40e      	push	{r1, r2, r3}
 800981a:	b500      	push	{lr}
 800981c:	b09c      	sub	sp, #112	; 0x70
 800981e:	ab1d      	add	r3, sp, #116	; 0x74
 8009820:	9002      	str	r0, [sp, #8]
 8009822:	9006      	str	r0, [sp, #24]
 8009824:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009828:	4809      	ldr	r0, [pc, #36]	; (8009850 <siprintf+0x38>)
 800982a:	9107      	str	r1, [sp, #28]
 800982c:	9104      	str	r1, [sp, #16]
 800982e:	4909      	ldr	r1, [pc, #36]	; (8009854 <siprintf+0x3c>)
 8009830:	f853 2b04 	ldr.w	r2, [r3], #4
 8009834:	9105      	str	r1, [sp, #20]
 8009836:	6800      	ldr	r0, [r0, #0]
 8009838:	9301      	str	r3, [sp, #4]
 800983a:	a902      	add	r1, sp, #8
 800983c:	f001 fb32 	bl	800aea4 <_svfiprintf_r>
 8009840:	9b02      	ldr	r3, [sp, #8]
 8009842:	2200      	movs	r2, #0
 8009844:	701a      	strb	r2, [r3, #0]
 8009846:	b01c      	add	sp, #112	; 0x70
 8009848:	f85d eb04 	ldr.w	lr, [sp], #4
 800984c:	b003      	add	sp, #12
 800984e:	4770      	bx	lr
 8009850:	20000034 	.word	0x20000034
 8009854:	ffff0208 	.word	0xffff0208

08009858 <quorem>:
 8009858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	6903      	ldr	r3, [r0, #16]
 800985e:	690c      	ldr	r4, [r1, #16]
 8009860:	42a3      	cmp	r3, r4
 8009862:	4607      	mov	r7, r0
 8009864:	f2c0 8081 	blt.w	800996a <quorem+0x112>
 8009868:	3c01      	subs	r4, #1
 800986a:	f101 0814 	add.w	r8, r1, #20
 800986e:	f100 0514 	add.w	r5, r0, #20
 8009872:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009876:	9301      	str	r3, [sp, #4]
 8009878:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800987c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009880:	3301      	adds	r3, #1
 8009882:	429a      	cmp	r2, r3
 8009884:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009888:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800988c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009890:	d331      	bcc.n	80098f6 <quorem+0x9e>
 8009892:	f04f 0e00 	mov.w	lr, #0
 8009896:	4640      	mov	r0, r8
 8009898:	46ac      	mov	ip, r5
 800989a:	46f2      	mov	sl, lr
 800989c:	f850 2b04 	ldr.w	r2, [r0], #4
 80098a0:	b293      	uxth	r3, r2
 80098a2:	fb06 e303 	mla	r3, r6, r3, lr
 80098a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	ebaa 0303 	sub.w	r3, sl, r3
 80098b0:	0c12      	lsrs	r2, r2, #16
 80098b2:	f8dc a000 	ldr.w	sl, [ip]
 80098b6:	fb06 e202 	mla	r2, r6, r2, lr
 80098ba:	fa13 f38a 	uxtah	r3, r3, sl
 80098be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80098c2:	fa1f fa82 	uxth.w	sl, r2
 80098c6:	f8dc 2000 	ldr.w	r2, [ip]
 80098ca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80098ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098d8:	4581      	cmp	r9, r0
 80098da:	f84c 3b04 	str.w	r3, [ip], #4
 80098de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80098e2:	d2db      	bcs.n	800989c <quorem+0x44>
 80098e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80098e8:	b92b      	cbnz	r3, 80098f6 <quorem+0x9e>
 80098ea:	9b01      	ldr	r3, [sp, #4]
 80098ec:	3b04      	subs	r3, #4
 80098ee:	429d      	cmp	r5, r3
 80098f0:	461a      	mov	r2, r3
 80098f2:	d32e      	bcc.n	8009952 <quorem+0xfa>
 80098f4:	613c      	str	r4, [r7, #16]
 80098f6:	4638      	mov	r0, r7
 80098f8:	f001 f8be 	bl	800aa78 <__mcmp>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	db24      	blt.n	800994a <quorem+0xf2>
 8009900:	3601      	adds	r6, #1
 8009902:	4628      	mov	r0, r5
 8009904:	f04f 0c00 	mov.w	ip, #0
 8009908:	f858 2b04 	ldr.w	r2, [r8], #4
 800990c:	f8d0 e000 	ldr.w	lr, [r0]
 8009910:	b293      	uxth	r3, r2
 8009912:	ebac 0303 	sub.w	r3, ip, r3
 8009916:	0c12      	lsrs	r2, r2, #16
 8009918:	fa13 f38e 	uxtah	r3, r3, lr
 800991c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009924:	b29b      	uxth	r3, r3
 8009926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800992a:	45c1      	cmp	r9, r8
 800992c:	f840 3b04 	str.w	r3, [r0], #4
 8009930:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009934:	d2e8      	bcs.n	8009908 <quorem+0xb0>
 8009936:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800993a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800993e:	b922      	cbnz	r2, 800994a <quorem+0xf2>
 8009940:	3b04      	subs	r3, #4
 8009942:	429d      	cmp	r5, r3
 8009944:	461a      	mov	r2, r3
 8009946:	d30a      	bcc.n	800995e <quorem+0x106>
 8009948:	613c      	str	r4, [r7, #16]
 800994a:	4630      	mov	r0, r6
 800994c:	b003      	add	sp, #12
 800994e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009952:	6812      	ldr	r2, [r2, #0]
 8009954:	3b04      	subs	r3, #4
 8009956:	2a00      	cmp	r2, #0
 8009958:	d1cc      	bne.n	80098f4 <quorem+0x9c>
 800995a:	3c01      	subs	r4, #1
 800995c:	e7c7      	b.n	80098ee <quorem+0x96>
 800995e:	6812      	ldr	r2, [r2, #0]
 8009960:	3b04      	subs	r3, #4
 8009962:	2a00      	cmp	r2, #0
 8009964:	d1f0      	bne.n	8009948 <quorem+0xf0>
 8009966:	3c01      	subs	r4, #1
 8009968:	e7eb      	b.n	8009942 <quorem+0xea>
 800996a:	2000      	movs	r0, #0
 800996c:	e7ee      	b.n	800994c <quorem+0xf4>
	...

08009970 <_dtoa_r>:
 8009970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009974:	ed2d 8b02 	vpush	{d8}
 8009978:	ec57 6b10 	vmov	r6, r7, d0
 800997c:	b095      	sub	sp, #84	; 0x54
 800997e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009980:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009984:	9105      	str	r1, [sp, #20]
 8009986:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800998a:	4604      	mov	r4, r0
 800998c:	9209      	str	r2, [sp, #36]	; 0x24
 800998e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009990:	b975      	cbnz	r5, 80099b0 <_dtoa_r+0x40>
 8009992:	2010      	movs	r0, #16
 8009994:	f000 fddc 	bl	800a550 <malloc>
 8009998:	4602      	mov	r2, r0
 800999a:	6260      	str	r0, [r4, #36]	; 0x24
 800999c:	b920      	cbnz	r0, 80099a8 <_dtoa_r+0x38>
 800999e:	4bb2      	ldr	r3, [pc, #712]	; (8009c68 <_dtoa_r+0x2f8>)
 80099a0:	21ea      	movs	r1, #234	; 0xea
 80099a2:	48b2      	ldr	r0, [pc, #712]	; (8009c6c <_dtoa_r+0x2fc>)
 80099a4:	f001 fb8e 	bl	800b0c4 <__assert_func>
 80099a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80099ac:	6005      	str	r5, [r0, #0]
 80099ae:	60c5      	str	r5, [r0, #12]
 80099b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099b2:	6819      	ldr	r1, [r3, #0]
 80099b4:	b151      	cbz	r1, 80099cc <_dtoa_r+0x5c>
 80099b6:	685a      	ldr	r2, [r3, #4]
 80099b8:	604a      	str	r2, [r1, #4]
 80099ba:	2301      	movs	r3, #1
 80099bc:	4093      	lsls	r3, r2
 80099be:	608b      	str	r3, [r1, #8]
 80099c0:	4620      	mov	r0, r4
 80099c2:	f000 fe1b 	bl	800a5fc <_Bfree>
 80099c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099c8:	2200      	movs	r2, #0
 80099ca:	601a      	str	r2, [r3, #0]
 80099cc:	1e3b      	subs	r3, r7, #0
 80099ce:	bfb9      	ittee	lt
 80099d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80099d4:	9303      	strlt	r3, [sp, #12]
 80099d6:	2300      	movge	r3, #0
 80099d8:	f8c8 3000 	strge.w	r3, [r8]
 80099dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80099e0:	4ba3      	ldr	r3, [pc, #652]	; (8009c70 <_dtoa_r+0x300>)
 80099e2:	bfbc      	itt	lt
 80099e4:	2201      	movlt	r2, #1
 80099e6:	f8c8 2000 	strlt.w	r2, [r8]
 80099ea:	ea33 0309 	bics.w	r3, r3, r9
 80099ee:	d11b      	bne.n	8009a28 <_dtoa_r+0xb8>
 80099f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80099f6:	6013      	str	r3, [r2, #0]
 80099f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099fc:	4333      	orrs	r3, r6
 80099fe:	f000 857a 	beq.w	800a4f6 <_dtoa_r+0xb86>
 8009a02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a04:	b963      	cbnz	r3, 8009a20 <_dtoa_r+0xb0>
 8009a06:	4b9b      	ldr	r3, [pc, #620]	; (8009c74 <_dtoa_r+0x304>)
 8009a08:	e024      	b.n	8009a54 <_dtoa_r+0xe4>
 8009a0a:	4b9b      	ldr	r3, [pc, #620]	; (8009c78 <_dtoa_r+0x308>)
 8009a0c:	9300      	str	r3, [sp, #0]
 8009a0e:	3308      	adds	r3, #8
 8009a10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a12:	6013      	str	r3, [r2, #0]
 8009a14:	9800      	ldr	r0, [sp, #0]
 8009a16:	b015      	add	sp, #84	; 0x54
 8009a18:	ecbd 8b02 	vpop	{d8}
 8009a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a20:	4b94      	ldr	r3, [pc, #592]	; (8009c74 <_dtoa_r+0x304>)
 8009a22:	9300      	str	r3, [sp, #0]
 8009a24:	3303      	adds	r3, #3
 8009a26:	e7f3      	b.n	8009a10 <_dtoa_r+0xa0>
 8009a28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	ec51 0b17 	vmov	r0, r1, d7
 8009a32:	2300      	movs	r3, #0
 8009a34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009a38:	f7f7 f866 	bl	8000b08 <__aeabi_dcmpeq>
 8009a3c:	4680      	mov	r8, r0
 8009a3e:	b158      	cbz	r0, 8009a58 <_dtoa_r+0xe8>
 8009a40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a42:	2301      	movs	r3, #1
 8009a44:	6013      	str	r3, [r2, #0]
 8009a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	f000 8551 	beq.w	800a4f0 <_dtoa_r+0xb80>
 8009a4e:	488b      	ldr	r0, [pc, #556]	; (8009c7c <_dtoa_r+0x30c>)
 8009a50:	6018      	str	r0, [r3, #0]
 8009a52:	1e43      	subs	r3, r0, #1
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	e7dd      	b.n	8009a14 <_dtoa_r+0xa4>
 8009a58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009a5c:	aa12      	add	r2, sp, #72	; 0x48
 8009a5e:	a913      	add	r1, sp, #76	; 0x4c
 8009a60:	4620      	mov	r0, r4
 8009a62:	f001 f8ad 	bl	800abc0 <__d2b>
 8009a66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009a6a:	4683      	mov	fp, r0
 8009a6c:	2d00      	cmp	r5, #0
 8009a6e:	d07c      	beq.n	8009b6a <_dtoa_r+0x1fa>
 8009a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009a76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009a7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009a82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009a86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009a8a:	4b7d      	ldr	r3, [pc, #500]	; (8009c80 <_dtoa_r+0x310>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	4630      	mov	r0, r6
 8009a90:	4639      	mov	r1, r7
 8009a92:	f7f6 fc19 	bl	80002c8 <__aeabi_dsub>
 8009a96:	a36e      	add	r3, pc, #440	; (adr r3, 8009c50 <_dtoa_r+0x2e0>)
 8009a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9c:	f7f6 fdcc 	bl	8000638 <__aeabi_dmul>
 8009aa0:	a36d      	add	r3, pc, #436	; (adr r3, 8009c58 <_dtoa_r+0x2e8>)
 8009aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa6:	f7f6 fc11 	bl	80002cc <__adddf3>
 8009aaa:	4606      	mov	r6, r0
 8009aac:	4628      	mov	r0, r5
 8009aae:	460f      	mov	r7, r1
 8009ab0:	f7f6 fd58 	bl	8000564 <__aeabi_i2d>
 8009ab4:	a36a      	add	r3, pc, #424	; (adr r3, 8009c60 <_dtoa_r+0x2f0>)
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	f7f6 fdbd 	bl	8000638 <__aeabi_dmul>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	4639      	mov	r1, r7
 8009ac6:	f7f6 fc01 	bl	80002cc <__adddf3>
 8009aca:	4606      	mov	r6, r0
 8009acc:	460f      	mov	r7, r1
 8009ace:	f7f7 f863 	bl	8000b98 <__aeabi_d2iz>
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	4682      	mov	sl, r0
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	4630      	mov	r0, r6
 8009ada:	4639      	mov	r1, r7
 8009adc:	f7f7 f81e 	bl	8000b1c <__aeabi_dcmplt>
 8009ae0:	b148      	cbz	r0, 8009af6 <_dtoa_r+0x186>
 8009ae2:	4650      	mov	r0, sl
 8009ae4:	f7f6 fd3e 	bl	8000564 <__aeabi_i2d>
 8009ae8:	4632      	mov	r2, r6
 8009aea:	463b      	mov	r3, r7
 8009aec:	f7f7 f80c 	bl	8000b08 <__aeabi_dcmpeq>
 8009af0:	b908      	cbnz	r0, 8009af6 <_dtoa_r+0x186>
 8009af2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009af6:	f1ba 0f16 	cmp.w	sl, #22
 8009afa:	d854      	bhi.n	8009ba6 <_dtoa_r+0x236>
 8009afc:	4b61      	ldr	r3, [pc, #388]	; (8009c84 <_dtoa_r+0x314>)
 8009afe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009b0a:	f7f7 f807 	bl	8000b1c <__aeabi_dcmplt>
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	d04b      	beq.n	8009baa <_dtoa_r+0x23a>
 8009b12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b16:	2300      	movs	r3, #0
 8009b18:	930e      	str	r3, [sp, #56]	; 0x38
 8009b1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b1c:	1b5d      	subs	r5, r3, r5
 8009b1e:	1e6b      	subs	r3, r5, #1
 8009b20:	9304      	str	r3, [sp, #16]
 8009b22:	bf43      	ittte	mi
 8009b24:	2300      	movmi	r3, #0
 8009b26:	f1c5 0801 	rsbmi	r8, r5, #1
 8009b2a:	9304      	strmi	r3, [sp, #16]
 8009b2c:	f04f 0800 	movpl.w	r8, #0
 8009b30:	f1ba 0f00 	cmp.w	sl, #0
 8009b34:	db3b      	blt.n	8009bae <_dtoa_r+0x23e>
 8009b36:	9b04      	ldr	r3, [sp, #16]
 8009b38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009b3c:	4453      	add	r3, sl
 8009b3e:	9304      	str	r3, [sp, #16]
 8009b40:	2300      	movs	r3, #0
 8009b42:	9306      	str	r3, [sp, #24]
 8009b44:	9b05      	ldr	r3, [sp, #20]
 8009b46:	2b09      	cmp	r3, #9
 8009b48:	d869      	bhi.n	8009c1e <_dtoa_r+0x2ae>
 8009b4a:	2b05      	cmp	r3, #5
 8009b4c:	bfc4      	itt	gt
 8009b4e:	3b04      	subgt	r3, #4
 8009b50:	9305      	strgt	r3, [sp, #20]
 8009b52:	9b05      	ldr	r3, [sp, #20]
 8009b54:	f1a3 0302 	sub.w	r3, r3, #2
 8009b58:	bfcc      	ite	gt
 8009b5a:	2500      	movgt	r5, #0
 8009b5c:	2501      	movle	r5, #1
 8009b5e:	2b03      	cmp	r3, #3
 8009b60:	d869      	bhi.n	8009c36 <_dtoa_r+0x2c6>
 8009b62:	e8df f003 	tbb	[pc, r3]
 8009b66:	4e2c      	.short	0x4e2c
 8009b68:	5a4c      	.short	0x5a4c
 8009b6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009b6e:	441d      	add	r5, r3
 8009b70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009b74:	2b20      	cmp	r3, #32
 8009b76:	bfc1      	itttt	gt
 8009b78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009b7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009b80:	fa09 f303 	lslgt.w	r3, r9, r3
 8009b84:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009b88:	bfda      	itte	le
 8009b8a:	f1c3 0320 	rsble	r3, r3, #32
 8009b8e:	fa06 f003 	lslle.w	r0, r6, r3
 8009b92:	4318      	orrgt	r0, r3
 8009b94:	f7f6 fcd6 	bl	8000544 <__aeabi_ui2d>
 8009b98:	2301      	movs	r3, #1
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009ba0:	3d01      	subs	r5, #1
 8009ba2:	9310      	str	r3, [sp, #64]	; 0x40
 8009ba4:	e771      	b.n	8009a8a <_dtoa_r+0x11a>
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e7b6      	b.n	8009b18 <_dtoa_r+0x1a8>
 8009baa:	900e      	str	r0, [sp, #56]	; 0x38
 8009bac:	e7b5      	b.n	8009b1a <_dtoa_r+0x1aa>
 8009bae:	f1ca 0300 	rsb	r3, sl, #0
 8009bb2:	9306      	str	r3, [sp, #24]
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	eba8 080a 	sub.w	r8, r8, sl
 8009bba:	930d      	str	r3, [sp, #52]	; 0x34
 8009bbc:	e7c2      	b.n	8009b44 <_dtoa_r+0x1d4>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	9308      	str	r3, [sp, #32]
 8009bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	dc39      	bgt.n	8009c3c <_dtoa_r+0x2cc>
 8009bc8:	f04f 0901 	mov.w	r9, #1
 8009bcc:	f8cd 9004 	str.w	r9, [sp, #4]
 8009bd0:	464b      	mov	r3, r9
 8009bd2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009bd6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009bd8:	2200      	movs	r2, #0
 8009bda:	6042      	str	r2, [r0, #4]
 8009bdc:	2204      	movs	r2, #4
 8009bde:	f102 0614 	add.w	r6, r2, #20
 8009be2:	429e      	cmp	r6, r3
 8009be4:	6841      	ldr	r1, [r0, #4]
 8009be6:	d92f      	bls.n	8009c48 <_dtoa_r+0x2d8>
 8009be8:	4620      	mov	r0, r4
 8009bea:	f000 fcc7 	bl	800a57c <_Balloc>
 8009bee:	9000      	str	r0, [sp, #0]
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	d14b      	bne.n	8009c8c <_dtoa_r+0x31c>
 8009bf4:	4b24      	ldr	r3, [pc, #144]	; (8009c88 <_dtoa_r+0x318>)
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009bfc:	e6d1      	b.n	80099a2 <_dtoa_r+0x32>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e7de      	b.n	8009bc0 <_dtoa_r+0x250>
 8009c02:	2300      	movs	r3, #0
 8009c04:	9308      	str	r3, [sp, #32]
 8009c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c08:	eb0a 0903 	add.w	r9, sl, r3
 8009c0c:	f109 0301 	add.w	r3, r9, #1
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	9301      	str	r3, [sp, #4]
 8009c14:	bfb8      	it	lt
 8009c16:	2301      	movlt	r3, #1
 8009c18:	e7dd      	b.n	8009bd6 <_dtoa_r+0x266>
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e7f2      	b.n	8009c04 <_dtoa_r+0x294>
 8009c1e:	2501      	movs	r5, #1
 8009c20:	2300      	movs	r3, #0
 8009c22:	9305      	str	r3, [sp, #20]
 8009c24:	9508      	str	r5, [sp, #32]
 8009c26:	f04f 39ff 	mov.w	r9, #4294967295
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009c30:	2312      	movs	r3, #18
 8009c32:	9209      	str	r2, [sp, #36]	; 0x24
 8009c34:	e7cf      	b.n	8009bd6 <_dtoa_r+0x266>
 8009c36:	2301      	movs	r3, #1
 8009c38:	9308      	str	r3, [sp, #32]
 8009c3a:	e7f4      	b.n	8009c26 <_dtoa_r+0x2b6>
 8009c3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009c40:	f8cd 9004 	str.w	r9, [sp, #4]
 8009c44:	464b      	mov	r3, r9
 8009c46:	e7c6      	b.n	8009bd6 <_dtoa_r+0x266>
 8009c48:	3101      	adds	r1, #1
 8009c4a:	6041      	str	r1, [r0, #4]
 8009c4c:	0052      	lsls	r2, r2, #1
 8009c4e:	e7c6      	b.n	8009bde <_dtoa_r+0x26e>
 8009c50:	636f4361 	.word	0x636f4361
 8009c54:	3fd287a7 	.word	0x3fd287a7
 8009c58:	8b60c8b3 	.word	0x8b60c8b3
 8009c5c:	3fc68a28 	.word	0x3fc68a28
 8009c60:	509f79fb 	.word	0x509f79fb
 8009c64:	3fd34413 	.word	0x3fd34413
 8009c68:	0800bfad 	.word	0x0800bfad
 8009c6c:	0800bfc4 	.word	0x0800bfc4
 8009c70:	7ff00000 	.word	0x7ff00000
 8009c74:	0800bfa9 	.word	0x0800bfa9
 8009c78:	0800bfa0 	.word	0x0800bfa0
 8009c7c:	0800bf7d 	.word	0x0800bf7d
 8009c80:	3ff80000 	.word	0x3ff80000
 8009c84:	0800c0c0 	.word	0x0800c0c0
 8009c88:	0800c023 	.word	0x0800c023
 8009c8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c8e:	9a00      	ldr	r2, [sp, #0]
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	9b01      	ldr	r3, [sp, #4]
 8009c94:	2b0e      	cmp	r3, #14
 8009c96:	f200 80ad 	bhi.w	8009df4 <_dtoa_r+0x484>
 8009c9a:	2d00      	cmp	r5, #0
 8009c9c:	f000 80aa 	beq.w	8009df4 <_dtoa_r+0x484>
 8009ca0:	f1ba 0f00 	cmp.w	sl, #0
 8009ca4:	dd36      	ble.n	8009d14 <_dtoa_r+0x3a4>
 8009ca6:	4ac3      	ldr	r2, [pc, #780]	; (8009fb4 <_dtoa_r+0x644>)
 8009ca8:	f00a 030f 	and.w	r3, sl, #15
 8009cac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009cb0:	ed93 7b00 	vldr	d7, [r3]
 8009cb4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009cb8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009cbc:	eeb0 8a47 	vmov.f32	s16, s14
 8009cc0:	eef0 8a67 	vmov.f32	s17, s15
 8009cc4:	d016      	beq.n	8009cf4 <_dtoa_r+0x384>
 8009cc6:	4bbc      	ldr	r3, [pc, #752]	; (8009fb8 <_dtoa_r+0x648>)
 8009cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009cd0:	f7f6 fddc 	bl	800088c <__aeabi_ddiv>
 8009cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cd8:	f007 070f 	and.w	r7, r7, #15
 8009cdc:	2503      	movs	r5, #3
 8009cde:	4eb6      	ldr	r6, [pc, #728]	; (8009fb8 <_dtoa_r+0x648>)
 8009ce0:	b957      	cbnz	r7, 8009cf8 <_dtoa_r+0x388>
 8009ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ce6:	ec53 2b18 	vmov	r2, r3, d8
 8009cea:	f7f6 fdcf 	bl	800088c <__aeabi_ddiv>
 8009cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cf2:	e029      	b.n	8009d48 <_dtoa_r+0x3d8>
 8009cf4:	2502      	movs	r5, #2
 8009cf6:	e7f2      	b.n	8009cde <_dtoa_r+0x36e>
 8009cf8:	07f9      	lsls	r1, r7, #31
 8009cfa:	d508      	bpl.n	8009d0e <_dtoa_r+0x39e>
 8009cfc:	ec51 0b18 	vmov	r0, r1, d8
 8009d00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009d04:	f7f6 fc98 	bl	8000638 <__aeabi_dmul>
 8009d08:	ec41 0b18 	vmov	d8, r0, r1
 8009d0c:	3501      	adds	r5, #1
 8009d0e:	107f      	asrs	r7, r7, #1
 8009d10:	3608      	adds	r6, #8
 8009d12:	e7e5      	b.n	8009ce0 <_dtoa_r+0x370>
 8009d14:	f000 80a6 	beq.w	8009e64 <_dtoa_r+0x4f4>
 8009d18:	f1ca 0600 	rsb	r6, sl, #0
 8009d1c:	4ba5      	ldr	r3, [pc, #660]	; (8009fb4 <_dtoa_r+0x644>)
 8009d1e:	4fa6      	ldr	r7, [pc, #664]	; (8009fb8 <_dtoa_r+0x648>)
 8009d20:	f006 020f 	and.w	r2, r6, #15
 8009d24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d30:	f7f6 fc82 	bl	8000638 <__aeabi_dmul>
 8009d34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d38:	1136      	asrs	r6, r6, #4
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	2502      	movs	r5, #2
 8009d3e:	2e00      	cmp	r6, #0
 8009d40:	f040 8085 	bne.w	8009e4e <_dtoa_r+0x4de>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1d2      	bne.n	8009cee <_dtoa_r+0x37e>
 8009d48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f000 808c 	beq.w	8009e68 <_dtoa_r+0x4f8>
 8009d50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009d54:	4b99      	ldr	r3, [pc, #612]	; (8009fbc <_dtoa_r+0x64c>)
 8009d56:	2200      	movs	r2, #0
 8009d58:	4630      	mov	r0, r6
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	f7f6 fede 	bl	8000b1c <__aeabi_dcmplt>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	f000 8081 	beq.w	8009e68 <_dtoa_r+0x4f8>
 8009d66:	9b01      	ldr	r3, [sp, #4]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d07d      	beq.n	8009e68 <_dtoa_r+0x4f8>
 8009d6c:	f1b9 0f00 	cmp.w	r9, #0
 8009d70:	dd3c      	ble.n	8009dec <_dtoa_r+0x47c>
 8009d72:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009d76:	9307      	str	r3, [sp, #28]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	4b91      	ldr	r3, [pc, #580]	; (8009fc0 <_dtoa_r+0x650>)
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	4639      	mov	r1, r7
 8009d80:	f7f6 fc5a 	bl	8000638 <__aeabi_dmul>
 8009d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d88:	3501      	adds	r5, #1
 8009d8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009d8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009d92:	4628      	mov	r0, r5
 8009d94:	f7f6 fbe6 	bl	8000564 <__aeabi_i2d>
 8009d98:	4632      	mov	r2, r6
 8009d9a:	463b      	mov	r3, r7
 8009d9c:	f7f6 fc4c 	bl	8000638 <__aeabi_dmul>
 8009da0:	4b88      	ldr	r3, [pc, #544]	; (8009fc4 <_dtoa_r+0x654>)
 8009da2:	2200      	movs	r2, #0
 8009da4:	f7f6 fa92 	bl	80002cc <__adddf3>
 8009da8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009dac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009db0:	9303      	str	r3, [sp, #12]
 8009db2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d15c      	bne.n	8009e72 <_dtoa_r+0x502>
 8009db8:	4b83      	ldr	r3, [pc, #524]	; (8009fc8 <_dtoa_r+0x658>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	4639      	mov	r1, r7
 8009dc0:	f7f6 fa82 	bl	80002c8 <__aeabi_dsub>
 8009dc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dc8:	4606      	mov	r6, r0
 8009dca:	460f      	mov	r7, r1
 8009dcc:	f7f6 fec4 	bl	8000b58 <__aeabi_dcmpgt>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	f040 8296 	bne.w	800a302 <_dtoa_r+0x992>
 8009dd6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009dda:	4630      	mov	r0, r6
 8009ddc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009de0:	4639      	mov	r1, r7
 8009de2:	f7f6 fe9b 	bl	8000b1c <__aeabi_dcmplt>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	f040 8288 	bne.w	800a2fc <_dtoa_r+0x98c>
 8009dec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009df0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009df4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f2c0 8158 	blt.w	800a0ac <_dtoa_r+0x73c>
 8009dfc:	f1ba 0f0e 	cmp.w	sl, #14
 8009e00:	f300 8154 	bgt.w	800a0ac <_dtoa_r+0x73c>
 8009e04:	4b6b      	ldr	r3, [pc, #428]	; (8009fb4 <_dtoa_r+0x644>)
 8009e06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009e0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	f280 80e3 	bge.w	8009fdc <_dtoa_r+0x66c>
 8009e16:	9b01      	ldr	r3, [sp, #4]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f300 80df 	bgt.w	8009fdc <_dtoa_r+0x66c>
 8009e1e:	f040 826d 	bne.w	800a2fc <_dtoa_r+0x98c>
 8009e22:	4b69      	ldr	r3, [pc, #420]	; (8009fc8 <_dtoa_r+0x658>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	4640      	mov	r0, r8
 8009e28:	4649      	mov	r1, r9
 8009e2a:	f7f6 fc05 	bl	8000638 <__aeabi_dmul>
 8009e2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e32:	f7f6 fe87 	bl	8000b44 <__aeabi_dcmpge>
 8009e36:	9e01      	ldr	r6, [sp, #4]
 8009e38:	4637      	mov	r7, r6
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	f040 8243 	bne.w	800a2c6 <_dtoa_r+0x956>
 8009e40:	9d00      	ldr	r5, [sp, #0]
 8009e42:	2331      	movs	r3, #49	; 0x31
 8009e44:	f805 3b01 	strb.w	r3, [r5], #1
 8009e48:	f10a 0a01 	add.w	sl, sl, #1
 8009e4c:	e23f      	b.n	800a2ce <_dtoa_r+0x95e>
 8009e4e:	07f2      	lsls	r2, r6, #31
 8009e50:	d505      	bpl.n	8009e5e <_dtoa_r+0x4ee>
 8009e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e56:	f7f6 fbef 	bl	8000638 <__aeabi_dmul>
 8009e5a:	3501      	adds	r5, #1
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	1076      	asrs	r6, r6, #1
 8009e60:	3708      	adds	r7, #8
 8009e62:	e76c      	b.n	8009d3e <_dtoa_r+0x3ce>
 8009e64:	2502      	movs	r5, #2
 8009e66:	e76f      	b.n	8009d48 <_dtoa_r+0x3d8>
 8009e68:	9b01      	ldr	r3, [sp, #4]
 8009e6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8009e6e:	930c      	str	r3, [sp, #48]	; 0x30
 8009e70:	e78d      	b.n	8009d8e <_dtoa_r+0x41e>
 8009e72:	9900      	ldr	r1, [sp, #0]
 8009e74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009e76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e78:	4b4e      	ldr	r3, [pc, #312]	; (8009fb4 <_dtoa_r+0x644>)
 8009e7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e7e:	4401      	add	r1, r0
 8009e80:	9102      	str	r1, [sp, #8]
 8009e82:	9908      	ldr	r1, [sp, #32]
 8009e84:	eeb0 8a47 	vmov.f32	s16, s14
 8009e88:	eef0 8a67 	vmov.f32	s17, s15
 8009e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009e94:	2900      	cmp	r1, #0
 8009e96:	d045      	beq.n	8009f24 <_dtoa_r+0x5b4>
 8009e98:	494c      	ldr	r1, [pc, #304]	; (8009fcc <_dtoa_r+0x65c>)
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	f7f6 fcf6 	bl	800088c <__aeabi_ddiv>
 8009ea0:	ec53 2b18 	vmov	r2, r3, d8
 8009ea4:	f7f6 fa10 	bl	80002c8 <__aeabi_dsub>
 8009ea8:	9d00      	ldr	r5, [sp, #0]
 8009eaa:	ec41 0b18 	vmov	d8, r0, r1
 8009eae:	4639      	mov	r1, r7
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	f7f6 fe71 	bl	8000b98 <__aeabi_d2iz>
 8009eb6:	900c      	str	r0, [sp, #48]	; 0x30
 8009eb8:	f7f6 fb54 	bl	8000564 <__aeabi_i2d>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	4639      	mov	r1, r7
 8009ec4:	f7f6 fa00 	bl	80002c8 <__aeabi_dsub>
 8009ec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eca:	3330      	adds	r3, #48	; 0x30
 8009ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8009ed0:	ec53 2b18 	vmov	r2, r3, d8
 8009ed4:	4606      	mov	r6, r0
 8009ed6:	460f      	mov	r7, r1
 8009ed8:	f7f6 fe20 	bl	8000b1c <__aeabi_dcmplt>
 8009edc:	2800      	cmp	r0, #0
 8009ede:	d165      	bne.n	8009fac <_dtoa_r+0x63c>
 8009ee0:	4632      	mov	r2, r6
 8009ee2:	463b      	mov	r3, r7
 8009ee4:	4935      	ldr	r1, [pc, #212]	; (8009fbc <_dtoa_r+0x64c>)
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	f7f6 f9ee 	bl	80002c8 <__aeabi_dsub>
 8009eec:	ec53 2b18 	vmov	r2, r3, d8
 8009ef0:	f7f6 fe14 	bl	8000b1c <__aeabi_dcmplt>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	f040 80b9 	bne.w	800a06c <_dtoa_r+0x6fc>
 8009efa:	9b02      	ldr	r3, [sp, #8]
 8009efc:	429d      	cmp	r5, r3
 8009efe:	f43f af75 	beq.w	8009dec <_dtoa_r+0x47c>
 8009f02:	4b2f      	ldr	r3, [pc, #188]	; (8009fc0 <_dtoa_r+0x650>)
 8009f04:	ec51 0b18 	vmov	r0, r1, d8
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f7f6 fb95 	bl	8000638 <__aeabi_dmul>
 8009f0e:	4b2c      	ldr	r3, [pc, #176]	; (8009fc0 <_dtoa_r+0x650>)
 8009f10:	ec41 0b18 	vmov	d8, r0, r1
 8009f14:	2200      	movs	r2, #0
 8009f16:	4630      	mov	r0, r6
 8009f18:	4639      	mov	r1, r7
 8009f1a:	f7f6 fb8d 	bl	8000638 <__aeabi_dmul>
 8009f1e:	4606      	mov	r6, r0
 8009f20:	460f      	mov	r7, r1
 8009f22:	e7c4      	b.n	8009eae <_dtoa_r+0x53e>
 8009f24:	ec51 0b17 	vmov	r0, r1, d7
 8009f28:	f7f6 fb86 	bl	8000638 <__aeabi_dmul>
 8009f2c:	9b02      	ldr	r3, [sp, #8]
 8009f2e:	9d00      	ldr	r5, [sp, #0]
 8009f30:	930c      	str	r3, [sp, #48]	; 0x30
 8009f32:	ec41 0b18 	vmov	d8, r0, r1
 8009f36:	4639      	mov	r1, r7
 8009f38:	4630      	mov	r0, r6
 8009f3a:	f7f6 fe2d 	bl	8000b98 <__aeabi_d2iz>
 8009f3e:	9011      	str	r0, [sp, #68]	; 0x44
 8009f40:	f7f6 fb10 	bl	8000564 <__aeabi_i2d>
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4630      	mov	r0, r6
 8009f4a:	4639      	mov	r1, r7
 8009f4c:	f7f6 f9bc 	bl	80002c8 <__aeabi_dsub>
 8009f50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009f52:	3330      	adds	r3, #48	; 0x30
 8009f54:	f805 3b01 	strb.w	r3, [r5], #1
 8009f58:	9b02      	ldr	r3, [sp, #8]
 8009f5a:	429d      	cmp	r5, r3
 8009f5c:	4606      	mov	r6, r0
 8009f5e:	460f      	mov	r7, r1
 8009f60:	f04f 0200 	mov.w	r2, #0
 8009f64:	d134      	bne.n	8009fd0 <_dtoa_r+0x660>
 8009f66:	4b19      	ldr	r3, [pc, #100]	; (8009fcc <_dtoa_r+0x65c>)
 8009f68:	ec51 0b18 	vmov	r0, r1, d8
 8009f6c:	f7f6 f9ae 	bl	80002cc <__adddf3>
 8009f70:	4602      	mov	r2, r0
 8009f72:	460b      	mov	r3, r1
 8009f74:	4630      	mov	r0, r6
 8009f76:	4639      	mov	r1, r7
 8009f78:	f7f6 fdee 	bl	8000b58 <__aeabi_dcmpgt>
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	d175      	bne.n	800a06c <_dtoa_r+0x6fc>
 8009f80:	ec53 2b18 	vmov	r2, r3, d8
 8009f84:	4911      	ldr	r1, [pc, #68]	; (8009fcc <_dtoa_r+0x65c>)
 8009f86:	2000      	movs	r0, #0
 8009f88:	f7f6 f99e 	bl	80002c8 <__aeabi_dsub>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	4630      	mov	r0, r6
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 fdc2 	bl	8000b1c <__aeabi_dcmplt>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	f43f af27 	beq.w	8009dec <_dtoa_r+0x47c>
 8009f9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009fa0:	1e6b      	subs	r3, r5, #1
 8009fa2:	930c      	str	r3, [sp, #48]	; 0x30
 8009fa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009fa8:	2b30      	cmp	r3, #48	; 0x30
 8009faa:	d0f8      	beq.n	8009f9e <_dtoa_r+0x62e>
 8009fac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009fb0:	e04a      	b.n	800a048 <_dtoa_r+0x6d8>
 8009fb2:	bf00      	nop
 8009fb4:	0800c0c0 	.word	0x0800c0c0
 8009fb8:	0800c098 	.word	0x0800c098
 8009fbc:	3ff00000 	.word	0x3ff00000
 8009fc0:	40240000 	.word	0x40240000
 8009fc4:	401c0000 	.word	0x401c0000
 8009fc8:	40140000 	.word	0x40140000
 8009fcc:	3fe00000 	.word	0x3fe00000
 8009fd0:	4baf      	ldr	r3, [pc, #700]	; (800a290 <_dtoa_r+0x920>)
 8009fd2:	f7f6 fb31 	bl	8000638 <__aeabi_dmul>
 8009fd6:	4606      	mov	r6, r0
 8009fd8:	460f      	mov	r7, r1
 8009fda:	e7ac      	b.n	8009f36 <_dtoa_r+0x5c6>
 8009fdc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009fe0:	9d00      	ldr	r5, [sp, #0]
 8009fe2:	4642      	mov	r2, r8
 8009fe4:	464b      	mov	r3, r9
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	4639      	mov	r1, r7
 8009fea:	f7f6 fc4f 	bl	800088c <__aeabi_ddiv>
 8009fee:	f7f6 fdd3 	bl	8000b98 <__aeabi_d2iz>
 8009ff2:	9002      	str	r0, [sp, #8]
 8009ff4:	f7f6 fab6 	bl	8000564 <__aeabi_i2d>
 8009ff8:	4642      	mov	r2, r8
 8009ffa:	464b      	mov	r3, r9
 8009ffc:	f7f6 fb1c 	bl	8000638 <__aeabi_dmul>
 800a000:	4602      	mov	r2, r0
 800a002:	460b      	mov	r3, r1
 800a004:	4630      	mov	r0, r6
 800a006:	4639      	mov	r1, r7
 800a008:	f7f6 f95e 	bl	80002c8 <__aeabi_dsub>
 800a00c:	9e02      	ldr	r6, [sp, #8]
 800a00e:	9f01      	ldr	r7, [sp, #4]
 800a010:	3630      	adds	r6, #48	; 0x30
 800a012:	f805 6b01 	strb.w	r6, [r5], #1
 800a016:	9e00      	ldr	r6, [sp, #0]
 800a018:	1bae      	subs	r6, r5, r6
 800a01a:	42b7      	cmp	r7, r6
 800a01c:	4602      	mov	r2, r0
 800a01e:	460b      	mov	r3, r1
 800a020:	d137      	bne.n	800a092 <_dtoa_r+0x722>
 800a022:	f7f6 f953 	bl	80002cc <__adddf3>
 800a026:	4642      	mov	r2, r8
 800a028:	464b      	mov	r3, r9
 800a02a:	4606      	mov	r6, r0
 800a02c:	460f      	mov	r7, r1
 800a02e:	f7f6 fd93 	bl	8000b58 <__aeabi_dcmpgt>
 800a032:	b9c8      	cbnz	r0, 800a068 <_dtoa_r+0x6f8>
 800a034:	4642      	mov	r2, r8
 800a036:	464b      	mov	r3, r9
 800a038:	4630      	mov	r0, r6
 800a03a:	4639      	mov	r1, r7
 800a03c:	f7f6 fd64 	bl	8000b08 <__aeabi_dcmpeq>
 800a040:	b110      	cbz	r0, 800a048 <_dtoa_r+0x6d8>
 800a042:	9b02      	ldr	r3, [sp, #8]
 800a044:	07d9      	lsls	r1, r3, #31
 800a046:	d40f      	bmi.n	800a068 <_dtoa_r+0x6f8>
 800a048:	4620      	mov	r0, r4
 800a04a:	4659      	mov	r1, fp
 800a04c:	f000 fad6 	bl	800a5fc <_Bfree>
 800a050:	2300      	movs	r3, #0
 800a052:	702b      	strb	r3, [r5, #0]
 800a054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a056:	f10a 0001 	add.w	r0, sl, #1
 800a05a:	6018      	str	r0, [r3, #0]
 800a05c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f43f acd8 	beq.w	8009a14 <_dtoa_r+0xa4>
 800a064:	601d      	str	r5, [r3, #0]
 800a066:	e4d5      	b.n	8009a14 <_dtoa_r+0xa4>
 800a068:	f8cd a01c 	str.w	sl, [sp, #28]
 800a06c:	462b      	mov	r3, r5
 800a06e:	461d      	mov	r5, r3
 800a070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a074:	2a39      	cmp	r2, #57	; 0x39
 800a076:	d108      	bne.n	800a08a <_dtoa_r+0x71a>
 800a078:	9a00      	ldr	r2, [sp, #0]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d1f7      	bne.n	800a06e <_dtoa_r+0x6fe>
 800a07e:	9a07      	ldr	r2, [sp, #28]
 800a080:	9900      	ldr	r1, [sp, #0]
 800a082:	3201      	adds	r2, #1
 800a084:	9207      	str	r2, [sp, #28]
 800a086:	2230      	movs	r2, #48	; 0x30
 800a088:	700a      	strb	r2, [r1, #0]
 800a08a:	781a      	ldrb	r2, [r3, #0]
 800a08c:	3201      	adds	r2, #1
 800a08e:	701a      	strb	r2, [r3, #0]
 800a090:	e78c      	b.n	8009fac <_dtoa_r+0x63c>
 800a092:	4b7f      	ldr	r3, [pc, #508]	; (800a290 <_dtoa_r+0x920>)
 800a094:	2200      	movs	r2, #0
 800a096:	f7f6 facf 	bl	8000638 <__aeabi_dmul>
 800a09a:	2200      	movs	r2, #0
 800a09c:	2300      	movs	r3, #0
 800a09e:	4606      	mov	r6, r0
 800a0a0:	460f      	mov	r7, r1
 800a0a2:	f7f6 fd31 	bl	8000b08 <__aeabi_dcmpeq>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d09b      	beq.n	8009fe2 <_dtoa_r+0x672>
 800a0aa:	e7cd      	b.n	800a048 <_dtoa_r+0x6d8>
 800a0ac:	9a08      	ldr	r2, [sp, #32]
 800a0ae:	2a00      	cmp	r2, #0
 800a0b0:	f000 80c4 	beq.w	800a23c <_dtoa_r+0x8cc>
 800a0b4:	9a05      	ldr	r2, [sp, #20]
 800a0b6:	2a01      	cmp	r2, #1
 800a0b8:	f300 80a8 	bgt.w	800a20c <_dtoa_r+0x89c>
 800a0bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	f000 80a0 	beq.w	800a204 <_dtoa_r+0x894>
 800a0c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a0c8:	9e06      	ldr	r6, [sp, #24]
 800a0ca:	4645      	mov	r5, r8
 800a0cc:	9a04      	ldr	r2, [sp, #16]
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	441a      	add	r2, r3
 800a0d2:	4620      	mov	r0, r4
 800a0d4:	4498      	add	r8, r3
 800a0d6:	9204      	str	r2, [sp, #16]
 800a0d8:	f000 fb4c 	bl	800a774 <__i2b>
 800a0dc:	4607      	mov	r7, r0
 800a0de:	2d00      	cmp	r5, #0
 800a0e0:	dd0b      	ble.n	800a0fa <_dtoa_r+0x78a>
 800a0e2:	9b04      	ldr	r3, [sp, #16]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	dd08      	ble.n	800a0fa <_dtoa_r+0x78a>
 800a0e8:	42ab      	cmp	r3, r5
 800a0ea:	9a04      	ldr	r2, [sp, #16]
 800a0ec:	bfa8      	it	ge
 800a0ee:	462b      	movge	r3, r5
 800a0f0:	eba8 0803 	sub.w	r8, r8, r3
 800a0f4:	1aed      	subs	r5, r5, r3
 800a0f6:	1ad3      	subs	r3, r2, r3
 800a0f8:	9304      	str	r3, [sp, #16]
 800a0fa:	9b06      	ldr	r3, [sp, #24]
 800a0fc:	b1fb      	cbz	r3, 800a13e <_dtoa_r+0x7ce>
 800a0fe:	9b08      	ldr	r3, [sp, #32]
 800a100:	2b00      	cmp	r3, #0
 800a102:	f000 809f 	beq.w	800a244 <_dtoa_r+0x8d4>
 800a106:	2e00      	cmp	r6, #0
 800a108:	dd11      	ble.n	800a12e <_dtoa_r+0x7be>
 800a10a:	4639      	mov	r1, r7
 800a10c:	4632      	mov	r2, r6
 800a10e:	4620      	mov	r0, r4
 800a110:	f000 fbec 	bl	800a8ec <__pow5mult>
 800a114:	465a      	mov	r2, fp
 800a116:	4601      	mov	r1, r0
 800a118:	4607      	mov	r7, r0
 800a11a:	4620      	mov	r0, r4
 800a11c:	f000 fb40 	bl	800a7a0 <__multiply>
 800a120:	4659      	mov	r1, fp
 800a122:	9007      	str	r0, [sp, #28]
 800a124:	4620      	mov	r0, r4
 800a126:	f000 fa69 	bl	800a5fc <_Bfree>
 800a12a:	9b07      	ldr	r3, [sp, #28]
 800a12c:	469b      	mov	fp, r3
 800a12e:	9b06      	ldr	r3, [sp, #24]
 800a130:	1b9a      	subs	r2, r3, r6
 800a132:	d004      	beq.n	800a13e <_dtoa_r+0x7ce>
 800a134:	4659      	mov	r1, fp
 800a136:	4620      	mov	r0, r4
 800a138:	f000 fbd8 	bl	800a8ec <__pow5mult>
 800a13c:	4683      	mov	fp, r0
 800a13e:	2101      	movs	r1, #1
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fb17 	bl	800a774 <__i2b>
 800a146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a148:	2b00      	cmp	r3, #0
 800a14a:	4606      	mov	r6, r0
 800a14c:	dd7c      	ble.n	800a248 <_dtoa_r+0x8d8>
 800a14e:	461a      	mov	r2, r3
 800a150:	4601      	mov	r1, r0
 800a152:	4620      	mov	r0, r4
 800a154:	f000 fbca 	bl	800a8ec <__pow5mult>
 800a158:	9b05      	ldr	r3, [sp, #20]
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	4606      	mov	r6, r0
 800a15e:	dd76      	ble.n	800a24e <_dtoa_r+0x8de>
 800a160:	2300      	movs	r3, #0
 800a162:	9306      	str	r3, [sp, #24]
 800a164:	6933      	ldr	r3, [r6, #16]
 800a166:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a16a:	6918      	ldr	r0, [r3, #16]
 800a16c:	f000 fab2 	bl	800a6d4 <__hi0bits>
 800a170:	f1c0 0020 	rsb	r0, r0, #32
 800a174:	9b04      	ldr	r3, [sp, #16]
 800a176:	4418      	add	r0, r3
 800a178:	f010 001f 	ands.w	r0, r0, #31
 800a17c:	f000 8086 	beq.w	800a28c <_dtoa_r+0x91c>
 800a180:	f1c0 0320 	rsb	r3, r0, #32
 800a184:	2b04      	cmp	r3, #4
 800a186:	dd7f      	ble.n	800a288 <_dtoa_r+0x918>
 800a188:	f1c0 001c 	rsb	r0, r0, #28
 800a18c:	9b04      	ldr	r3, [sp, #16]
 800a18e:	4403      	add	r3, r0
 800a190:	4480      	add	r8, r0
 800a192:	4405      	add	r5, r0
 800a194:	9304      	str	r3, [sp, #16]
 800a196:	f1b8 0f00 	cmp.w	r8, #0
 800a19a:	dd05      	ble.n	800a1a8 <_dtoa_r+0x838>
 800a19c:	4659      	mov	r1, fp
 800a19e:	4642      	mov	r2, r8
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	f000 fbfd 	bl	800a9a0 <__lshift>
 800a1a6:	4683      	mov	fp, r0
 800a1a8:	9b04      	ldr	r3, [sp, #16]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	dd05      	ble.n	800a1ba <_dtoa_r+0x84a>
 800a1ae:	4631      	mov	r1, r6
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	f000 fbf4 	bl	800a9a0 <__lshift>
 800a1b8:	4606      	mov	r6, r0
 800a1ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d069      	beq.n	800a294 <_dtoa_r+0x924>
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	4658      	mov	r0, fp
 800a1c4:	f000 fc58 	bl	800aa78 <__mcmp>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	da63      	bge.n	800a294 <_dtoa_r+0x924>
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	4659      	mov	r1, fp
 800a1d0:	220a      	movs	r2, #10
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f000 fa34 	bl	800a640 <__multadd>
 800a1d8:	9b08      	ldr	r3, [sp, #32]
 800a1da:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1de:	4683      	mov	fp, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f000 818f 	beq.w	800a504 <_dtoa_r+0xb94>
 800a1e6:	4639      	mov	r1, r7
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	220a      	movs	r2, #10
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	f000 fa27 	bl	800a640 <__multadd>
 800a1f2:	f1b9 0f00 	cmp.w	r9, #0
 800a1f6:	4607      	mov	r7, r0
 800a1f8:	f300 808e 	bgt.w	800a318 <_dtoa_r+0x9a8>
 800a1fc:	9b05      	ldr	r3, [sp, #20]
 800a1fe:	2b02      	cmp	r3, #2
 800a200:	dc50      	bgt.n	800a2a4 <_dtoa_r+0x934>
 800a202:	e089      	b.n	800a318 <_dtoa_r+0x9a8>
 800a204:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a206:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a20a:	e75d      	b.n	800a0c8 <_dtoa_r+0x758>
 800a20c:	9b01      	ldr	r3, [sp, #4]
 800a20e:	1e5e      	subs	r6, r3, #1
 800a210:	9b06      	ldr	r3, [sp, #24]
 800a212:	42b3      	cmp	r3, r6
 800a214:	bfbf      	itttt	lt
 800a216:	9b06      	ldrlt	r3, [sp, #24]
 800a218:	9606      	strlt	r6, [sp, #24]
 800a21a:	1af2      	sublt	r2, r6, r3
 800a21c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a21e:	bfb6      	itet	lt
 800a220:	189b      	addlt	r3, r3, r2
 800a222:	1b9e      	subge	r6, r3, r6
 800a224:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a226:	9b01      	ldr	r3, [sp, #4]
 800a228:	bfb8      	it	lt
 800a22a:	2600      	movlt	r6, #0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	bfb5      	itete	lt
 800a230:	eba8 0503 	sublt.w	r5, r8, r3
 800a234:	9b01      	ldrge	r3, [sp, #4]
 800a236:	2300      	movlt	r3, #0
 800a238:	4645      	movge	r5, r8
 800a23a:	e747      	b.n	800a0cc <_dtoa_r+0x75c>
 800a23c:	9e06      	ldr	r6, [sp, #24]
 800a23e:	9f08      	ldr	r7, [sp, #32]
 800a240:	4645      	mov	r5, r8
 800a242:	e74c      	b.n	800a0de <_dtoa_r+0x76e>
 800a244:	9a06      	ldr	r2, [sp, #24]
 800a246:	e775      	b.n	800a134 <_dtoa_r+0x7c4>
 800a248:	9b05      	ldr	r3, [sp, #20]
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	dc18      	bgt.n	800a280 <_dtoa_r+0x910>
 800a24e:	9b02      	ldr	r3, [sp, #8]
 800a250:	b9b3      	cbnz	r3, 800a280 <_dtoa_r+0x910>
 800a252:	9b03      	ldr	r3, [sp, #12]
 800a254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a258:	b9a3      	cbnz	r3, 800a284 <_dtoa_r+0x914>
 800a25a:	9b03      	ldr	r3, [sp, #12]
 800a25c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a260:	0d1b      	lsrs	r3, r3, #20
 800a262:	051b      	lsls	r3, r3, #20
 800a264:	b12b      	cbz	r3, 800a272 <_dtoa_r+0x902>
 800a266:	9b04      	ldr	r3, [sp, #16]
 800a268:	3301      	adds	r3, #1
 800a26a:	9304      	str	r3, [sp, #16]
 800a26c:	f108 0801 	add.w	r8, r8, #1
 800a270:	2301      	movs	r3, #1
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a276:	2b00      	cmp	r3, #0
 800a278:	f47f af74 	bne.w	800a164 <_dtoa_r+0x7f4>
 800a27c:	2001      	movs	r0, #1
 800a27e:	e779      	b.n	800a174 <_dtoa_r+0x804>
 800a280:	2300      	movs	r3, #0
 800a282:	e7f6      	b.n	800a272 <_dtoa_r+0x902>
 800a284:	9b02      	ldr	r3, [sp, #8]
 800a286:	e7f4      	b.n	800a272 <_dtoa_r+0x902>
 800a288:	d085      	beq.n	800a196 <_dtoa_r+0x826>
 800a28a:	4618      	mov	r0, r3
 800a28c:	301c      	adds	r0, #28
 800a28e:	e77d      	b.n	800a18c <_dtoa_r+0x81c>
 800a290:	40240000 	.word	0x40240000
 800a294:	9b01      	ldr	r3, [sp, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	dc38      	bgt.n	800a30c <_dtoa_r+0x99c>
 800a29a:	9b05      	ldr	r3, [sp, #20]
 800a29c:	2b02      	cmp	r3, #2
 800a29e:	dd35      	ble.n	800a30c <_dtoa_r+0x99c>
 800a2a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a2a4:	f1b9 0f00 	cmp.w	r9, #0
 800a2a8:	d10d      	bne.n	800a2c6 <_dtoa_r+0x956>
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	464b      	mov	r3, r9
 800a2ae:	2205      	movs	r2, #5
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f000 f9c5 	bl	800a640 <__multadd>
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	4606      	mov	r6, r0
 800a2ba:	4658      	mov	r0, fp
 800a2bc:	f000 fbdc 	bl	800aa78 <__mcmp>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	f73f adbd 	bgt.w	8009e40 <_dtoa_r+0x4d0>
 800a2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2c8:	9d00      	ldr	r5, [sp, #0]
 800a2ca:	ea6f 0a03 	mvn.w	sl, r3
 800a2ce:	f04f 0800 	mov.w	r8, #0
 800a2d2:	4631      	mov	r1, r6
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	f000 f991 	bl	800a5fc <_Bfree>
 800a2da:	2f00      	cmp	r7, #0
 800a2dc:	f43f aeb4 	beq.w	800a048 <_dtoa_r+0x6d8>
 800a2e0:	f1b8 0f00 	cmp.w	r8, #0
 800a2e4:	d005      	beq.n	800a2f2 <_dtoa_r+0x982>
 800a2e6:	45b8      	cmp	r8, r7
 800a2e8:	d003      	beq.n	800a2f2 <_dtoa_r+0x982>
 800a2ea:	4641      	mov	r1, r8
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	f000 f985 	bl	800a5fc <_Bfree>
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	4620      	mov	r0, r4
 800a2f6:	f000 f981 	bl	800a5fc <_Bfree>
 800a2fa:	e6a5      	b.n	800a048 <_dtoa_r+0x6d8>
 800a2fc:	2600      	movs	r6, #0
 800a2fe:	4637      	mov	r7, r6
 800a300:	e7e1      	b.n	800a2c6 <_dtoa_r+0x956>
 800a302:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a304:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a308:	4637      	mov	r7, r6
 800a30a:	e599      	b.n	8009e40 <_dtoa_r+0x4d0>
 800a30c:	9b08      	ldr	r3, [sp, #32]
 800a30e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a312:	2b00      	cmp	r3, #0
 800a314:	f000 80fd 	beq.w	800a512 <_dtoa_r+0xba2>
 800a318:	2d00      	cmp	r5, #0
 800a31a:	dd05      	ble.n	800a328 <_dtoa_r+0x9b8>
 800a31c:	4639      	mov	r1, r7
 800a31e:	462a      	mov	r2, r5
 800a320:	4620      	mov	r0, r4
 800a322:	f000 fb3d 	bl	800a9a0 <__lshift>
 800a326:	4607      	mov	r7, r0
 800a328:	9b06      	ldr	r3, [sp, #24]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d05c      	beq.n	800a3e8 <_dtoa_r+0xa78>
 800a32e:	6879      	ldr	r1, [r7, #4]
 800a330:	4620      	mov	r0, r4
 800a332:	f000 f923 	bl	800a57c <_Balloc>
 800a336:	4605      	mov	r5, r0
 800a338:	b928      	cbnz	r0, 800a346 <_dtoa_r+0x9d6>
 800a33a:	4b80      	ldr	r3, [pc, #512]	; (800a53c <_dtoa_r+0xbcc>)
 800a33c:	4602      	mov	r2, r0
 800a33e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a342:	f7ff bb2e 	b.w	80099a2 <_dtoa_r+0x32>
 800a346:	693a      	ldr	r2, [r7, #16]
 800a348:	3202      	adds	r2, #2
 800a34a:	0092      	lsls	r2, r2, #2
 800a34c:	f107 010c 	add.w	r1, r7, #12
 800a350:	300c      	adds	r0, #12
 800a352:	f000 f905 	bl	800a560 <memcpy>
 800a356:	2201      	movs	r2, #1
 800a358:	4629      	mov	r1, r5
 800a35a:	4620      	mov	r0, r4
 800a35c:	f000 fb20 	bl	800a9a0 <__lshift>
 800a360:	9b00      	ldr	r3, [sp, #0]
 800a362:	3301      	adds	r3, #1
 800a364:	9301      	str	r3, [sp, #4]
 800a366:	9b00      	ldr	r3, [sp, #0]
 800a368:	444b      	add	r3, r9
 800a36a:	9307      	str	r3, [sp, #28]
 800a36c:	9b02      	ldr	r3, [sp, #8]
 800a36e:	f003 0301 	and.w	r3, r3, #1
 800a372:	46b8      	mov	r8, r7
 800a374:	9306      	str	r3, [sp, #24]
 800a376:	4607      	mov	r7, r0
 800a378:	9b01      	ldr	r3, [sp, #4]
 800a37a:	4631      	mov	r1, r6
 800a37c:	3b01      	subs	r3, #1
 800a37e:	4658      	mov	r0, fp
 800a380:	9302      	str	r3, [sp, #8]
 800a382:	f7ff fa69 	bl	8009858 <quorem>
 800a386:	4603      	mov	r3, r0
 800a388:	3330      	adds	r3, #48	; 0x30
 800a38a:	9004      	str	r0, [sp, #16]
 800a38c:	4641      	mov	r1, r8
 800a38e:	4658      	mov	r0, fp
 800a390:	9308      	str	r3, [sp, #32]
 800a392:	f000 fb71 	bl	800aa78 <__mcmp>
 800a396:	463a      	mov	r2, r7
 800a398:	4681      	mov	r9, r0
 800a39a:	4631      	mov	r1, r6
 800a39c:	4620      	mov	r0, r4
 800a39e:	f000 fb87 	bl	800aab0 <__mdiff>
 800a3a2:	68c2      	ldr	r2, [r0, #12]
 800a3a4:	9b08      	ldr	r3, [sp, #32]
 800a3a6:	4605      	mov	r5, r0
 800a3a8:	bb02      	cbnz	r2, 800a3ec <_dtoa_r+0xa7c>
 800a3aa:	4601      	mov	r1, r0
 800a3ac:	4658      	mov	r0, fp
 800a3ae:	f000 fb63 	bl	800aa78 <__mcmp>
 800a3b2:	9b08      	ldr	r3, [sp, #32]
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	4629      	mov	r1, r5
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a3be:	f000 f91d 	bl	800a5fc <_Bfree>
 800a3c2:	9b05      	ldr	r3, [sp, #20]
 800a3c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3c6:	9d01      	ldr	r5, [sp, #4]
 800a3c8:	ea43 0102 	orr.w	r1, r3, r2
 800a3cc:	9b06      	ldr	r3, [sp, #24]
 800a3ce:	430b      	orrs	r3, r1
 800a3d0:	9b08      	ldr	r3, [sp, #32]
 800a3d2:	d10d      	bne.n	800a3f0 <_dtoa_r+0xa80>
 800a3d4:	2b39      	cmp	r3, #57	; 0x39
 800a3d6:	d029      	beq.n	800a42c <_dtoa_r+0xabc>
 800a3d8:	f1b9 0f00 	cmp.w	r9, #0
 800a3dc:	dd01      	ble.n	800a3e2 <_dtoa_r+0xa72>
 800a3de:	9b04      	ldr	r3, [sp, #16]
 800a3e0:	3331      	adds	r3, #49	; 0x31
 800a3e2:	9a02      	ldr	r2, [sp, #8]
 800a3e4:	7013      	strb	r3, [r2, #0]
 800a3e6:	e774      	b.n	800a2d2 <_dtoa_r+0x962>
 800a3e8:	4638      	mov	r0, r7
 800a3ea:	e7b9      	b.n	800a360 <_dtoa_r+0x9f0>
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	e7e2      	b.n	800a3b6 <_dtoa_r+0xa46>
 800a3f0:	f1b9 0f00 	cmp.w	r9, #0
 800a3f4:	db06      	blt.n	800a404 <_dtoa_r+0xa94>
 800a3f6:	9905      	ldr	r1, [sp, #20]
 800a3f8:	ea41 0909 	orr.w	r9, r1, r9
 800a3fc:	9906      	ldr	r1, [sp, #24]
 800a3fe:	ea59 0101 	orrs.w	r1, r9, r1
 800a402:	d120      	bne.n	800a446 <_dtoa_r+0xad6>
 800a404:	2a00      	cmp	r2, #0
 800a406:	ddec      	ble.n	800a3e2 <_dtoa_r+0xa72>
 800a408:	4659      	mov	r1, fp
 800a40a:	2201      	movs	r2, #1
 800a40c:	4620      	mov	r0, r4
 800a40e:	9301      	str	r3, [sp, #4]
 800a410:	f000 fac6 	bl	800a9a0 <__lshift>
 800a414:	4631      	mov	r1, r6
 800a416:	4683      	mov	fp, r0
 800a418:	f000 fb2e 	bl	800aa78 <__mcmp>
 800a41c:	2800      	cmp	r0, #0
 800a41e:	9b01      	ldr	r3, [sp, #4]
 800a420:	dc02      	bgt.n	800a428 <_dtoa_r+0xab8>
 800a422:	d1de      	bne.n	800a3e2 <_dtoa_r+0xa72>
 800a424:	07da      	lsls	r2, r3, #31
 800a426:	d5dc      	bpl.n	800a3e2 <_dtoa_r+0xa72>
 800a428:	2b39      	cmp	r3, #57	; 0x39
 800a42a:	d1d8      	bne.n	800a3de <_dtoa_r+0xa6e>
 800a42c:	9a02      	ldr	r2, [sp, #8]
 800a42e:	2339      	movs	r3, #57	; 0x39
 800a430:	7013      	strb	r3, [r2, #0]
 800a432:	462b      	mov	r3, r5
 800a434:	461d      	mov	r5, r3
 800a436:	3b01      	subs	r3, #1
 800a438:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a43c:	2a39      	cmp	r2, #57	; 0x39
 800a43e:	d050      	beq.n	800a4e2 <_dtoa_r+0xb72>
 800a440:	3201      	adds	r2, #1
 800a442:	701a      	strb	r2, [r3, #0]
 800a444:	e745      	b.n	800a2d2 <_dtoa_r+0x962>
 800a446:	2a00      	cmp	r2, #0
 800a448:	dd03      	ble.n	800a452 <_dtoa_r+0xae2>
 800a44a:	2b39      	cmp	r3, #57	; 0x39
 800a44c:	d0ee      	beq.n	800a42c <_dtoa_r+0xabc>
 800a44e:	3301      	adds	r3, #1
 800a450:	e7c7      	b.n	800a3e2 <_dtoa_r+0xa72>
 800a452:	9a01      	ldr	r2, [sp, #4]
 800a454:	9907      	ldr	r1, [sp, #28]
 800a456:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a45a:	428a      	cmp	r2, r1
 800a45c:	d02a      	beq.n	800a4b4 <_dtoa_r+0xb44>
 800a45e:	4659      	mov	r1, fp
 800a460:	2300      	movs	r3, #0
 800a462:	220a      	movs	r2, #10
 800a464:	4620      	mov	r0, r4
 800a466:	f000 f8eb 	bl	800a640 <__multadd>
 800a46a:	45b8      	cmp	r8, r7
 800a46c:	4683      	mov	fp, r0
 800a46e:	f04f 0300 	mov.w	r3, #0
 800a472:	f04f 020a 	mov.w	r2, #10
 800a476:	4641      	mov	r1, r8
 800a478:	4620      	mov	r0, r4
 800a47a:	d107      	bne.n	800a48c <_dtoa_r+0xb1c>
 800a47c:	f000 f8e0 	bl	800a640 <__multadd>
 800a480:	4680      	mov	r8, r0
 800a482:	4607      	mov	r7, r0
 800a484:	9b01      	ldr	r3, [sp, #4]
 800a486:	3301      	adds	r3, #1
 800a488:	9301      	str	r3, [sp, #4]
 800a48a:	e775      	b.n	800a378 <_dtoa_r+0xa08>
 800a48c:	f000 f8d8 	bl	800a640 <__multadd>
 800a490:	4639      	mov	r1, r7
 800a492:	4680      	mov	r8, r0
 800a494:	2300      	movs	r3, #0
 800a496:	220a      	movs	r2, #10
 800a498:	4620      	mov	r0, r4
 800a49a:	f000 f8d1 	bl	800a640 <__multadd>
 800a49e:	4607      	mov	r7, r0
 800a4a0:	e7f0      	b.n	800a484 <_dtoa_r+0xb14>
 800a4a2:	f1b9 0f00 	cmp.w	r9, #0
 800a4a6:	9a00      	ldr	r2, [sp, #0]
 800a4a8:	bfcc      	ite	gt
 800a4aa:	464d      	movgt	r5, r9
 800a4ac:	2501      	movle	r5, #1
 800a4ae:	4415      	add	r5, r2
 800a4b0:	f04f 0800 	mov.w	r8, #0
 800a4b4:	4659      	mov	r1, fp
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	9301      	str	r3, [sp, #4]
 800a4bc:	f000 fa70 	bl	800a9a0 <__lshift>
 800a4c0:	4631      	mov	r1, r6
 800a4c2:	4683      	mov	fp, r0
 800a4c4:	f000 fad8 	bl	800aa78 <__mcmp>
 800a4c8:	2800      	cmp	r0, #0
 800a4ca:	dcb2      	bgt.n	800a432 <_dtoa_r+0xac2>
 800a4cc:	d102      	bne.n	800a4d4 <_dtoa_r+0xb64>
 800a4ce:	9b01      	ldr	r3, [sp, #4]
 800a4d0:	07db      	lsls	r3, r3, #31
 800a4d2:	d4ae      	bmi.n	800a432 <_dtoa_r+0xac2>
 800a4d4:	462b      	mov	r3, r5
 800a4d6:	461d      	mov	r5, r3
 800a4d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4dc:	2a30      	cmp	r2, #48	; 0x30
 800a4de:	d0fa      	beq.n	800a4d6 <_dtoa_r+0xb66>
 800a4e0:	e6f7      	b.n	800a2d2 <_dtoa_r+0x962>
 800a4e2:	9a00      	ldr	r2, [sp, #0]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d1a5      	bne.n	800a434 <_dtoa_r+0xac4>
 800a4e8:	f10a 0a01 	add.w	sl, sl, #1
 800a4ec:	2331      	movs	r3, #49	; 0x31
 800a4ee:	e779      	b.n	800a3e4 <_dtoa_r+0xa74>
 800a4f0:	4b13      	ldr	r3, [pc, #76]	; (800a540 <_dtoa_r+0xbd0>)
 800a4f2:	f7ff baaf 	b.w	8009a54 <_dtoa_r+0xe4>
 800a4f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	f47f aa86 	bne.w	8009a0a <_dtoa_r+0x9a>
 800a4fe:	4b11      	ldr	r3, [pc, #68]	; (800a544 <_dtoa_r+0xbd4>)
 800a500:	f7ff baa8 	b.w	8009a54 <_dtoa_r+0xe4>
 800a504:	f1b9 0f00 	cmp.w	r9, #0
 800a508:	dc03      	bgt.n	800a512 <_dtoa_r+0xba2>
 800a50a:	9b05      	ldr	r3, [sp, #20]
 800a50c:	2b02      	cmp	r3, #2
 800a50e:	f73f aec9 	bgt.w	800a2a4 <_dtoa_r+0x934>
 800a512:	9d00      	ldr	r5, [sp, #0]
 800a514:	4631      	mov	r1, r6
 800a516:	4658      	mov	r0, fp
 800a518:	f7ff f99e 	bl	8009858 <quorem>
 800a51c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a520:	f805 3b01 	strb.w	r3, [r5], #1
 800a524:	9a00      	ldr	r2, [sp, #0]
 800a526:	1aaa      	subs	r2, r5, r2
 800a528:	4591      	cmp	r9, r2
 800a52a:	ddba      	ble.n	800a4a2 <_dtoa_r+0xb32>
 800a52c:	4659      	mov	r1, fp
 800a52e:	2300      	movs	r3, #0
 800a530:	220a      	movs	r2, #10
 800a532:	4620      	mov	r0, r4
 800a534:	f000 f884 	bl	800a640 <__multadd>
 800a538:	4683      	mov	fp, r0
 800a53a:	e7eb      	b.n	800a514 <_dtoa_r+0xba4>
 800a53c:	0800c023 	.word	0x0800c023
 800a540:	0800bf7c 	.word	0x0800bf7c
 800a544:	0800bfa0 	.word	0x0800bfa0

0800a548 <_localeconv_r>:
 800a548:	4800      	ldr	r0, [pc, #0]	; (800a54c <_localeconv_r+0x4>)
 800a54a:	4770      	bx	lr
 800a54c:	20000188 	.word	0x20000188

0800a550 <malloc>:
 800a550:	4b02      	ldr	r3, [pc, #8]	; (800a55c <malloc+0xc>)
 800a552:	4601      	mov	r1, r0
 800a554:	6818      	ldr	r0, [r3, #0]
 800a556:	f000 bbef 	b.w	800ad38 <_malloc_r>
 800a55a:	bf00      	nop
 800a55c:	20000034 	.word	0x20000034

0800a560 <memcpy>:
 800a560:	440a      	add	r2, r1
 800a562:	4291      	cmp	r1, r2
 800a564:	f100 33ff 	add.w	r3, r0, #4294967295
 800a568:	d100      	bne.n	800a56c <memcpy+0xc>
 800a56a:	4770      	bx	lr
 800a56c:	b510      	push	{r4, lr}
 800a56e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a572:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a576:	4291      	cmp	r1, r2
 800a578:	d1f9      	bne.n	800a56e <memcpy+0xe>
 800a57a:	bd10      	pop	{r4, pc}

0800a57c <_Balloc>:
 800a57c:	b570      	push	{r4, r5, r6, lr}
 800a57e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a580:	4604      	mov	r4, r0
 800a582:	460d      	mov	r5, r1
 800a584:	b976      	cbnz	r6, 800a5a4 <_Balloc+0x28>
 800a586:	2010      	movs	r0, #16
 800a588:	f7ff ffe2 	bl	800a550 <malloc>
 800a58c:	4602      	mov	r2, r0
 800a58e:	6260      	str	r0, [r4, #36]	; 0x24
 800a590:	b920      	cbnz	r0, 800a59c <_Balloc+0x20>
 800a592:	4b18      	ldr	r3, [pc, #96]	; (800a5f4 <_Balloc+0x78>)
 800a594:	4818      	ldr	r0, [pc, #96]	; (800a5f8 <_Balloc+0x7c>)
 800a596:	2166      	movs	r1, #102	; 0x66
 800a598:	f000 fd94 	bl	800b0c4 <__assert_func>
 800a59c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5a0:	6006      	str	r6, [r0, #0]
 800a5a2:	60c6      	str	r6, [r0, #12]
 800a5a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a5a6:	68f3      	ldr	r3, [r6, #12]
 800a5a8:	b183      	cbz	r3, 800a5cc <_Balloc+0x50>
 800a5aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a5b2:	b9b8      	cbnz	r0, 800a5e4 <_Balloc+0x68>
 800a5b4:	2101      	movs	r1, #1
 800a5b6:	fa01 f605 	lsl.w	r6, r1, r5
 800a5ba:	1d72      	adds	r2, r6, #5
 800a5bc:	0092      	lsls	r2, r2, #2
 800a5be:	4620      	mov	r0, r4
 800a5c0:	f000 fb5a 	bl	800ac78 <_calloc_r>
 800a5c4:	b160      	cbz	r0, 800a5e0 <_Balloc+0x64>
 800a5c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a5ca:	e00e      	b.n	800a5ea <_Balloc+0x6e>
 800a5cc:	2221      	movs	r2, #33	; 0x21
 800a5ce:	2104      	movs	r1, #4
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	f000 fb51 	bl	800ac78 <_calloc_r>
 800a5d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5d8:	60f0      	str	r0, [r6, #12]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e4      	bne.n	800a5aa <_Balloc+0x2e>
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	bd70      	pop	{r4, r5, r6, pc}
 800a5e4:	6802      	ldr	r2, [r0, #0]
 800a5e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a5f0:	e7f7      	b.n	800a5e2 <_Balloc+0x66>
 800a5f2:	bf00      	nop
 800a5f4:	0800bfad 	.word	0x0800bfad
 800a5f8:	0800c034 	.word	0x0800c034

0800a5fc <_Bfree>:
 800a5fc:	b570      	push	{r4, r5, r6, lr}
 800a5fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a600:	4605      	mov	r5, r0
 800a602:	460c      	mov	r4, r1
 800a604:	b976      	cbnz	r6, 800a624 <_Bfree+0x28>
 800a606:	2010      	movs	r0, #16
 800a608:	f7ff ffa2 	bl	800a550 <malloc>
 800a60c:	4602      	mov	r2, r0
 800a60e:	6268      	str	r0, [r5, #36]	; 0x24
 800a610:	b920      	cbnz	r0, 800a61c <_Bfree+0x20>
 800a612:	4b09      	ldr	r3, [pc, #36]	; (800a638 <_Bfree+0x3c>)
 800a614:	4809      	ldr	r0, [pc, #36]	; (800a63c <_Bfree+0x40>)
 800a616:	218a      	movs	r1, #138	; 0x8a
 800a618:	f000 fd54 	bl	800b0c4 <__assert_func>
 800a61c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a620:	6006      	str	r6, [r0, #0]
 800a622:	60c6      	str	r6, [r0, #12]
 800a624:	b13c      	cbz	r4, 800a636 <_Bfree+0x3a>
 800a626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a628:	6862      	ldr	r2, [r4, #4]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a630:	6021      	str	r1, [r4, #0]
 800a632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	0800bfad 	.word	0x0800bfad
 800a63c:	0800c034 	.word	0x0800c034

0800a640 <__multadd>:
 800a640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a644:	690e      	ldr	r6, [r1, #16]
 800a646:	4607      	mov	r7, r0
 800a648:	4698      	mov	r8, r3
 800a64a:	460c      	mov	r4, r1
 800a64c:	f101 0014 	add.w	r0, r1, #20
 800a650:	2300      	movs	r3, #0
 800a652:	6805      	ldr	r5, [r0, #0]
 800a654:	b2a9      	uxth	r1, r5
 800a656:	fb02 8101 	mla	r1, r2, r1, r8
 800a65a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a65e:	0c2d      	lsrs	r5, r5, #16
 800a660:	fb02 c505 	mla	r5, r2, r5, ip
 800a664:	b289      	uxth	r1, r1
 800a666:	3301      	adds	r3, #1
 800a668:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a66c:	429e      	cmp	r6, r3
 800a66e:	f840 1b04 	str.w	r1, [r0], #4
 800a672:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a676:	dcec      	bgt.n	800a652 <__multadd+0x12>
 800a678:	f1b8 0f00 	cmp.w	r8, #0
 800a67c:	d022      	beq.n	800a6c4 <__multadd+0x84>
 800a67e:	68a3      	ldr	r3, [r4, #8]
 800a680:	42b3      	cmp	r3, r6
 800a682:	dc19      	bgt.n	800a6b8 <__multadd+0x78>
 800a684:	6861      	ldr	r1, [r4, #4]
 800a686:	4638      	mov	r0, r7
 800a688:	3101      	adds	r1, #1
 800a68a:	f7ff ff77 	bl	800a57c <_Balloc>
 800a68e:	4605      	mov	r5, r0
 800a690:	b928      	cbnz	r0, 800a69e <__multadd+0x5e>
 800a692:	4602      	mov	r2, r0
 800a694:	4b0d      	ldr	r3, [pc, #52]	; (800a6cc <__multadd+0x8c>)
 800a696:	480e      	ldr	r0, [pc, #56]	; (800a6d0 <__multadd+0x90>)
 800a698:	21b5      	movs	r1, #181	; 0xb5
 800a69a:	f000 fd13 	bl	800b0c4 <__assert_func>
 800a69e:	6922      	ldr	r2, [r4, #16]
 800a6a0:	3202      	adds	r2, #2
 800a6a2:	f104 010c 	add.w	r1, r4, #12
 800a6a6:	0092      	lsls	r2, r2, #2
 800a6a8:	300c      	adds	r0, #12
 800a6aa:	f7ff ff59 	bl	800a560 <memcpy>
 800a6ae:	4621      	mov	r1, r4
 800a6b0:	4638      	mov	r0, r7
 800a6b2:	f7ff ffa3 	bl	800a5fc <_Bfree>
 800a6b6:	462c      	mov	r4, r5
 800a6b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a6bc:	3601      	adds	r6, #1
 800a6be:	f8c3 8014 	str.w	r8, [r3, #20]
 800a6c2:	6126      	str	r6, [r4, #16]
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6ca:	bf00      	nop
 800a6cc:	0800c023 	.word	0x0800c023
 800a6d0:	0800c034 	.word	0x0800c034

0800a6d4 <__hi0bits>:
 800a6d4:	0c03      	lsrs	r3, r0, #16
 800a6d6:	041b      	lsls	r3, r3, #16
 800a6d8:	b9d3      	cbnz	r3, 800a710 <__hi0bits+0x3c>
 800a6da:	0400      	lsls	r0, r0, #16
 800a6dc:	2310      	movs	r3, #16
 800a6de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a6e2:	bf04      	itt	eq
 800a6e4:	0200      	lsleq	r0, r0, #8
 800a6e6:	3308      	addeq	r3, #8
 800a6e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a6ec:	bf04      	itt	eq
 800a6ee:	0100      	lsleq	r0, r0, #4
 800a6f0:	3304      	addeq	r3, #4
 800a6f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a6f6:	bf04      	itt	eq
 800a6f8:	0080      	lsleq	r0, r0, #2
 800a6fa:	3302      	addeq	r3, #2
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	db05      	blt.n	800a70c <__hi0bits+0x38>
 800a700:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a704:	f103 0301 	add.w	r3, r3, #1
 800a708:	bf08      	it	eq
 800a70a:	2320      	moveq	r3, #32
 800a70c:	4618      	mov	r0, r3
 800a70e:	4770      	bx	lr
 800a710:	2300      	movs	r3, #0
 800a712:	e7e4      	b.n	800a6de <__hi0bits+0xa>

0800a714 <__lo0bits>:
 800a714:	6803      	ldr	r3, [r0, #0]
 800a716:	f013 0207 	ands.w	r2, r3, #7
 800a71a:	4601      	mov	r1, r0
 800a71c:	d00b      	beq.n	800a736 <__lo0bits+0x22>
 800a71e:	07da      	lsls	r2, r3, #31
 800a720:	d424      	bmi.n	800a76c <__lo0bits+0x58>
 800a722:	0798      	lsls	r0, r3, #30
 800a724:	bf49      	itett	mi
 800a726:	085b      	lsrmi	r3, r3, #1
 800a728:	089b      	lsrpl	r3, r3, #2
 800a72a:	2001      	movmi	r0, #1
 800a72c:	600b      	strmi	r3, [r1, #0]
 800a72e:	bf5c      	itt	pl
 800a730:	600b      	strpl	r3, [r1, #0]
 800a732:	2002      	movpl	r0, #2
 800a734:	4770      	bx	lr
 800a736:	b298      	uxth	r0, r3
 800a738:	b9b0      	cbnz	r0, 800a768 <__lo0bits+0x54>
 800a73a:	0c1b      	lsrs	r3, r3, #16
 800a73c:	2010      	movs	r0, #16
 800a73e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a742:	bf04      	itt	eq
 800a744:	0a1b      	lsreq	r3, r3, #8
 800a746:	3008      	addeq	r0, #8
 800a748:	071a      	lsls	r2, r3, #28
 800a74a:	bf04      	itt	eq
 800a74c:	091b      	lsreq	r3, r3, #4
 800a74e:	3004      	addeq	r0, #4
 800a750:	079a      	lsls	r2, r3, #30
 800a752:	bf04      	itt	eq
 800a754:	089b      	lsreq	r3, r3, #2
 800a756:	3002      	addeq	r0, #2
 800a758:	07da      	lsls	r2, r3, #31
 800a75a:	d403      	bmi.n	800a764 <__lo0bits+0x50>
 800a75c:	085b      	lsrs	r3, r3, #1
 800a75e:	f100 0001 	add.w	r0, r0, #1
 800a762:	d005      	beq.n	800a770 <__lo0bits+0x5c>
 800a764:	600b      	str	r3, [r1, #0]
 800a766:	4770      	bx	lr
 800a768:	4610      	mov	r0, r2
 800a76a:	e7e8      	b.n	800a73e <__lo0bits+0x2a>
 800a76c:	2000      	movs	r0, #0
 800a76e:	4770      	bx	lr
 800a770:	2020      	movs	r0, #32
 800a772:	4770      	bx	lr

0800a774 <__i2b>:
 800a774:	b510      	push	{r4, lr}
 800a776:	460c      	mov	r4, r1
 800a778:	2101      	movs	r1, #1
 800a77a:	f7ff feff 	bl	800a57c <_Balloc>
 800a77e:	4602      	mov	r2, r0
 800a780:	b928      	cbnz	r0, 800a78e <__i2b+0x1a>
 800a782:	4b05      	ldr	r3, [pc, #20]	; (800a798 <__i2b+0x24>)
 800a784:	4805      	ldr	r0, [pc, #20]	; (800a79c <__i2b+0x28>)
 800a786:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a78a:	f000 fc9b 	bl	800b0c4 <__assert_func>
 800a78e:	2301      	movs	r3, #1
 800a790:	6144      	str	r4, [r0, #20]
 800a792:	6103      	str	r3, [r0, #16]
 800a794:	bd10      	pop	{r4, pc}
 800a796:	bf00      	nop
 800a798:	0800c023 	.word	0x0800c023
 800a79c:	0800c034 	.word	0x0800c034

0800a7a0 <__multiply>:
 800a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a4:	4614      	mov	r4, r2
 800a7a6:	690a      	ldr	r2, [r1, #16]
 800a7a8:	6923      	ldr	r3, [r4, #16]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	bfb8      	it	lt
 800a7ae:	460b      	movlt	r3, r1
 800a7b0:	460d      	mov	r5, r1
 800a7b2:	bfbc      	itt	lt
 800a7b4:	4625      	movlt	r5, r4
 800a7b6:	461c      	movlt	r4, r3
 800a7b8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a7bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a7c0:	68ab      	ldr	r3, [r5, #8]
 800a7c2:	6869      	ldr	r1, [r5, #4]
 800a7c4:	eb0a 0709 	add.w	r7, sl, r9
 800a7c8:	42bb      	cmp	r3, r7
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	bfb8      	it	lt
 800a7ce:	3101      	addlt	r1, #1
 800a7d0:	f7ff fed4 	bl	800a57c <_Balloc>
 800a7d4:	b930      	cbnz	r0, 800a7e4 <__multiply+0x44>
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	4b42      	ldr	r3, [pc, #264]	; (800a8e4 <__multiply+0x144>)
 800a7da:	4843      	ldr	r0, [pc, #268]	; (800a8e8 <__multiply+0x148>)
 800a7dc:	f240 115d 	movw	r1, #349	; 0x15d
 800a7e0:	f000 fc70 	bl	800b0c4 <__assert_func>
 800a7e4:	f100 0614 	add.w	r6, r0, #20
 800a7e8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a7ec:	4633      	mov	r3, r6
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	4543      	cmp	r3, r8
 800a7f2:	d31e      	bcc.n	800a832 <__multiply+0x92>
 800a7f4:	f105 0c14 	add.w	ip, r5, #20
 800a7f8:	f104 0314 	add.w	r3, r4, #20
 800a7fc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a800:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a804:	9202      	str	r2, [sp, #8]
 800a806:	ebac 0205 	sub.w	r2, ip, r5
 800a80a:	3a15      	subs	r2, #21
 800a80c:	f022 0203 	bic.w	r2, r2, #3
 800a810:	3204      	adds	r2, #4
 800a812:	f105 0115 	add.w	r1, r5, #21
 800a816:	458c      	cmp	ip, r1
 800a818:	bf38      	it	cc
 800a81a:	2204      	movcc	r2, #4
 800a81c:	9201      	str	r2, [sp, #4]
 800a81e:	9a02      	ldr	r2, [sp, #8]
 800a820:	9303      	str	r3, [sp, #12]
 800a822:	429a      	cmp	r2, r3
 800a824:	d808      	bhi.n	800a838 <__multiply+0x98>
 800a826:	2f00      	cmp	r7, #0
 800a828:	dc55      	bgt.n	800a8d6 <__multiply+0x136>
 800a82a:	6107      	str	r7, [r0, #16]
 800a82c:	b005      	add	sp, #20
 800a82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a832:	f843 2b04 	str.w	r2, [r3], #4
 800a836:	e7db      	b.n	800a7f0 <__multiply+0x50>
 800a838:	f8b3 a000 	ldrh.w	sl, [r3]
 800a83c:	f1ba 0f00 	cmp.w	sl, #0
 800a840:	d020      	beq.n	800a884 <__multiply+0xe4>
 800a842:	f105 0e14 	add.w	lr, r5, #20
 800a846:	46b1      	mov	r9, r6
 800a848:	2200      	movs	r2, #0
 800a84a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a84e:	f8d9 b000 	ldr.w	fp, [r9]
 800a852:	b2a1      	uxth	r1, r4
 800a854:	fa1f fb8b 	uxth.w	fp, fp
 800a858:	fb0a b101 	mla	r1, sl, r1, fp
 800a85c:	4411      	add	r1, r2
 800a85e:	f8d9 2000 	ldr.w	r2, [r9]
 800a862:	0c24      	lsrs	r4, r4, #16
 800a864:	0c12      	lsrs	r2, r2, #16
 800a866:	fb0a 2404 	mla	r4, sl, r4, r2
 800a86a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a86e:	b289      	uxth	r1, r1
 800a870:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a874:	45f4      	cmp	ip, lr
 800a876:	f849 1b04 	str.w	r1, [r9], #4
 800a87a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a87e:	d8e4      	bhi.n	800a84a <__multiply+0xaa>
 800a880:	9901      	ldr	r1, [sp, #4]
 800a882:	5072      	str	r2, [r6, r1]
 800a884:	9a03      	ldr	r2, [sp, #12]
 800a886:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a88a:	3304      	adds	r3, #4
 800a88c:	f1b9 0f00 	cmp.w	r9, #0
 800a890:	d01f      	beq.n	800a8d2 <__multiply+0x132>
 800a892:	6834      	ldr	r4, [r6, #0]
 800a894:	f105 0114 	add.w	r1, r5, #20
 800a898:	46b6      	mov	lr, r6
 800a89a:	f04f 0a00 	mov.w	sl, #0
 800a89e:	880a      	ldrh	r2, [r1, #0]
 800a8a0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a8a4:	fb09 b202 	mla	r2, r9, r2, fp
 800a8a8:	4492      	add	sl, r2
 800a8aa:	b2a4      	uxth	r4, r4
 800a8ac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a8b0:	f84e 4b04 	str.w	r4, [lr], #4
 800a8b4:	f851 4b04 	ldr.w	r4, [r1], #4
 800a8b8:	f8be 2000 	ldrh.w	r2, [lr]
 800a8bc:	0c24      	lsrs	r4, r4, #16
 800a8be:	fb09 2404 	mla	r4, r9, r4, r2
 800a8c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a8c6:	458c      	cmp	ip, r1
 800a8c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a8cc:	d8e7      	bhi.n	800a89e <__multiply+0xfe>
 800a8ce:	9a01      	ldr	r2, [sp, #4]
 800a8d0:	50b4      	str	r4, [r6, r2]
 800a8d2:	3604      	adds	r6, #4
 800a8d4:	e7a3      	b.n	800a81e <__multiply+0x7e>
 800a8d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1a5      	bne.n	800a82a <__multiply+0x8a>
 800a8de:	3f01      	subs	r7, #1
 800a8e0:	e7a1      	b.n	800a826 <__multiply+0x86>
 800a8e2:	bf00      	nop
 800a8e4:	0800c023 	.word	0x0800c023
 800a8e8:	0800c034 	.word	0x0800c034

0800a8ec <__pow5mult>:
 800a8ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8f0:	4615      	mov	r5, r2
 800a8f2:	f012 0203 	ands.w	r2, r2, #3
 800a8f6:	4606      	mov	r6, r0
 800a8f8:	460f      	mov	r7, r1
 800a8fa:	d007      	beq.n	800a90c <__pow5mult+0x20>
 800a8fc:	4c25      	ldr	r4, [pc, #148]	; (800a994 <__pow5mult+0xa8>)
 800a8fe:	3a01      	subs	r2, #1
 800a900:	2300      	movs	r3, #0
 800a902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a906:	f7ff fe9b 	bl	800a640 <__multadd>
 800a90a:	4607      	mov	r7, r0
 800a90c:	10ad      	asrs	r5, r5, #2
 800a90e:	d03d      	beq.n	800a98c <__pow5mult+0xa0>
 800a910:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a912:	b97c      	cbnz	r4, 800a934 <__pow5mult+0x48>
 800a914:	2010      	movs	r0, #16
 800a916:	f7ff fe1b 	bl	800a550 <malloc>
 800a91a:	4602      	mov	r2, r0
 800a91c:	6270      	str	r0, [r6, #36]	; 0x24
 800a91e:	b928      	cbnz	r0, 800a92c <__pow5mult+0x40>
 800a920:	4b1d      	ldr	r3, [pc, #116]	; (800a998 <__pow5mult+0xac>)
 800a922:	481e      	ldr	r0, [pc, #120]	; (800a99c <__pow5mult+0xb0>)
 800a924:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a928:	f000 fbcc 	bl	800b0c4 <__assert_func>
 800a92c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a930:	6004      	str	r4, [r0, #0]
 800a932:	60c4      	str	r4, [r0, #12]
 800a934:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a938:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a93c:	b94c      	cbnz	r4, 800a952 <__pow5mult+0x66>
 800a93e:	f240 2171 	movw	r1, #625	; 0x271
 800a942:	4630      	mov	r0, r6
 800a944:	f7ff ff16 	bl	800a774 <__i2b>
 800a948:	2300      	movs	r3, #0
 800a94a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a94e:	4604      	mov	r4, r0
 800a950:	6003      	str	r3, [r0, #0]
 800a952:	f04f 0900 	mov.w	r9, #0
 800a956:	07eb      	lsls	r3, r5, #31
 800a958:	d50a      	bpl.n	800a970 <__pow5mult+0x84>
 800a95a:	4639      	mov	r1, r7
 800a95c:	4622      	mov	r2, r4
 800a95e:	4630      	mov	r0, r6
 800a960:	f7ff ff1e 	bl	800a7a0 <__multiply>
 800a964:	4639      	mov	r1, r7
 800a966:	4680      	mov	r8, r0
 800a968:	4630      	mov	r0, r6
 800a96a:	f7ff fe47 	bl	800a5fc <_Bfree>
 800a96e:	4647      	mov	r7, r8
 800a970:	106d      	asrs	r5, r5, #1
 800a972:	d00b      	beq.n	800a98c <__pow5mult+0xa0>
 800a974:	6820      	ldr	r0, [r4, #0]
 800a976:	b938      	cbnz	r0, 800a988 <__pow5mult+0x9c>
 800a978:	4622      	mov	r2, r4
 800a97a:	4621      	mov	r1, r4
 800a97c:	4630      	mov	r0, r6
 800a97e:	f7ff ff0f 	bl	800a7a0 <__multiply>
 800a982:	6020      	str	r0, [r4, #0]
 800a984:	f8c0 9000 	str.w	r9, [r0]
 800a988:	4604      	mov	r4, r0
 800a98a:	e7e4      	b.n	800a956 <__pow5mult+0x6a>
 800a98c:	4638      	mov	r0, r7
 800a98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a992:	bf00      	nop
 800a994:	0800c188 	.word	0x0800c188
 800a998:	0800bfad 	.word	0x0800bfad
 800a99c:	0800c034 	.word	0x0800c034

0800a9a0 <__lshift>:
 800a9a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a4:	460c      	mov	r4, r1
 800a9a6:	6849      	ldr	r1, [r1, #4]
 800a9a8:	6923      	ldr	r3, [r4, #16]
 800a9aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9ae:	68a3      	ldr	r3, [r4, #8]
 800a9b0:	4607      	mov	r7, r0
 800a9b2:	4691      	mov	r9, r2
 800a9b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9b8:	f108 0601 	add.w	r6, r8, #1
 800a9bc:	42b3      	cmp	r3, r6
 800a9be:	db0b      	blt.n	800a9d8 <__lshift+0x38>
 800a9c0:	4638      	mov	r0, r7
 800a9c2:	f7ff fddb 	bl	800a57c <_Balloc>
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	b948      	cbnz	r0, 800a9de <__lshift+0x3e>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	4b28      	ldr	r3, [pc, #160]	; (800aa70 <__lshift+0xd0>)
 800a9ce:	4829      	ldr	r0, [pc, #164]	; (800aa74 <__lshift+0xd4>)
 800a9d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a9d4:	f000 fb76 	bl	800b0c4 <__assert_func>
 800a9d8:	3101      	adds	r1, #1
 800a9da:	005b      	lsls	r3, r3, #1
 800a9dc:	e7ee      	b.n	800a9bc <__lshift+0x1c>
 800a9de:	2300      	movs	r3, #0
 800a9e0:	f100 0114 	add.w	r1, r0, #20
 800a9e4:	f100 0210 	add.w	r2, r0, #16
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	4553      	cmp	r3, sl
 800a9ec:	db33      	blt.n	800aa56 <__lshift+0xb6>
 800a9ee:	6920      	ldr	r0, [r4, #16]
 800a9f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a9f4:	f104 0314 	add.w	r3, r4, #20
 800a9f8:	f019 091f 	ands.w	r9, r9, #31
 800a9fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa04:	d02b      	beq.n	800aa5e <__lshift+0xbe>
 800aa06:	f1c9 0e20 	rsb	lr, r9, #32
 800aa0a:	468a      	mov	sl, r1
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	6818      	ldr	r0, [r3, #0]
 800aa10:	fa00 f009 	lsl.w	r0, r0, r9
 800aa14:	4302      	orrs	r2, r0
 800aa16:	f84a 2b04 	str.w	r2, [sl], #4
 800aa1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa1e:	459c      	cmp	ip, r3
 800aa20:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa24:	d8f3      	bhi.n	800aa0e <__lshift+0x6e>
 800aa26:	ebac 0304 	sub.w	r3, ip, r4
 800aa2a:	3b15      	subs	r3, #21
 800aa2c:	f023 0303 	bic.w	r3, r3, #3
 800aa30:	3304      	adds	r3, #4
 800aa32:	f104 0015 	add.w	r0, r4, #21
 800aa36:	4584      	cmp	ip, r0
 800aa38:	bf38      	it	cc
 800aa3a:	2304      	movcc	r3, #4
 800aa3c:	50ca      	str	r2, [r1, r3]
 800aa3e:	b10a      	cbz	r2, 800aa44 <__lshift+0xa4>
 800aa40:	f108 0602 	add.w	r6, r8, #2
 800aa44:	3e01      	subs	r6, #1
 800aa46:	4638      	mov	r0, r7
 800aa48:	612e      	str	r6, [r5, #16]
 800aa4a:	4621      	mov	r1, r4
 800aa4c:	f7ff fdd6 	bl	800a5fc <_Bfree>
 800aa50:	4628      	mov	r0, r5
 800aa52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa56:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	e7c5      	b.n	800a9ea <__lshift+0x4a>
 800aa5e:	3904      	subs	r1, #4
 800aa60:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa64:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa68:	459c      	cmp	ip, r3
 800aa6a:	d8f9      	bhi.n	800aa60 <__lshift+0xc0>
 800aa6c:	e7ea      	b.n	800aa44 <__lshift+0xa4>
 800aa6e:	bf00      	nop
 800aa70:	0800c023 	.word	0x0800c023
 800aa74:	0800c034 	.word	0x0800c034

0800aa78 <__mcmp>:
 800aa78:	b530      	push	{r4, r5, lr}
 800aa7a:	6902      	ldr	r2, [r0, #16]
 800aa7c:	690c      	ldr	r4, [r1, #16]
 800aa7e:	1b12      	subs	r2, r2, r4
 800aa80:	d10e      	bne.n	800aaa0 <__mcmp+0x28>
 800aa82:	f100 0314 	add.w	r3, r0, #20
 800aa86:	3114      	adds	r1, #20
 800aa88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aa8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aa90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aa94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aa98:	42a5      	cmp	r5, r4
 800aa9a:	d003      	beq.n	800aaa4 <__mcmp+0x2c>
 800aa9c:	d305      	bcc.n	800aaaa <__mcmp+0x32>
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	4610      	mov	r0, r2
 800aaa2:	bd30      	pop	{r4, r5, pc}
 800aaa4:	4283      	cmp	r3, r0
 800aaa6:	d3f3      	bcc.n	800aa90 <__mcmp+0x18>
 800aaa8:	e7fa      	b.n	800aaa0 <__mcmp+0x28>
 800aaaa:	f04f 32ff 	mov.w	r2, #4294967295
 800aaae:	e7f7      	b.n	800aaa0 <__mcmp+0x28>

0800aab0 <__mdiff>:
 800aab0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab4:	460c      	mov	r4, r1
 800aab6:	4606      	mov	r6, r0
 800aab8:	4611      	mov	r1, r2
 800aaba:	4620      	mov	r0, r4
 800aabc:	4617      	mov	r7, r2
 800aabe:	f7ff ffdb 	bl	800aa78 <__mcmp>
 800aac2:	1e05      	subs	r5, r0, #0
 800aac4:	d110      	bne.n	800aae8 <__mdiff+0x38>
 800aac6:	4629      	mov	r1, r5
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7ff fd57 	bl	800a57c <_Balloc>
 800aace:	b930      	cbnz	r0, 800aade <__mdiff+0x2e>
 800aad0:	4b39      	ldr	r3, [pc, #228]	; (800abb8 <__mdiff+0x108>)
 800aad2:	4602      	mov	r2, r0
 800aad4:	f240 2132 	movw	r1, #562	; 0x232
 800aad8:	4838      	ldr	r0, [pc, #224]	; (800abbc <__mdiff+0x10c>)
 800aada:	f000 faf3 	bl	800b0c4 <__assert_func>
 800aade:	2301      	movs	r3, #1
 800aae0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae8:	bfa4      	itt	ge
 800aaea:	463b      	movge	r3, r7
 800aaec:	4627      	movge	r7, r4
 800aaee:	4630      	mov	r0, r6
 800aaf0:	6879      	ldr	r1, [r7, #4]
 800aaf2:	bfa6      	itte	ge
 800aaf4:	461c      	movge	r4, r3
 800aaf6:	2500      	movge	r5, #0
 800aaf8:	2501      	movlt	r5, #1
 800aafa:	f7ff fd3f 	bl	800a57c <_Balloc>
 800aafe:	b920      	cbnz	r0, 800ab0a <__mdiff+0x5a>
 800ab00:	4b2d      	ldr	r3, [pc, #180]	; (800abb8 <__mdiff+0x108>)
 800ab02:	4602      	mov	r2, r0
 800ab04:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ab08:	e7e6      	b.n	800aad8 <__mdiff+0x28>
 800ab0a:	693e      	ldr	r6, [r7, #16]
 800ab0c:	60c5      	str	r5, [r0, #12]
 800ab0e:	6925      	ldr	r5, [r4, #16]
 800ab10:	f107 0114 	add.w	r1, r7, #20
 800ab14:	f104 0914 	add.w	r9, r4, #20
 800ab18:	f100 0e14 	add.w	lr, r0, #20
 800ab1c:	f107 0210 	add.w	r2, r7, #16
 800ab20:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ab24:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ab28:	46f2      	mov	sl, lr
 800ab2a:	2700      	movs	r7, #0
 800ab2c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ab30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ab34:	fa1f f883 	uxth.w	r8, r3
 800ab38:	fa17 f78b 	uxtah	r7, r7, fp
 800ab3c:	0c1b      	lsrs	r3, r3, #16
 800ab3e:	eba7 0808 	sub.w	r8, r7, r8
 800ab42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ab46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ab4a:	fa1f f888 	uxth.w	r8, r8
 800ab4e:	141f      	asrs	r7, r3, #16
 800ab50:	454d      	cmp	r5, r9
 800ab52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ab56:	f84a 3b04 	str.w	r3, [sl], #4
 800ab5a:	d8e7      	bhi.n	800ab2c <__mdiff+0x7c>
 800ab5c:	1b2b      	subs	r3, r5, r4
 800ab5e:	3b15      	subs	r3, #21
 800ab60:	f023 0303 	bic.w	r3, r3, #3
 800ab64:	3304      	adds	r3, #4
 800ab66:	3415      	adds	r4, #21
 800ab68:	42a5      	cmp	r5, r4
 800ab6a:	bf38      	it	cc
 800ab6c:	2304      	movcc	r3, #4
 800ab6e:	4419      	add	r1, r3
 800ab70:	4473      	add	r3, lr
 800ab72:	469e      	mov	lr, r3
 800ab74:	460d      	mov	r5, r1
 800ab76:	4565      	cmp	r5, ip
 800ab78:	d30e      	bcc.n	800ab98 <__mdiff+0xe8>
 800ab7a:	f10c 0203 	add.w	r2, ip, #3
 800ab7e:	1a52      	subs	r2, r2, r1
 800ab80:	f022 0203 	bic.w	r2, r2, #3
 800ab84:	3903      	subs	r1, #3
 800ab86:	458c      	cmp	ip, r1
 800ab88:	bf38      	it	cc
 800ab8a:	2200      	movcc	r2, #0
 800ab8c:	441a      	add	r2, r3
 800ab8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ab92:	b17b      	cbz	r3, 800abb4 <__mdiff+0x104>
 800ab94:	6106      	str	r6, [r0, #16]
 800ab96:	e7a5      	b.n	800aae4 <__mdiff+0x34>
 800ab98:	f855 8b04 	ldr.w	r8, [r5], #4
 800ab9c:	fa17 f488 	uxtah	r4, r7, r8
 800aba0:	1422      	asrs	r2, r4, #16
 800aba2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800aba6:	b2a4      	uxth	r4, r4
 800aba8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800abac:	f84e 4b04 	str.w	r4, [lr], #4
 800abb0:	1417      	asrs	r7, r2, #16
 800abb2:	e7e0      	b.n	800ab76 <__mdiff+0xc6>
 800abb4:	3e01      	subs	r6, #1
 800abb6:	e7ea      	b.n	800ab8e <__mdiff+0xde>
 800abb8:	0800c023 	.word	0x0800c023
 800abbc:	0800c034 	.word	0x0800c034

0800abc0 <__d2b>:
 800abc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800abc4:	4689      	mov	r9, r1
 800abc6:	2101      	movs	r1, #1
 800abc8:	ec57 6b10 	vmov	r6, r7, d0
 800abcc:	4690      	mov	r8, r2
 800abce:	f7ff fcd5 	bl	800a57c <_Balloc>
 800abd2:	4604      	mov	r4, r0
 800abd4:	b930      	cbnz	r0, 800abe4 <__d2b+0x24>
 800abd6:	4602      	mov	r2, r0
 800abd8:	4b25      	ldr	r3, [pc, #148]	; (800ac70 <__d2b+0xb0>)
 800abda:	4826      	ldr	r0, [pc, #152]	; (800ac74 <__d2b+0xb4>)
 800abdc:	f240 310a 	movw	r1, #778	; 0x30a
 800abe0:	f000 fa70 	bl	800b0c4 <__assert_func>
 800abe4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800abe8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800abec:	bb35      	cbnz	r5, 800ac3c <__d2b+0x7c>
 800abee:	2e00      	cmp	r6, #0
 800abf0:	9301      	str	r3, [sp, #4]
 800abf2:	d028      	beq.n	800ac46 <__d2b+0x86>
 800abf4:	4668      	mov	r0, sp
 800abf6:	9600      	str	r6, [sp, #0]
 800abf8:	f7ff fd8c 	bl	800a714 <__lo0bits>
 800abfc:	9900      	ldr	r1, [sp, #0]
 800abfe:	b300      	cbz	r0, 800ac42 <__d2b+0x82>
 800ac00:	9a01      	ldr	r2, [sp, #4]
 800ac02:	f1c0 0320 	rsb	r3, r0, #32
 800ac06:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0a:	430b      	orrs	r3, r1
 800ac0c:	40c2      	lsrs	r2, r0
 800ac0e:	6163      	str	r3, [r4, #20]
 800ac10:	9201      	str	r2, [sp, #4]
 800ac12:	9b01      	ldr	r3, [sp, #4]
 800ac14:	61a3      	str	r3, [r4, #24]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	bf14      	ite	ne
 800ac1a:	2202      	movne	r2, #2
 800ac1c:	2201      	moveq	r2, #1
 800ac1e:	6122      	str	r2, [r4, #16]
 800ac20:	b1d5      	cbz	r5, 800ac58 <__d2b+0x98>
 800ac22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac26:	4405      	add	r5, r0
 800ac28:	f8c9 5000 	str.w	r5, [r9]
 800ac2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac30:	f8c8 0000 	str.w	r0, [r8]
 800ac34:	4620      	mov	r0, r4
 800ac36:	b003      	add	sp, #12
 800ac38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac40:	e7d5      	b.n	800abee <__d2b+0x2e>
 800ac42:	6161      	str	r1, [r4, #20]
 800ac44:	e7e5      	b.n	800ac12 <__d2b+0x52>
 800ac46:	a801      	add	r0, sp, #4
 800ac48:	f7ff fd64 	bl	800a714 <__lo0bits>
 800ac4c:	9b01      	ldr	r3, [sp, #4]
 800ac4e:	6163      	str	r3, [r4, #20]
 800ac50:	2201      	movs	r2, #1
 800ac52:	6122      	str	r2, [r4, #16]
 800ac54:	3020      	adds	r0, #32
 800ac56:	e7e3      	b.n	800ac20 <__d2b+0x60>
 800ac58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ac5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ac60:	f8c9 0000 	str.w	r0, [r9]
 800ac64:	6918      	ldr	r0, [r3, #16]
 800ac66:	f7ff fd35 	bl	800a6d4 <__hi0bits>
 800ac6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ac6e:	e7df      	b.n	800ac30 <__d2b+0x70>
 800ac70:	0800c023 	.word	0x0800c023
 800ac74:	0800c034 	.word	0x0800c034

0800ac78 <_calloc_r>:
 800ac78:	b513      	push	{r0, r1, r4, lr}
 800ac7a:	434a      	muls	r2, r1
 800ac7c:	4611      	mov	r1, r2
 800ac7e:	9201      	str	r2, [sp, #4]
 800ac80:	f000 f85a 	bl	800ad38 <_malloc_r>
 800ac84:	4604      	mov	r4, r0
 800ac86:	b118      	cbz	r0, 800ac90 <_calloc_r+0x18>
 800ac88:	9a01      	ldr	r2, [sp, #4]
 800ac8a:	2100      	movs	r1, #0
 800ac8c:	f7fe f952 	bl	8008f34 <memset>
 800ac90:	4620      	mov	r0, r4
 800ac92:	b002      	add	sp, #8
 800ac94:	bd10      	pop	{r4, pc}
	...

0800ac98 <_free_r>:
 800ac98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac9a:	2900      	cmp	r1, #0
 800ac9c:	d048      	beq.n	800ad30 <_free_r+0x98>
 800ac9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aca2:	9001      	str	r0, [sp, #4]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f1a1 0404 	sub.w	r4, r1, #4
 800acaa:	bfb8      	it	lt
 800acac:	18e4      	addlt	r4, r4, r3
 800acae:	f000 fa65 	bl	800b17c <__malloc_lock>
 800acb2:	4a20      	ldr	r2, [pc, #128]	; (800ad34 <_free_r+0x9c>)
 800acb4:	9801      	ldr	r0, [sp, #4]
 800acb6:	6813      	ldr	r3, [r2, #0]
 800acb8:	4615      	mov	r5, r2
 800acba:	b933      	cbnz	r3, 800acca <_free_r+0x32>
 800acbc:	6063      	str	r3, [r4, #4]
 800acbe:	6014      	str	r4, [r2, #0]
 800acc0:	b003      	add	sp, #12
 800acc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acc6:	f000 ba5f 	b.w	800b188 <__malloc_unlock>
 800acca:	42a3      	cmp	r3, r4
 800accc:	d90b      	bls.n	800ace6 <_free_r+0x4e>
 800acce:	6821      	ldr	r1, [r4, #0]
 800acd0:	1862      	adds	r2, r4, r1
 800acd2:	4293      	cmp	r3, r2
 800acd4:	bf04      	itt	eq
 800acd6:	681a      	ldreq	r2, [r3, #0]
 800acd8:	685b      	ldreq	r3, [r3, #4]
 800acda:	6063      	str	r3, [r4, #4]
 800acdc:	bf04      	itt	eq
 800acde:	1852      	addeq	r2, r2, r1
 800ace0:	6022      	streq	r2, [r4, #0]
 800ace2:	602c      	str	r4, [r5, #0]
 800ace4:	e7ec      	b.n	800acc0 <_free_r+0x28>
 800ace6:	461a      	mov	r2, r3
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	b10b      	cbz	r3, 800acf0 <_free_r+0x58>
 800acec:	42a3      	cmp	r3, r4
 800acee:	d9fa      	bls.n	800ace6 <_free_r+0x4e>
 800acf0:	6811      	ldr	r1, [r2, #0]
 800acf2:	1855      	adds	r5, r2, r1
 800acf4:	42a5      	cmp	r5, r4
 800acf6:	d10b      	bne.n	800ad10 <_free_r+0x78>
 800acf8:	6824      	ldr	r4, [r4, #0]
 800acfa:	4421      	add	r1, r4
 800acfc:	1854      	adds	r4, r2, r1
 800acfe:	42a3      	cmp	r3, r4
 800ad00:	6011      	str	r1, [r2, #0]
 800ad02:	d1dd      	bne.n	800acc0 <_free_r+0x28>
 800ad04:	681c      	ldr	r4, [r3, #0]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	6053      	str	r3, [r2, #4]
 800ad0a:	4421      	add	r1, r4
 800ad0c:	6011      	str	r1, [r2, #0]
 800ad0e:	e7d7      	b.n	800acc0 <_free_r+0x28>
 800ad10:	d902      	bls.n	800ad18 <_free_r+0x80>
 800ad12:	230c      	movs	r3, #12
 800ad14:	6003      	str	r3, [r0, #0]
 800ad16:	e7d3      	b.n	800acc0 <_free_r+0x28>
 800ad18:	6825      	ldr	r5, [r4, #0]
 800ad1a:	1961      	adds	r1, r4, r5
 800ad1c:	428b      	cmp	r3, r1
 800ad1e:	bf04      	itt	eq
 800ad20:	6819      	ldreq	r1, [r3, #0]
 800ad22:	685b      	ldreq	r3, [r3, #4]
 800ad24:	6063      	str	r3, [r4, #4]
 800ad26:	bf04      	itt	eq
 800ad28:	1949      	addeq	r1, r1, r5
 800ad2a:	6021      	streq	r1, [r4, #0]
 800ad2c:	6054      	str	r4, [r2, #4]
 800ad2e:	e7c7      	b.n	800acc0 <_free_r+0x28>
 800ad30:	b003      	add	sp, #12
 800ad32:	bd30      	pop	{r4, r5, pc}
 800ad34:	20000630 	.word	0x20000630

0800ad38 <_malloc_r>:
 800ad38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3a:	1ccd      	adds	r5, r1, #3
 800ad3c:	f025 0503 	bic.w	r5, r5, #3
 800ad40:	3508      	adds	r5, #8
 800ad42:	2d0c      	cmp	r5, #12
 800ad44:	bf38      	it	cc
 800ad46:	250c      	movcc	r5, #12
 800ad48:	2d00      	cmp	r5, #0
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	db01      	blt.n	800ad52 <_malloc_r+0x1a>
 800ad4e:	42a9      	cmp	r1, r5
 800ad50:	d903      	bls.n	800ad5a <_malloc_r+0x22>
 800ad52:	230c      	movs	r3, #12
 800ad54:	6033      	str	r3, [r6, #0]
 800ad56:	2000      	movs	r0, #0
 800ad58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad5a:	f000 fa0f 	bl	800b17c <__malloc_lock>
 800ad5e:	4921      	ldr	r1, [pc, #132]	; (800ade4 <_malloc_r+0xac>)
 800ad60:	680a      	ldr	r2, [r1, #0]
 800ad62:	4614      	mov	r4, r2
 800ad64:	b99c      	cbnz	r4, 800ad8e <_malloc_r+0x56>
 800ad66:	4f20      	ldr	r7, [pc, #128]	; (800ade8 <_malloc_r+0xb0>)
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	b923      	cbnz	r3, 800ad76 <_malloc_r+0x3e>
 800ad6c:	4621      	mov	r1, r4
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f000 f998 	bl	800b0a4 <_sbrk_r>
 800ad74:	6038      	str	r0, [r7, #0]
 800ad76:	4629      	mov	r1, r5
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f000 f993 	bl	800b0a4 <_sbrk_r>
 800ad7e:	1c43      	adds	r3, r0, #1
 800ad80:	d123      	bne.n	800adca <_malloc_r+0x92>
 800ad82:	230c      	movs	r3, #12
 800ad84:	6033      	str	r3, [r6, #0]
 800ad86:	4630      	mov	r0, r6
 800ad88:	f000 f9fe 	bl	800b188 <__malloc_unlock>
 800ad8c:	e7e3      	b.n	800ad56 <_malloc_r+0x1e>
 800ad8e:	6823      	ldr	r3, [r4, #0]
 800ad90:	1b5b      	subs	r3, r3, r5
 800ad92:	d417      	bmi.n	800adc4 <_malloc_r+0x8c>
 800ad94:	2b0b      	cmp	r3, #11
 800ad96:	d903      	bls.n	800ada0 <_malloc_r+0x68>
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	441c      	add	r4, r3
 800ad9c:	6025      	str	r5, [r4, #0]
 800ad9e:	e004      	b.n	800adaa <_malloc_r+0x72>
 800ada0:	6863      	ldr	r3, [r4, #4]
 800ada2:	42a2      	cmp	r2, r4
 800ada4:	bf0c      	ite	eq
 800ada6:	600b      	streq	r3, [r1, #0]
 800ada8:	6053      	strne	r3, [r2, #4]
 800adaa:	4630      	mov	r0, r6
 800adac:	f000 f9ec 	bl	800b188 <__malloc_unlock>
 800adb0:	f104 000b 	add.w	r0, r4, #11
 800adb4:	1d23      	adds	r3, r4, #4
 800adb6:	f020 0007 	bic.w	r0, r0, #7
 800adba:	1ac2      	subs	r2, r0, r3
 800adbc:	d0cc      	beq.n	800ad58 <_malloc_r+0x20>
 800adbe:	1a1b      	subs	r3, r3, r0
 800adc0:	50a3      	str	r3, [r4, r2]
 800adc2:	e7c9      	b.n	800ad58 <_malloc_r+0x20>
 800adc4:	4622      	mov	r2, r4
 800adc6:	6864      	ldr	r4, [r4, #4]
 800adc8:	e7cc      	b.n	800ad64 <_malloc_r+0x2c>
 800adca:	1cc4      	adds	r4, r0, #3
 800adcc:	f024 0403 	bic.w	r4, r4, #3
 800add0:	42a0      	cmp	r0, r4
 800add2:	d0e3      	beq.n	800ad9c <_malloc_r+0x64>
 800add4:	1a21      	subs	r1, r4, r0
 800add6:	4630      	mov	r0, r6
 800add8:	f000 f964 	bl	800b0a4 <_sbrk_r>
 800addc:	3001      	adds	r0, #1
 800adde:	d1dd      	bne.n	800ad9c <_malloc_r+0x64>
 800ade0:	e7cf      	b.n	800ad82 <_malloc_r+0x4a>
 800ade2:	bf00      	nop
 800ade4:	20000630 	.word	0x20000630
 800ade8:	20000634 	.word	0x20000634

0800adec <__ssputs_r>:
 800adec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adf0:	688e      	ldr	r6, [r1, #8]
 800adf2:	429e      	cmp	r6, r3
 800adf4:	4682      	mov	sl, r0
 800adf6:	460c      	mov	r4, r1
 800adf8:	4690      	mov	r8, r2
 800adfa:	461f      	mov	r7, r3
 800adfc:	d838      	bhi.n	800ae70 <__ssputs_r+0x84>
 800adfe:	898a      	ldrh	r2, [r1, #12]
 800ae00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae04:	d032      	beq.n	800ae6c <__ssputs_r+0x80>
 800ae06:	6825      	ldr	r5, [r4, #0]
 800ae08:	6909      	ldr	r1, [r1, #16]
 800ae0a:	eba5 0901 	sub.w	r9, r5, r1
 800ae0e:	6965      	ldr	r5, [r4, #20]
 800ae10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae18:	3301      	adds	r3, #1
 800ae1a:	444b      	add	r3, r9
 800ae1c:	106d      	asrs	r5, r5, #1
 800ae1e:	429d      	cmp	r5, r3
 800ae20:	bf38      	it	cc
 800ae22:	461d      	movcc	r5, r3
 800ae24:	0553      	lsls	r3, r2, #21
 800ae26:	d531      	bpl.n	800ae8c <__ssputs_r+0xa0>
 800ae28:	4629      	mov	r1, r5
 800ae2a:	f7ff ff85 	bl	800ad38 <_malloc_r>
 800ae2e:	4606      	mov	r6, r0
 800ae30:	b950      	cbnz	r0, 800ae48 <__ssputs_r+0x5c>
 800ae32:	230c      	movs	r3, #12
 800ae34:	f8ca 3000 	str.w	r3, [sl]
 800ae38:	89a3      	ldrh	r3, [r4, #12]
 800ae3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae3e:	81a3      	strh	r3, [r4, #12]
 800ae40:	f04f 30ff 	mov.w	r0, #4294967295
 800ae44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae48:	6921      	ldr	r1, [r4, #16]
 800ae4a:	464a      	mov	r2, r9
 800ae4c:	f7ff fb88 	bl	800a560 <memcpy>
 800ae50:	89a3      	ldrh	r3, [r4, #12]
 800ae52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae5a:	81a3      	strh	r3, [r4, #12]
 800ae5c:	6126      	str	r6, [r4, #16]
 800ae5e:	6165      	str	r5, [r4, #20]
 800ae60:	444e      	add	r6, r9
 800ae62:	eba5 0509 	sub.w	r5, r5, r9
 800ae66:	6026      	str	r6, [r4, #0]
 800ae68:	60a5      	str	r5, [r4, #8]
 800ae6a:	463e      	mov	r6, r7
 800ae6c:	42be      	cmp	r6, r7
 800ae6e:	d900      	bls.n	800ae72 <__ssputs_r+0x86>
 800ae70:	463e      	mov	r6, r7
 800ae72:	4632      	mov	r2, r6
 800ae74:	6820      	ldr	r0, [r4, #0]
 800ae76:	4641      	mov	r1, r8
 800ae78:	f000 f966 	bl	800b148 <memmove>
 800ae7c:	68a3      	ldr	r3, [r4, #8]
 800ae7e:	6822      	ldr	r2, [r4, #0]
 800ae80:	1b9b      	subs	r3, r3, r6
 800ae82:	4432      	add	r2, r6
 800ae84:	60a3      	str	r3, [r4, #8]
 800ae86:	6022      	str	r2, [r4, #0]
 800ae88:	2000      	movs	r0, #0
 800ae8a:	e7db      	b.n	800ae44 <__ssputs_r+0x58>
 800ae8c:	462a      	mov	r2, r5
 800ae8e:	f000 f981 	bl	800b194 <_realloc_r>
 800ae92:	4606      	mov	r6, r0
 800ae94:	2800      	cmp	r0, #0
 800ae96:	d1e1      	bne.n	800ae5c <__ssputs_r+0x70>
 800ae98:	6921      	ldr	r1, [r4, #16]
 800ae9a:	4650      	mov	r0, sl
 800ae9c:	f7ff fefc 	bl	800ac98 <_free_r>
 800aea0:	e7c7      	b.n	800ae32 <__ssputs_r+0x46>
	...

0800aea4 <_svfiprintf_r>:
 800aea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea8:	4698      	mov	r8, r3
 800aeaa:	898b      	ldrh	r3, [r1, #12]
 800aeac:	061b      	lsls	r3, r3, #24
 800aeae:	b09d      	sub	sp, #116	; 0x74
 800aeb0:	4607      	mov	r7, r0
 800aeb2:	460d      	mov	r5, r1
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	d50e      	bpl.n	800aed6 <_svfiprintf_r+0x32>
 800aeb8:	690b      	ldr	r3, [r1, #16]
 800aeba:	b963      	cbnz	r3, 800aed6 <_svfiprintf_r+0x32>
 800aebc:	2140      	movs	r1, #64	; 0x40
 800aebe:	f7ff ff3b 	bl	800ad38 <_malloc_r>
 800aec2:	6028      	str	r0, [r5, #0]
 800aec4:	6128      	str	r0, [r5, #16]
 800aec6:	b920      	cbnz	r0, 800aed2 <_svfiprintf_r+0x2e>
 800aec8:	230c      	movs	r3, #12
 800aeca:	603b      	str	r3, [r7, #0]
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	e0d1      	b.n	800b076 <_svfiprintf_r+0x1d2>
 800aed2:	2340      	movs	r3, #64	; 0x40
 800aed4:	616b      	str	r3, [r5, #20]
 800aed6:	2300      	movs	r3, #0
 800aed8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeda:	2320      	movs	r3, #32
 800aedc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aee0:	f8cd 800c 	str.w	r8, [sp, #12]
 800aee4:	2330      	movs	r3, #48	; 0x30
 800aee6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b090 <_svfiprintf_r+0x1ec>
 800aeea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aeee:	f04f 0901 	mov.w	r9, #1
 800aef2:	4623      	mov	r3, r4
 800aef4:	469a      	mov	sl, r3
 800aef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aefa:	b10a      	cbz	r2, 800af00 <_svfiprintf_r+0x5c>
 800aefc:	2a25      	cmp	r2, #37	; 0x25
 800aefe:	d1f9      	bne.n	800aef4 <_svfiprintf_r+0x50>
 800af00:	ebba 0b04 	subs.w	fp, sl, r4
 800af04:	d00b      	beq.n	800af1e <_svfiprintf_r+0x7a>
 800af06:	465b      	mov	r3, fp
 800af08:	4622      	mov	r2, r4
 800af0a:	4629      	mov	r1, r5
 800af0c:	4638      	mov	r0, r7
 800af0e:	f7ff ff6d 	bl	800adec <__ssputs_r>
 800af12:	3001      	adds	r0, #1
 800af14:	f000 80aa 	beq.w	800b06c <_svfiprintf_r+0x1c8>
 800af18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af1a:	445a      	add	r2, fp
 800af1c:	9209      	str	r2, [sp, #36]	; 0x24
 800af1e:	f89a 3000 	ldrb.w	r3, [sl]
 800af22:	2b00      	cmp	r3, #0
 800af24:	f000 80a2 	beq.w	800b06c <_svfiprintf_r+0x1c8>
 800af28:	2300      	movs	r3, #0
 800af2a:	f04f 32ff 	mov.w	r2, #4294967295
 800af2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af32:	f10a 0a01 	add.w	sl, sl, #1
 800af36:	9304      	str	r3, [sp, #16]
 800af38:	9307      	str	r3, [sp, #28]
 800af3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af3e:	931a      	str	r3, [sp, #104]	; 0x68
 800af40:	4654      	mov	r4, sl
 800af42:	2205      	movs	r2, #5
 800af44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af48:	4851      	ldr	r0, [pc, #324]	; (800b090 <_svfiprintf_r+0x1ec>)
 800af4a:	f7f5 f969 	bl	8000220 <memchr>
 800af4e:	9a04      	ldr	r2, [sp, #16]
 800af50:	b9d8      	cbnz	r0, 800af8a <_svfiprintf_r+0xe6>
 800af52:	06d0      	lsls	r0, r2, #27
 800af54:	bf44      	itt	mi
 800af56:	2320      	movmi	r3, #32
 800af58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af5c:	0711      	lsls	r1, r2, #28
 800af5e:	bf44      	itt	mi
 800af60:	232b      	movmi	r3, #43	; 0x2b
 800af62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af66:	f89a 3000 	ldrb.w	r3, [sl]
 800af6a:	2b2a      	cmp	r3, #42	; 0x2a
 800af6c:	d015      	beq.n	800af9a <_svfiprintf_r+0xf6>
 800af6e:	9a07      	ldr	r2, [sp, #28]
 800af70:	4654      	mov	r4, sl
 800af72:	2000      	movs	r0, #0
 800af74:	f04f 0c0a 	mov.w	ip, #10
 800af78:	4621      	mov	r1, r4
 800af7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af7e:	3b30      	subs	r3, #48	; 0x30
 800af80:	2b09      	cmp	r3, #9
 800af82:	d94e      	bls.n	800b022 <_svfiprintf_r+0x17e>
 800af84:	b1b0      	cbz	r0, 800afb4 <_svfiprintf_r+0x110>
 800af86:	9207      	str	r2, [sp, #28]
 800af88:	e014      	b.n	800afb4 <_svfiprintf_r+0x110>
 800af8a:	eba0 0308 	sub.w	r3, r0, r8
 800af8e:	fa09 f303 	lsl.w	r3, r9, r3
 800af92:	4313      	orrs	r3, r2
 800af94:	9304      	str	r3, [sp, #16]
 800af96:	46a2      	mov	sl, r4
 800af98:	e7d2      	b.n	800af40 <_svfiprintf_r+0x9c>
 800af9a:	9b03      	ldr	r3, [sp, #12]
 800af9c:	1d19      	adds	r1, r3, #4
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	9103      	str	r1, [sp, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	bfbb      	ittet	lt
 800afa6:	425b      	neglt	r3, r3
 800afa8:	f042 0202 	orrlt.w	r2, r2, #2
 800afac:	9307      	strge	r3, [sp, #28]
 800afae:	9307      	strlt	r3, [sp, #28]
 800afb0:	bfb8      	it	lt
 800afb2:	9204      	strlt	r2, [sp, #16]
 800afb4:	7823      	ldrb	r3, [r4, #0]
 800afb6:	2b2e      	cmp	r3, #46	; 0x2e
 800afb8:	d10c      	bne.n	800afd4 <_svfiprintf_r+0x130>
 800afba:	7863      	ldrb	r3, [r4, #1]
 800afbc:	2b2a      	cmp	r3, #42	; 0x2a
 800afbe:	d135      	bne.n	800b02c <_svfiprintf_r+0x188>
 800afc0:	9b03      	ldr	r3, [sp, #12]
 800afc2:	1d1a      	adds	r2, r3, #4
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	9203      	str	r2, [sp, #12]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	bfb8      	it	lt
 800afcc:	f04f 33ff 	movlt.w	r3, #4294967295
 800afd0:	3402      	adds	r4, #2
 800afd2:	9305      	str	r3, [sp, #20]
 800afd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b0a0 <_svfiprintf_r+0x1fc>
 800afd8:	7821      	ldrb	r1, [r4, #0]
 800afda:	2203      	movs	r2, #3
 800afdc:	4650      	mov	r0, sl
 800afde:	f7f5 f91f 	bl	8000220 <memchr>
 800afe2:	b140      	cbz	r0, 800aff6 <_svfiprintf_r+0x152>
 800afe4:	2340      	movs	r3, #64	; 0x40
 800afe6:	eba0 000a 	sub.w	r0, r0, sl
 800afea:	fa03 f000 	lsl.w	r0, r3, r0
 800afee:	9b04      	ldr	r3, [sp, #16]
 800aff0:	4303      	orrs	r3, r0
 800aff2:	3401      	adds	r4, #1
 800aff4:	9304      	str	r3, [sp, #16]
 800aff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800affa:	4826      	ldr	r0, [pc, #152]	; (800b094 <_svfiprintf_r+0x1f0>)
 800affc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b000:	2206      	movs	r2, #6
 800b002:	f7f5 f90d 	bl	8000220 <memchr>
 800b006:	2800      	cmp	r0, #0
 800b008:	d038      	beq.n	800b07c <_svfiprintf_r+0x1d8>
 800b00a:	4b23      	ldr	r3, [pc, #140]	; (800b098 <_svfiprintf_r+0x1f4>)
 800b00c:	bb1b      	cbnz	r3, 800b056 <_svfiprintf_r+0x1b2>
 800b00e:	9b03      	ldr	r3, [sp, #12]
 800b010:	3307      	adds	r3, #7
 800b012:	f023 0307 	bic.w	r3, r3, #7
 800b016:	3308      	adds	r3, #8
 800b018:	9303      	str	r3, [sp, #12]
 800b01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b01c:	4433      	add	r3, r6
 800b01e:	9309      	str	r3, [sp, #36]	; 0x24
 800b020:	e767      	b.n	800aef2 <_svfiprintf_r+0x4e>
 800b022:	fb0c 3202 	mla	r2, ip, r2, r3
 800b026:	460c      	mov	r4, r1
 800b028:	2001      	movs	r0, #1
 800b02a:	e7a5      	b.n	800af78 <_svfiprintf_r+0xd4>
 800b02c:	2300      	movs	r3, #0
 800b02e:	3401      	adds	r4, #1
 800b030:	9305      	str	r3, [sp, #20]
 800b032:	4619      	mov	r1, r3
 800b034:	f04f 0c0a 	mov.w	ip, #10
 800b038:	4620      	mov	r0, r4
 800b03a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b03e:	3a30      	subs	r2, #48	; 0x30
 800b040:	2a09      	cmp	r2, #9
 800b042:	d903      	bls.n	800b04c <_svfiprintf_r+0x1a8>
 800b044:	2b00      	cmp	r3, #0
 800b046:	d0c5      	beq.n	800afd4 <_svfiprintf_r+0x130>
 800b048:	9105      	str	r1, [sp, #20]
 800b04a:	e7c3      	b.n	800afd4 <_svfiprintf_r+0x130>
 800b04c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b050:	4604      	mov	r4, r0
 800b052:	2301      	movs	r3, #1
 800b054:	e7f0      	b.n	800b038 <_svfiprintf_r+0x194>
 800b056:	ab03      	add	r3, sp, #12
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	462a      	mov	r2, r5
 800b05c:	4b0f      	ldr	r3, [pc, #60]	; (800b09c <_svfiprintf_r+0x1f8>)
 800b05e:	a904      	add	r1, sp, #16
 800b060:	4638      	mov	r0, r7
 800b062:	f7fe f80f 	bl	8009084 <_printf_float>
 800b066:	1c42      	adds	r2, r0, #1
 800b068:	4606      	mov	r6, r0
 800b06a:	d1d6      	bne.n	800b01a <_svfiprintf_r+0x176>
 800b06c:	89ab      	ldrh	r3, [r5, #12]
 800b06e:	065b      	lsls	r3, r3, #25
 800b070:	f53f af2c 	bmi.w	800aecc <_svfiprintf_r+0x28>
 800b074:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b076:	b01d      	add	sp, #116	; 0x74
 800b078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b07c:	ab03      	add	r3, sp, #12
 800b07e:	9300      	str	r3, [sp, #0]
 800b080:	462a      	mov	r2, r5
 800b082:	4b06      	ldr	r3, [pc, #24]	; (800b09c <_svfiprintf_r+0x1f8>)
 800b084:	a904      	add	r1, sp, #16
 800b086:	4638      	mov	r0, r7
 800b088:	f7fe faa0 	bl	80095cc <_printf_i>
 800b08c:	e7eb      	b.n	800b066 <_svfiprintf_r+0x1c2>
 800b08e:	bf00      	nop
 800b090:	0800c194 	.word	0x0800c194
 800b094:	0800c19e 	.word	0x0800c19e
 800b098:	08009085 	.word	0x08009085
 800b09c:	0800aded 	.word	0x0800aded
 800b0a0:	0800c19a 	.word	0x0800c19a

0800b0a4 <_sbrk_r>:
 800b0a4:	b538      	push	{r3, r4, r5, lr}
 800b0a6:	4d06      	ldr	r5, [pc, #24]	; (800b0c0 <_sbrk_r+0x1c>)
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	4604      	mov	r4, r0
 800b0ac:	4608      	mov	r0, r1
 800b0ae:	602b      	str	r3, [r5, #0]
 800b0b0:	f7f7 fddc 	bl	8002c6c <_sbrk>
 800b0b4:	1c43      	adds	r3, r0, #1
 800b0b6:	d102      	bne.n	800b0be <_sbrk_r+0x1a>
 800b0b8:	682b      	ldr	r3, [r5, #0]
 800b0ba:	b103      	cbz	r3, 800b0be <_sbrk_r+0x1a>
 800b0bc:	6023      	str	r3, [r4, #0]
 800b0be:	bd38      	pop	{r3, r4, r5, pc}
 800b0c0:	20000cec 	.word	0x20000cec

0800b0c4 <__assert_func>:
 800b0c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0c6:	4614      	mov	r4, r2
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	4b09      	ldr	r3, [pc, #36]	; (800b0f0 <__assert_func+0x2c>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4605      	mov	r5, r0
 800b0d0:	68d8      	ldr	r0, [r3, #12]
 800b0d2:	b14c      	cbz	r4, 800b0e8 <__assert_func+0x24>
 800b0d4:	4b07      	ldr	r3, [pc, #28]	; (800b0f4 <__assert_func+0x30>)
 800b0d6:	9100      	str	r1, [sp, #0]
 800b0d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0dc:	4906      	ldr	r1, [pc, #24]	; (800b0f8 <__assert_func+0x34>)
 800b0de:	462b      	mov	r3, r5
 800b0e0:	f000 f80e 	bl	800b100 <fiprintf>
 800b0e4:	f000 faa4 	bl	800b630 <abort>
 800b0e8:	4b04      	ldr	r3, [pc, #16]	; (800b0fc <__assert_func+0x38>)
 800b0ea:	461c      	mov	r4, r3
 800b0ec:	e7f3      	b.n	800b0d6 <__assert_func+0x12>
 800b0ee:	bf00      	nop
 800b0f0:	20000034 	.word	0x20000034
 800b0f4:	0800c1a5 	.word	0x0800c1a5
 800b0f8:	0800c1b2 	.word	0x0800c1b2
 800b0fc:	0800c1e0 	.word	0x0800c1e0

0800b100 <fiprintf>:
 800b100:	b40e      	push	{r1, r2, r3}
 800b102:	b503      	push	{r0, r1, lr}
 800b104:	4601      	mov	r1, r0
 800b106:	ab03      	add	r3, sp, #12
 800b108:	4805      	ldr	r0, [pc, #20]	; (800b120 <fiprintf+0x20>)
 800b10a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b10e:	6800      	ldr	r0, [r0, #0]
 800b110:	9301      	str	r3, [sp, #4]
 800b112:	f000 f88f 	bl	800b234 <_vfiprintf_r>
 800b116:	b002      	add	sp, #8
 800b118:	f85d eb04 	ldr.w	lr, [sp], #4
 800b11c:	b003      	add	sp, #12
 800b11e:	4770      	bx	lr
 800b120:	20000034 	.word	0x20000034

0800b124 <__ascii_mbtowc>:
 800b124:	b082      	sub	sp, #8
 800b126:	b901      	cbnz	r1, 800b12a <__ascii_mbtowc+0x6>
 800b128:	a901      	add	r1, sp, #4
 800b12a:	b142      	cbz	r2, 800b13e <__ascii_mbtowc+0x1a>
 800b12c:	b14b      	cbz	r3, 800b142 <__ascii_mbtowc+0x1e>
 800b12e:	7813      	ldrb	r3, [r2, #0]
 800b130:	600b      	str	r3, [r1, #0]
 800b132:	7812      	ldrb	r2, [r2, #0]
 800b134:	1e10      	subs	r0, r2, #0
 800b136:	bf18      	it	ne
 800b138:	2001      	movne	r0, #1
 800b13a:	b002      	add	sp, #8
 800b13c:	4770      	bx	lr
 800b13e:	4610      	mov	r0, r2
 800b140:	e7fb      	b.n	800b13a <__ascii_mbtowc+0x16>
 800b142:	f06f 0001 	mvn.w	r0, #1
 800b146:	e7f8      	b.n	800b13a <__ascii_mbtowc+0x16>

0800b148 <memmove>:
 800b148:	4288      	cmp	r0, r1
 800b14a:	b510      	push	{r4, lr}
 800b14c:	eb01 0402 	add.w	r4, r1, r2
 800b150:	d902      	bls.n	800b158 <memmove+0x10>
 800b152:	4284      	cmp	r4, r0
 800b154:	4623      	mov	r3, r4
 800b156:	d807      	bhi.n	800b168 <memmove+0x20>
 800b158:	1e43      	subs	r3, r0, #1
 800b15a:	42a1      	cmp	r1, r4
 800b15c:	d008      	beq.n	800b170 <memmove+0x28>
 800b15e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b162:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b166:	e7f8      	b.n	800b15a <memmove+0x12>
 800b168:	4402      	add	r2, r0
 800b16a:	4601      	mov	r1, r0
 800b16c:	428a      	cmp	r2, r1
 800b16e:	d100      	bne.n	800b172 <memmove+0x2a>
 800b170:	bd10      	pop	{r4, pc}
 800b172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b17a:	e7f7      	b.n	800b16c <memmove+0x24>

0800b17c <__malloc_lock>:
 800b17c:	4801      	ldr	r0, [pc, #4]	; (800b184 <__malloc_lock+0x8>)
 800b17e:	f000 bc17 	b.w	800b9b0 <__retarget_lock_acquire_recursive>
 800b182:	bf00      	nop
 800b184:	20000cf4 	.word	0x20000cf4

0800b188 <__malloc_unlock>:
 800b188:	4801      	ldr	r0, [pc, #4]	; (800b190 <__malloc_unlock+0x8>)
 800b18a:	f000 bc12 	b.w	800b9b2 <__retarget_lock_release_recursive>
 800b18e:	bf00      	nop
 800b190:	20000cf4 	.word	0x20000cf4

0800b194 <_realloc_r>:
 800b194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b196:	4607      	mov	r7, r0
 800b198:	4614      	mov	r4, r2
 800b19a:	460e      	mov	r6, r1
 800b19c:	b921      	cbnz	r1, 800b1a8 <_realloc_r+0x14>
 800b19e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b1a2:	4611      	mov	r1, r2
 800b1a4:	f7ff bdc8 	b.w	800ad38 <_malloc_r>
 800b1a8:	b922      	cbnz	r2, 800b1b4 <_realloc_r+0x20>
 800b1aa:	f7ff fd75 	bl	800ac98 <_free_r>
 800b1ae:	4625      	mov	r5, r4
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1b4:	f000 fc62 	bl	800ba7c <_malloc_usable_size_r>
 800b1b8:	42a0      	cmp	r0, r4
 800b1ba:	d20f      	bcs.n	800b1dc <_realloc_r+0x48>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	4638      	mov	r0, r7
 800b1c0:	f7ff fdba 	bl	800ad38 <_malloc_r>
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	d0f2      	beq.n	800b1b0 <_realloc_r+0x1c>
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	4622      	mov	r2, r4
 800b1ce:	f7ff f9c7 	bl	800a560 <memcpy>
 800b1d2:	4631      	mov	r1, r6
 800b1d4:	4638      	mov	r0, r7
 800b1d6:	f7ff fd5f 	bl	800ac98 <_free_r>
 800b1da:	e7e9      	b.n	800b1b0 <_realloc_r+0x1c>
 800b1dc:	4635      	mov	r5, r6
 800b1de:	e7e7      	b.n	800b1b0 <_realloc_r+0x1c>

0800b1e0 <__sfputc_r>:
 800b1e0:	6893      	ldr	r3, [r2, #8]
 800b1e2:	3b01      	subs	r3, #1
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	b410      	push	{r4}
 800b1e8:	6093      	str	r3, [r2, #8]
 800b1ea:	da08      	bge.n	800b1fe <__sfputc_r+0x1e>
 800b1ec:	6994      	ldr	r4, [r2, #24]
 800b1ee:	42a3      	cmp	r3, r4
 800b1f0:	db01      	blt.n	800b1f6 <__sfputc_r+0x16>
 800b1f2:	290a      	cmp	r1, #10
 800b1f4:	d103      	bne.n	800b1fe <__sfputc_r+0x1e>
 800b1f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1fa:	f000 b94b 	b.w	800b494 <__swbuf_r>
 800b1fe:	6813      	ldr	r3, [r2, #0]
 800b200:	1c58      	adds	r0, r3, #1
 800b202:	6010      	str	r0, [r2, #0]
 800b204:	7019      	strb	r1, [r3, #0]
 800b206:	4608      	mov	r0, r1
 800b208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b20c:	4770      	bx	lr

0800b20e <__sfputs_r>:
 800b20e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b210:	4606      	mov	r6, r0
 800b212:	460f      	mov	r7, r1
 800b214:	4614      	mov	r4, r2
 800b216:	18d5      	adds	r5, r2, r3
 800b218:	42ac      	cmp	r4, r5
 800b21a:	d101      	bne.n	800b220 <__sfputs_r+0x12>
 800b21c:	2000      	movs	r0, #0
 800b21e:	e007      	b.n	800b230 <__sfputs_r+0x22>
 800b220:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b224:	463a      	mov	r2, r7
 800b226:	4630      	mov	r0, r6
 800b228:	f7ff ffda 	bl	800b1e0 <__sfputc_r>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d1f3      	bne.n	800b218 <__sfputs_r+0xa>
 800b230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b234 <_vfiprintf_r>:
 800b234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b238:	460d      	mov	r5, r1
 800b23a:	b09d      	sub	sp, #116	; 0x74
 800b23c:	4614      	mov	r4, r2
 800b23e:	4698      	mov	r8, r3
 800b240:	4606      	mov	r6, r0
 800b242:	b118      	cbz	r0, 800b24c <_vfiprintf_r+0x18>
 800b244:	6983      	ldr	r3, [r0, #24]
 800b246:	b90b      	cbnz	r3, 800b24c <_vfiprintf_r+0x18>
 800b248:	f000 fb14 	bl	800b874 <__sinit>
 800b24c:	4b89      	ldr	r3, [pc, #548]	; (800b474 <_vfiprintf_r+0x240>)
 800b24e:	429d      	cmp	r5, r3
 800b250:	d11b      	bne.n	800b28a <_vfiprintf_r+0x56>
 800b252:	6875      	ldr	r5, [r6, #4]
 800b254:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b256:	07d9      	lsls	r1, r3, #31
 800b258:	d405      	bmi.n	800b266 <_vfiprintf_r+0x32>
 800b25a:	89ab      	ldrh	r3, [r5, #12]
 800b25c:	059a      	lsls	r2, r3, #22
 800b25e:	d402      	bmi.n	800b266 <_vfiprintf_r+0x32>
 800b260:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b262:	f000 fba5 	bl	800b9b0 <__retarget_lock_acquire_recursive>
 800b266:	89ab      	ldrh	r3, [r5, #12]
 800b268:	071b      	lsls	r3, r3, #28
 800b26a:	d501      	bpl.n	800b270 <_vfiprintf_r+0x3c>
 800b26c:	692b      	ldr	r3, [r5, #16]
 800b26e:	b9eb      	cbnz	r3, 800b2ac <_vfiprintf_r+0x78>
 800b270:	4629      	mov	r1, r5
 800b272:	4630      	mov	r0, r6
 800b274:	f000 f96e 	bl	800b554 <__swsetup_r>
 800b278:	b1c0      	cbz	r0, 800b2ac <_vfiprintf_r+0x78>
 800b27a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b27c:	07dc      	lsls	r4, r3, #31
 800b27e:	d50e      	bpl.n	800b29e <_vfiprintf_r+0x6a>
 800b280:	f04f 30ff 	mov.w	r0, #4294967295
 800b284:	b01d      	add	sp, #116	; 0x74
 800b286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b28a:	4b7b      	ldr	r3, [pc, #492]	; (800b478 <_vfiprintf_r+0x244>)
 800b28c:	429d      	cmp	r5, r3
 800b28e:	d101      	bne.n	800b294 <_vfiprintf_r+0x60>
 800b290:	68b5      	ldr	r5, [r6, #8]
 800b292:	e7df      	b.n	800b254 <_vfiprintf_r+0x20>
 800b294:	4b79      	ldr	r3, [pc, #484]	; (800b47c <_vfiprintf_r+0x248>)
 800b296:	429d      	cmp	r5, r3
 800b298:	bf08      	it	eq
 800b29a:	68f5      	ldreq	r5, [r6, #12]
 800b29c:	e7da      	b.n	800b254 <_vfiprintf_r+0x20>
 800b29e:	89ab      	ldrh	r3, [r5, #12]
 800b2a0:	0598      	lsls	r0, r3, #22
 800b2a2:	d4ed      	bmi.n	800b280 <_vfiprintf_r+0x4c>
 800b2a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2a6:	f000 fb84 	bl	800b9b2 <__retarget_lock_release_recursive>
 800b2aa:	e7e9      	b.n	800b280 <_vfiprintf_r+0x4c>
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b2b0:	2320      	movs	r3, #32
 800b2b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2ba:	2330      	movs	r3, #48	; 0x30
 800b2bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b480 <_vfiprintf_r+0x24c>
 800b2c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2c4:	f04f 0901 	mov.w	r9, #1
 800b2c8:	4623      	mov	r3, r4
 800b2ca:	469a      	mov	sl, r3
 800b2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2d0:	b10a      	cbz	r2, 800b2d6 <_vfiprintf_r+0xa2>
 800b2d2:	2a25      	cmp	r2, #37	; 0x25
 800b2d4:	d1f9      	bne.n	800b2ca <_vfiprintf_r+0x96>
 800b2d6:	ebba 0b04 	subs.w	fp, sl, r4
 800b2da:	d00b      	beq.n	800b2f4 <_vfiprintf_r+0xc0>
 800b2dc:	465b      	mov	r3, fp
 800b2de:	4622      	mov	r2, r4
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	f7ff ff93 	bl	800b20e <__sfputs_r>
 800b2e8:	3001      	adds	r0, #1
 800b2ea:	f000 80aa 	beq.w	800b442 <_vfiprintf_r+0x20e>
 800b2ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2f0:	445a      	add	r2, fp
 800b2f2:	9209      	str	r2, [sp, #36]	; 0x24
 800b2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	f000 80a2 	beq.w	800b442 <_vfiprintf_r+0x20e>
 800b2fe:	2300      	movs	r3, #0
 800b300:	f04f 32ff 	mov.w	r2, #4294967295
 800b304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b308:	f10a 0a01 	add.w	sl, sl, #1
 800b30c:	9304      	str	r3, [sp, #16]
 800b30e:	9307      	str	r3, [sp, #28]
 800b310:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b314:	931a      	str	r3, [sp, #104]	; 0x68
 800b316:	4654      	mov	r4, sl
 800b318:	2205      	movs	r2, #5
 800b31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b31e:	4858      	ldr	r0, [pc, #352]	; (800b480 <_vfiprintf_r+0x24c>)
 800b320:	f7f4 ff7e 	bl	8000220 <memchr>
 800b324:	9a04      	ldr	r2, [sp, #16]
 800b326:	b9d8      	cbnz	r0, 800b360 <_vfiprintf_r+0x12c>
 800b328:	06d1      	lsls	r1, r2, #27
 800b32a:	bf44      	itt	mi
 800b32c:	2320      	movmi	r3, #32
 800b32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b332:	0713      	lsls	r3, r2, #28
 800b334:	bf44      	itt	mi
 800b336:	232b      	movmi	r3, #43	; 0x2b
 800b338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b33c:	f89a 3000 	ldrb.w	r3, [sl]
 800b340:	2b2a      	cmp	r3, #42	; 0x2a
 800b342:	d015      	beq.n	800b370 <_vfiprintf_r+0x13c>
 800b344:	9a07      	ldr	r2, [sp, #28]
 800b346:	4654      	mov	r4, sl
 800b348:	2000      	movs	r0, #0
 800b34a:	f04f 0c0a 	mov.w	ip, #10
 800b34e:	4621      	mov	r1, r4
 800b350:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b354:	3b30      	subs	r3, #48	; 0x30
 800b356:	2b09      	cmp	r3, #9
 800b358:	d94e      	bls.n	800b3f8 <_vfiprintf_r+0x1c4>
 800b35a:	b1b0      	cbz	r0, 800b38a <_vfiprintf_r+0x156>
 800b35c:	9207      	str	r2, [sp, #28]
 800b35e:	e014      	b.n	800b38a <_vfiprintf_r+0x156>
 800b360:	eba0 0308 	sub.w	r3, r0, r8
 800b364:	fa09 f303 	lsl.w	r3, r9, r3
 800b368:	4313      	orrs	r3, r2
 800b36a:	9304      	str	r3, [sp, #16]
 800b36c:	46a2      	mov	sl, r4
 800b36e:	e7d2      	b.n	800b316 <_vfiprintf_r+0xe2>
 800b370:	9b03      	ldr	r3, [sp, #12]
 800b372:	1d19      	adds	r1, r3, #4
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	9103      	str	r1, [sp, #12]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	bfbb      	ittet	lt
 800b37c:	425b      	neglt	r3, r3
 800b37e:	f042 0202 	orrlt.w	r2, r2, #2
 800b382:	9307      	strge	r3, [sp, #28]
 800b384:	9307      	strlt	r3, [sp, #28]
 800b386:	bfb8      	it	lt
 800b388:	9204      	strlt	r2, [sp, #16]
 800b38a:	7823      	ldrb	r3, [r4, #0]
 800b38c:	2b2e      	cmp	r3, #46	; 0x2e
 800b38e:	d10c      	bne.n	800b3aa <_vfiprintf_r+0x176>
 800b390:	7863      	ldrb	r3, [r4, #1]
 800b392:	2b2a      	cmp	r3, #42	; 0x2a
 800b394:	d135      	bne.n	800b402 <_vfiprintf_r+0x1ce>
 800b396:	9b03      	ldr	r3, [sp, #12]
 800b398:	1d1a      	adds	r2, r3, #4
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	9203      	str	r2, [sp, #12]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	bfb8      	it	lt
 800b3a2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3a6:	3402      	adds	r4, #2
 800b3a8:	9305      	str	r3, [sp, #20]
 800b3aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b490 <_vfiprintf_r+0x25c>
 800b3ae:	7821      	ldrb	r1, [r4, #0]
 800b3b0:	2203      	movs	r2, #3
 800b3b2:	4650      	mov	r0, sl
 800b3b4:	f7f4 ff34 	bl	8000220 <memchr>
 800b3b8:	b140      	cbz	r0, 800b3cc <_vfiprintf_r+0x198>
 800b3ba:	2340      	movs	r3, #64	; 0x40
 800b3bc:	eba0 000a 	sub.w	r0, r0, sl
 800b3c0:	fa03 f000 	lsl.w	r0, r3, r0
 800b3c4:	9b04      	ldr	r3, [sp, #16]
 800b3c6:	4303      	orrs	r3, r0
 800b3c8:	3401      	adds	r4, #1
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3d0:	482c      	ldr	r0, [pc, #176]	; (800b484 <_vfiprintf_r+0x250>)
 800b3d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3d6:	2206      	movs	r2, #6
 800b3d8:	f7f4 ff22 	bl	8000220 <memchr>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d03f      	beq.n	800b460 <_vfiprintf_r+0x22c>
 800b3e0:	4b29      	ldr	r3, [pc, #164]	; (800b488 <_vfiprintf_r+0x254>)
 800b3e2:	bb1b      	cbnz	r3, 800b42c <_vfiprintf_r+0x1f8>
 800b3e4:	9b03      	ldr	r3, [sp, #12]
 800b3e6:	3307      	adds	r3, #7
 800b3e8:	f023 0307 	bic.w	r3, r3, #7
 800b3ec:	3308      	adds	r3, #8
 800b3ee:	9303      	str	r3, [sp, #12]
 800b3f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3f2:	443b      	add	r3, r7
 800b3f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3f6:	e767      	b.n	800b2c8 <_vfiprintf_r+0x94>
 800b3f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	2001      	movs	r0, #1
 800b400:	e7a5      	b.n	800b34e <_vfiprintf_r+0x11a>
 800b402:	2300      	movs	r3, #0
 800b404:	3401      	adds	r4, #1
 800b406:	9305      	str	r3, [sp, #20]
 800b408:	4619      	mov	r1, r3
 800b40a:	f04f 0c0a 	mov.w	ip, #10
 800b40e:	4620      	mov	r0, r4
 800b410:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b414:	3a30      	subs	r2, #48	; 0x30
 800b416:	2a09      	cmp	r2, #9
 800b418:	d903      	bls.n	800b422 <_vfiprintf_r+0x1ee>
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0c5      	beq.n	800b3aa <_vfiprintf_r+0x176>
 800b41e:	9105      	str	r1, [sp, #20]
 800b420:	e7c3      	b.n	800b3aa <_vfiprintf_r+0x176>
 800b422:	fb0c 2101 	mla	r1, ip, r1, r2
 800b426:	4604      	mov	r4, r0
 800b428:	2301      	movs	r3, #1
 800b42a:	e7f0      	b.n	800b40e <_vfiprintf_r+0x1da>
 800b42c:	ab03      	add	r3, sp, #12
 800b42e:	9300      	str	r3, [sp, #0]
 800b430:	462a      	mov	r2, r5
 800b432:	4b16      	ldr	r3, [pc, #88]	; (800b48c <_vfiprintf_r+0x258>)
 800b434:	a904      	add	r1, sp, #16
 800b436:	4630      	mov	r0, r6
 800b438:	f7fd fe24 	bl	8009084 <_printf_float>
 800b43c:	4607      	mov	r7, r0
 800b43e:	1c78      	adds	r0, r7, #1
 800b440:	d1d6      	bne.n	800b3f0 <_vfiprintf_r+0x1bc>
 800b442:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b444:	07d9      	lsls	r1, r3, #31
 800b446:	d405      	bmi.n	800b454 <_vfiprintf_r+0x220>
 800b448:	89ab      	ldrh	r3, [r5, #12]
 800b44a:	059a      	lsls	r2, r3, #22
 800b44c:	d402      	bmi.n	800b454 <_vfiprintf_r+0x220>
 800b44e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b450:	f000 faaf 	bl	800b9b2 <__retarget_lock_release_recursive>
 800b454:	89ab      	ldrh	r3, [r5, #12]
 800b456:	065b      	lsls	r3, r3, #25
 800b458:	f53f af12 	bmi.w	800b280 <_vfiprintf_r+0x4c>
 800b45c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b45e:	e711      	b.n	800b284 <_vfiprintf_r+0x50>
 800b460:	ab03      	add	r3, sp, #12
 800b462:	9300      	str	r3, [sp, #0]
 800b464:	462a      	mov	r2, r5
 800b466:	4b09      	ldr	r3, [pc, #36]	; (800b48c <_vfiprintf_r+0x258>)
 800b468:	a904      	add	r1, sp, #16
 800b46a:	4630      	mov	r0, r6
 800b46c:	f7fe f8ae 	bl	80095cc <_printf_i>
 800b470:	e7e4      	b.n	800b43c <_vfiprintf_r+0x208>
 800b472:	bf00      	nop
 800b474:	0800c30c 	.word	0x0800c30c
 800b478:	0800c32c 	.word	0x0800c32c
 800b47c:	0800c2ec 	.word	0x0800c2ec
 800b480:	0800c194 	.word	0x0800c194
 800b484:	0800c19e 	.word	0x0800c19e
 800b488:	08009085 	.word	0x08009085
 800b48c:	0800b20f 	.word	0x0800b20f
 800b490:	0800c19a 	.word	0x0800c19a

0800b494 <__swbuf_r>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	460e      	mov	r6, r1
 800b498:	4614      	mov	r4, r2
 800b49a:	4605      	mov	r5, r0
 800b49c:	b118      	cbz	r0, 800b4a6 <__swbuf_r+0x12>
 800b49e:	6983      	ldr	r3, [r0, #24]
 800b4a0:	b90b      	cbnz	r3, 800b4a6 <__swbuf_r+0x12>
 800b4a2:	f000 f9e7 	bl	800b874 <__sinit>
 800b4a6:	4b21      	ldr	r3, [pc, #132]	; (800b52c <__swbuf_r+0x98>)
 800b4a8:	429c      	cmp	r4, r3
 800b4aa:	d12b      	bne.n	800b504 <__swbuf_r+0x70>
 800b4ac:	686c      	ldr	r4, [r5, #4]
 800b4ae:	69a3      	ldr	r3, [r4, #24]
 800b4b0:	60a3      	str	r3, [r4, #8]
 800b4b2:	89a3      	ldrh	r3, [r4, #12]
 800b4b4:	071a      	lsls	r2, r3, #28
 800b4b6:	d52f      	bpl.n	800b518 <__swbuf_r+0x84>
 800b4b8:	6923      	ldr	r3, [r4, #16]
 800b4ba:	b36b      	cbz	r3, 800b518 <__swbuf_r+0x84>
 800b4bc:	6923      	ldr	r3, [r4, #16]
 800b4be:	6820      	ldr	r0, [r4, #0]
 800b4c0:	1ac0      	subs	r0, r0, r3
 800b4c2:	6963      	ldr	r3, [r4, #20]
 800b4c4:	b2f6      	uxtb	r6, r6
 800b4c6:	4283      	cmp	r3, r0
 800b4c8:	4637      	mov	r7, r6
 800b4ca:	dc04      	bgt.n	800b4d6 <__swbuf_r+0x42>
 800b4cc:	4621      	mov	r1, r4
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	f000 f93c 	bl	800b74c <_fflush_r>
 800b4d4:	bb30      	cbnz	r0, 800b524 <__swbuf_r+0x90>
 800b4d6:	68a3      	ldr	r3, [r4, #8]
 800b4d8:	3b01      	subs	r3, #1
 800b4da:	60a3      	str	r3, [r4, #8]
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	1c5a      	adds	r2, r3, #1
 800b4e0:	6022      	str	r2, [r4, #0]
 800b4e2:	701e      	strb	r6, [r3, #0]
 800b4e4:	6963      	ldr	r3, [r4, #20]
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	4283      	cmp	r3, r0
 800b4ea:	d004      	beq.n	800b4f6 <__swbuf_r+0x62>
 800b4ec:	89a3      	ldrh	r3, [r4, #12]
 800b4ee:	07db      	lsls	r3, r3, #31
 800b4f0:	d506      	bpl.n	800b500 <__swbuf_r+0x6c>
 800b4f2:	2e0a      	cmp	r6, #10
 800b4f4:	d104      	bne.n	800b500 <__swbuf_r+0x6c>
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	f000 f927 	bl	800b74c <_fflush_r>
 800b4fe:	b988      	cbnz	r0, 800b524 <__swbuf_r+0x90>
 800b500:	4638      	mov	r0, r7
 800b502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b504:	4b0a      	ldr	r3, [pc, #40]	; (800b530 <__swbuf_r+0x9c>)
 800b506:	429c      	cmp	r4, r3
 800b508:	d101      	bne.n	800b50e <__swbuf_r+0x7a>
 800b50a:	68ac      	ldr	r4, [r5, #8]
 800b50c:	e7cf      	b.n	800b4ae <__swbuf_r+0x1a>
 800b50e:	4b09      	ldr	r3, [pc, #36]	; (800b534 <__swbuf_r+0xa0>)
 800b510:	429c      	cmp	r4, r3
 800b512:	bf08      	it	eq
 800b514:	68ec      	ldreq	r4, [r5, #12]
 800b516:	e7ca      	b.n	800b4ae <__swbuf_r+0x1a>
 800b518:	4621      	mov	r1, r4
 800b51a:	4628      	mov	r0, r5
 800b51c:	f000 f81a 	bl	800b554 <__swsetup_r>
 800b520:	2800      	cmp	r0, #0
 800b522:	d0cb      	beq.n	800b4bc <__swbuf_r+0x28>
 800b524:	f04f 37ff 	mov.w	r7, #4294967295
 800b528:	e7ea      	b.n	800b500 <__swbuf_r+0x6c>
 800b52a:	bf00      	nop
 800b52c:	0800c30c 	.word	0x0800c30c
 800b530:	0800c32c 	.word	0x0800c32c
 800b534:	0800c2ec 	.word	0x0800c2ec

0800b538 <__ascii_wctomb>:
 800b538:	b149      	cbz	r1, 800b54e <__ascii_wctomb+0x16>
 800b53a:	2aff      	cmp	r2, #255	; 0xff
 800b53c:	bf85      	ittet	hi
 800b53e:	238a      	movhi	r3, #138	; 0x8a
 800b540:	6003      	strhi	r3, [r0, #0]
 800b542:	700a      	strbls	r2, [r1, #0]
 800b544:	f04f 30ff 	movhi.w	r0, #4294967295
 800b548:	bf98      	it	ls
 800b54a:	2001      	movls	r0, #1
 800b54c:	4770      	bx	lr
 800b54e:	4608      	mov	r0, r1
 800b550:	4770      	bx	lr
	...

0800b554 <__swsetup_r>:
 800b554:	4b32      	ldr	r3, [pc, #200]	; (800b620 <__swsetup_r+0xcc>)
 800b556:	b570      	push	{r4, r5, r6, lr}
 800b558:	681d      	ldr	r5, [r3, #0]
 800b55a:	4606      	mov	r6, r0
 800b55c:	460c      	mov	r4, r1
 800b55e:	b125      	cbz	r5, 800b56a <__swsetup_r+0x16>
 800b560:	69ab      	ldr	r3, [r5, #24]
 800b562:	b913      	cbnz	r3, 800b56a <__swsetup_r+0x16>
 800b564:	4628      	mov	r0, r5
 800b566:	f000 f985 	bl	800b874 <__sinit>
 800b56a:	4b2e      	ldr	r3, [pc, #184]	; (800b624 <__swsetup_r+0xd0>)
 800b56c:	429c      	cmp	r4, r3
 800b56e:	d10f      	bne.n	800b590 <__swsetup_r+0x3c>
 800b570:	686c      	ldr	r4, [r5, #4]
 800b572:	89a3      	ldrh	r3, [r4, #12]
 800b574:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b578:	0719      	lsls	r1, r3, #28
 800b57a:	d42c      	bmi.n	800b5d6 <__swsetup_r+0x82>
 800b57c:	06dd      	lsls	r5, r3, #27
 800b57e:	d411      	bmi.n	800b5a4 <__swsetup_r+0x50>
 800b580:	2309      	movs	r3, #9
 800b582:	6033      	str	r3, [r6, #0]
 800b584:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	f04f 30ff 	mov.w	r0, #4294967295
 800b58e:	e03e      	b.n	800b60e <__swsetup_r+0xba>
 800b590:	4b25      	ldr	r3, [pc, #148]	; (800b628 <__swsetup_r+0xd4>)
 800b592:	429c      	cmp	r4, r3
 800b594:	d101      	bne.n	800b59a <__swsetup_r+0x46>
 800b596:	68ac      	ldr	r4, [r5, #8]
 800b598:	e7eb      	b.n	800b572 <__swsetup_r+0x1e>
 800b59a:	4b24      	ldr	r3, [pc, #144]	; (800b62c <__swsetup_r+0xd8>)
 800b59c:	429c      	cmp	r4, r3
 800b59e:	bf08      	it	eq
 800b5a0:	68ec      	ldreq	r4, [r5, #12]
 800b5a2:	e7e6      	b.n	800b572 <__swsetup_r+0x1e>
 800b5a4:	0758      	lsls	r0, r3, #29
 800b5a6:	d512      	bpl.n	800b5ce <__swsetup_r+0x7a>
 800b5a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5aa:	b141      	cbz	r1, 800b5be <__swsetup_r+0x6a>
 800b5ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b5b0:	4299      	cmp	r1, r3
 800b5b2:	d002      	beq.n	800b5ba <__swsetup_r+0x66>
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f7ff fb6f 	bl	800ac98 <_free_r>
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	6363      	str	r3, [r4, #52]	; 0x34
 800b5be:	89a3      	ldrh	r3, [r4, #12]
 800b5c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b5c4:	81a3      	strh	r3, [r4, #12]
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	6063      	str	r3, [r4, #4]
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	6023      	str	r3, [r4, #0]
 800b5ce:	89a3      	ldrh	r3, [r4, #12]
 800b5d0:	f043 0308 	orr.w	r3, r3, #8
 800b5d4:	81a3      	strh	r3, [r4, #12]
 800b5d6:	6923      	ldr	r3, [r4, #16]
 800b5d8:	b94b      	cbnz	r3, 800b5ee <__swsetup_r+0x9a>
 800b5da:	89a3      	ldrh	r3, [r4, #12]
 800b5dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b5e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5e4:	d003      	beq.n	800b5ee <__swsetup_r+0x9a>
 800b5e6:	4621      	mov	r1, r4
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	f000 fa07 	bl	800b9fc <__smakebuf_r>
 800b5ee:	89a0      	ldrh	r0, [r4, #12]
 800b5f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b5f4:	f010 0301 	ands.w	r3, r0, #1
 800b5f8:	d00a      	beq.n	800b610 <__swsetup_r+0xbc>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	60a3      	str	r3, [r4, #8]
 800b5fe:	6963      	ldr	r3, [r4, #20]
 800b600:	425b      	negs	r3, r3
 800b602:	61a3      	str	r3, [r4, #24]
 800b604:	6923      	ldr	r3, [r4, #16]
 800b606:	b943      	cbnz	r3, 800b61a <__swsetup_r+0xc6>
 800b608:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b60c:	d1ba      	bne.n	800b584 <__swsetup_r+0x30>
 800b60e:	bd70      	pop	{r4, r5, r6, pc}
 800b610:	0781      	lsls	r1, r0, #30
 800b612:	bf58      	it	pl
 800b614:	6963      	ldrpl	r3, [r4, #20]
 800b616:	60a3      	str	r3, [r4, #8]
 800b618:	e7f4      	b.n	800b604 <__swsetup_r+0xb0>
 800b61a:	2000      	movs	r0, #0
 800b61c:	e7f7      	b.n	800b60e <__swsetup_r+0xba>
 800b61e:	bf00      	nop
 800b620:	20000034 	.word	0x20000034
 800b624:	0800c30c 	.word	0x0800c30c
 800b628:	0800c32c 	.word	0x0800c32c
 800b62c:	0800c2ec 	.word	0x0800c2ec

0800b630 <abort>:
 800b630:	b508      	push	{r3, lr}
 800b632:	2006      	movs	r0, #6
 800b634:	f000 fa52 	bl	800badc <raise>
 800b638:	2001      	movs	r0, #1
 800b63a:	f7f7 fa9f 	bl	8002b7c <_exit>
	...

0800b640 <__sflush_r>:
 800b640:	898a      	ldrh	r2, [r1, #12]
 800b642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b646:	4605      	mov	r5, r0
 800b648:	0710      	lsls	r0, r2, #28
 800b64a:	460c      	mov	r4, r1
 800b64c:	d458      	bmi.n	800b700 <__sflush_r+0xc0>
 800b64e:	684b      	ldr	r3, [r1, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	dc05      	bgt.n	800b660 <__sflush_r+0x20>
 800b654:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b656:	2b00      	cmp	r3, #0
 800b658:	dc02      	bgt.n	800b660 <__sflush_r+0x20>
 800b65a:	2000      	movs	r0, #0
 800b65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b660:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b662:	2e00      	cmp	r6, #0
 800b664:	d0f9      	beq.n	800b65a <__sflush_r+0x1a>
 800b666:	2300      	movs	r3, #0
 800b668:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b66c:	682f      	ldr	r7, [r5, #0]
 800b66e:	602b      	str	r3, [r5, #0]
 800b670:	d032      	beq.n	800b6d8 <__sflush_r+0x98>
 800b672:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b674:	89a3      	ldrh	r3, [r4, #12]
 800b676:	075a      	lsls	r2, r3, #29
 800b678:	d505      	bpl.n	800b686 <__sflush_r+0x46>
 800b67a:	6863      	ldr	r3, [r4, #4]
 800b67c:	1ac0      	subs	r0, r0, r3
 800b67e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b680:	b10b      	cbz	r3, 800b686 <__sflush_r+0x46>
 800b682:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b684:	1ac0      	subs	r0, r0, r3
 800b686:	2300      	movs	r3, #0
 800b688:	4602      	mov	r2, r0
 800b68a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b68c:	6a21      	ldr	r1, [r4, #32]
 800b68e:	4628      	mov	r0, r5
 800b690:	47b0      	blx	r6
 800b692:	1c43      	adds	r3, r0, #1
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	d106      	bne.n	800b6a6 <__sflush_r+0x66>
 800b698:	6829      	ldr	r1, [r5, #0]
 800b69a:	291d      	cmp	r1, #29
 800b69c:	d82c      	bhi.n	800b6f8 <__sflush_r+0xb8>
 800b69e:	4a2a      	ldr	r2, [pc, #168]	; (800b748 <__sflush_r+0x108>)
 800b6a0:	40ca      	lsrs	r2, r1
 800b6a2:	07d6      	lsls	r6, r2, #31
 800b6a4:	d528      	bpl.n	800b6f8 <__sflush_r+0xb8>
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	6062      	str	r2, [r4, #4]
 800b6aa:	04d9      	lsls	r1, r3, #19
 800b6ac:	6922      	ldr	r2, [r4, #16]
 800b6ae:	6022      	str	r2, [r4, #0]
 800b6b0:	d504      	bpl.n	800b6bc <__sflush_r+0x7c>
 800b6b2:	1c42      	adds	r2, r0, #1
 800b6b4:	d101      	bne.n	800b6ba <__sflush_r+0x7a>
 800b6b6:	682b      	ldr	r3, [r5, #0]
 800b6b8:	b903      	cbnz	r3, 800b6bc <__sflush_r+0x7c>
 800b6ba:	6560      	str	r0, [r4, #84]	; 0x54
 800b6bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6be:	602f      	str	r7, [r5, #0]
 800b6c0:	2900      	cmp	r1, #0
 800b6c2:	d0ca      	beq.n	800b65a <__sflush_r+0x1a>
 800b6c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6c8:	4299      	cmp	r1, r3
 800b6ca:	d002      	beq.n	800b6d2 <__sflush_r+0x92>
 800b6cc:	4628      	mov	r0, r5
 800b6ce:	f7ff fae3 	bl	800ac98 <_free_r>
 800b6d2:	2000      	movs	r0, #0
 800b6d4:	6360      	str	r0, [r4, #52]	; 0x34
 800b6d6:	e7c1      	b.n	800b65c <__sflush_r+0x1c>
 800b6d8:	6a21      	ldr	r1, [r4, #32]
 800b6da:	2301      	movs	r3, #1
 800b6dc:	4628      	mov	r0, r5
 800b6de:	47b0      	blx	r6
 800b6e0:	1c41      	adds	r1, r0, #1
 800b6e2:	d1c7      	bne.n	800b674 <__sflush_r+0x34>
 800b6e4:	682b      	ldr	r3, [r5, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0c4      	beq.n	800b674 <__sflush_r+0x34>
 800b6ea:	2b1d      	cmp	r3, #29
 800b6ec:	d001      	beq.n	800b6f2 <__sflush_r+0xb2>
 800b6ee:	2b16      	cmp	r3, #22
 800b6f0:	d101      	bne.n	800b6f6 <__sflush_r+0xb6>
 800b6f2:	602f      	str	r7, [r5, #0]
 800b6f4:	e7b1      	b.n	800b65a <__sflush_r+0x1a>
 800b6f6:	89a3      	ldrh	r3, [r4, #12]
 800b6f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6fc:	81a3      	strh	r3, [r4, #12]
 800b6fe:	e7ad      	b.n	800b65c <__sflush_r+0x1c>
 800b700:	690f      	ldr	r7, [r1, #16]
 800b702:	2f00      	cmp	r7, #0
 800b704:	d0a9      	beq.n	800b65a <__sflush_r+0x1a>
 800b706:	0793      	lsls	r3, r2, #30
 800b708:	680e      	ldr	r6, [r1, #0]
 800b70a:	bf08      	it	eq
 800b70c:	694b      	ldreq	r3, [r1, #20]
 800b70e:	600f      	str	r7, [r1, #0]
 800b710:	bf18      	it	ne
 800b712:	2300      	movne	r3, #0
 800b714:	eba6 0807 	sub.w	r8, r6, r7
 800b718:	608b      	str	r3, [r1, #8]
 800b71a:	f1b8 0f00 	cmp.w	r8, #0
 800b71e:	dd9c      	ble.n	800b65a <__sflush_r+0x1a>
 800b720:	6a21      	ldr	r1, [r4, #32]
 800b722:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b724:	4643      	mov	r3, r8
 800b726:	463a      	mov	r2, r7
 800b728:	4628      	mov	r0, r5
 800b72a:	47b0      	blx	r6
 800b72c:	2800      	cmp	r0, #0
 800b72e:	dc06      	bgt.n	800b73e <__sflush_r+0xfe>
 800b730:	89a3      	ldrh	r3, [r4, #12]
 800b732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b736:	81a3      	strh	r3, [r4, #12]
 800b738:	f04f 30ff 	mov.w	r0, #4294967295
 800b73c:	e78e      	b.n	800b65c <__sflush_r+0x1c>
 800b73e:	4407      	add	r7, r0
 800b740:	eba8 0800 	sub.w	r8, r8, r0
 800b744:	e7e9      	b.n	800b71a <__sflush_r+0xda>
 800b746:	bf00      	nop
 800b748:	20400001 	.word	0x20400001

0800b74c <_fflush_r>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	690b      	ldr	r3, [r1, #16]
 800b750:	4605      	mov	r5, r0
 800b752:	460c      	mov	r4, r1
 800b754:	b913      	cbnz	r3, 800b75c <_fflush_r+0x10>
 800b756:	2500      	movs	r5, #0
 800b758:	4628      	mov	r0, r5
 800b75a:	bd38      	pop	{r3, r4, r5, pc}
 800b75c:	b118      	cbz	r0, 800b766 <_fflush_r+0x1a>
 800b75e:	6983      	ldr	r3, [r0, #24]
 800b760:	b90b      	cbnz	r3, 800b766 <_fflush_r+0x1a>
 800b762:	f000 f887 	bl	800b874 <__sinit>
 800b766:	4b14      	ldr	r3, [pc, #80]	; (800b7b8 <_fflush_r+0x6c>)
 800b768:	429c      	cmp	r4, r3
 800b76a:	d11b      	bne.n	800b7a4 <_fflush_r+0x58>
 800b76c:	686c      	ldr	r4, [r5, #4]
 800b76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d0ef      	beq.n	800b756 <_fflush_r+0xa>
 800b776:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b778:	07d0      	lsls	r0, r2, #31
 800b77a:	d404      	bmi.n	800b786 <_fflush_r+0x3a>
 800b77c:	0599      	lsls	r1, r3, #22
 800b77e:	d402      	bmi.n	800b786 <_fflush_r+0x3a>
 800b780:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b782:	f000 f915 	bl	800b9b0 <__retarget_lock_acquire_recursive>
 800b786:	4628      	mov	r0, r5
 800b788:	4621      	mov	r1, r4
 800b78a:	f7ff ff59 	bl	800b640 <__sflush_r>
 800b78e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b790:	07da      	lsls	r2, r3, #31
 800b792:	4605      	mov	r5, r0
 800b794:	d4e0      	bmi.n	800b758 <_fflush_r+0xc>
 800b796:	89a3      	ldrh	r3, [r4, #12]
 800b798:	059b      	lsls	r3, r3, #22
 800b79a:	d4dd      	bmi.n	800b758 <_fflush_r+0xc>
 800b79c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b79e:	f000 f908 	bl	800b9b2 <__retarget_lock_release_recursive>
 800b7a2:	e7d9      	b.n	800b758 <_fflush_r+0xc>
 800b7a4:	4b05      	ldr	r3, [pc, #20]	; (800b7bc <_fflush_r+0x70>)
 800b7a6:	429c      	cmp	r4, r3
 800b7a8:	d101      	bne.n	800b7ae <_fflush_r+0x62>
 800b7aa:	68ac      	ldr	r4, [r5, #8]
 800b7ac:	e7df      	b.n	800b76e <_fflush_r+0x22>
 800b7ae:	4b04      	ldr	r3, [pc, #16]	; (800b7c0 <_fflush_r+0x74>)
 800b7b0:	429c      	cmp	r4, r3
 800b7b2:	bf08      	it	eq
 800b7b4:	68ec      	ldreq	r4, [r5, #12]
 800b7b6:	e7da      	b.n	800b76e <_fflush_r+0x22>
 800b7b8:	0800c30c 	.word	0x0800c30c
 800b7bc:	0800c32c 	.word	0x0800c32c
 800b7c0:	0800c2ec 	.word	0x0800c2ec

0800b7c4 <std>:
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	b510      	push	{r4, lr}
 800b7c8:	4604      	mov	r4, r0
 800b7ca:	e9c0 3300 	strd	r3, r3, [r0]
 800b7ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7d2:	6083      	str	r3, [r0, #8]
 800b7d4:	8181      	strh	r1, [r0, #12]
 800b7d6:	6643      	str	r3, [r0, #100]	; 0x64
 800b7d8:	81c2      	strh	r2, [r0, #14]
 800b7da:	6183      	str	r3, [r0, #24]
 800b7dc:	4619      	mov	r1, r3
 800b7de:	2208      	movs	r2, #8
 800b7e0:	305c      	adds	r0, #92	; 0x5c
 800b7e2:	f7fd fba7 	bl	8008f34 <memset>
 800b7e6:	4b05      	ldr	r3, [pc, #20]	; (800b7fc <std+0x38>)
 800b7e8:	6263      	str	r3, [r4, #36]	; 0x24
 800b7ea:	4b05      	ldr	r3, [pc, #20]	; (800b800 <std+0x3c>)
 800b7ec:	62a3      	str	r3, [r4, #40]	; 0x28
 800b7ee:	4b05      	ldr	r3, [pc, #20]	; (800b804 <std+0x40>)
 800b7f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b7f2:	4b05      	ldr	r3, [pc, #20]	; (800b808 <std+0x44>)
 800b7f4:	6224      	str	r4, [r4, #32]
 800b7f6:	6323      	str	r3, [r4, #48]	; 0x30
 800b7f8:	bd10      	pop	{r4, pc}
 800b7fa:	bf00      	nop
 800b7fc:	0800bb15 	.word	0x0800bb15
 800b800:	0800bb37 	.word	0x0800bb37
 800b804:	0800bb6f 	.word	0x0800bb6f
 800b808:	0800bb93 	.word	0x0800bb93

0800b80c <_cleanup_r>:
 800b80c:	4901      	ldr	r1, [pc, #4]	; (800b814 <_cleanup_r+0x8>)
 800b80e:	f000 b8af 	b.w	800b970 <_fwalk_reent>
 800b812:	bf00      	nop
 800b814:	0800b74d 	.word	0x0800b74d

0800b818 <__sfmoreglue>:
 800b818:	b570      	push	{r4, r5, r6, lr}
 800b81a:	1e4a      	subs	r2, r1, #1
 800b81c:	2568      	movs	r5, #104	; 0x68
 800b81e:	4355      	muls	r5, r2
 800b820:	460e      	mov	r6, r1
 800b822:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b826:	f7ff fa87 	bl	800ad38 <_malloc_r>
 800b82a:	4604      	mov	r4, r0
 800b82c:	b140      	cbz	r0, 800b840 <__sfmoreglue+0x28>
 800b82e:	2100      	movs	r1, #0
 800b830:	e9c0 1600 	strd	r1, r6, [r0]
 800b834:	300c      	adds	r0, #12
 800b836:	60a0      	str	r0, [r4, #8]
 800b838:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b83c:	f7fd fb7a 	bl	8008f34 <memset>
 800b840:	4620      	mov	r0, r4
 800b842:	bd70      	pop	{r4, r5, r6, pc}

0800b844 <__sfp_lock_acquire>:
 800b844:	4801      	ldr	r0, [pc, #4]	; (800b84c <__sfp_lock_acquire+0x8>)
 800b846:	f000 b8b3 	b.w	800b9b0 <__retarget_lock_acquire_recursive>
 800b84a:	bf00      	nop
 800b84c:	20000cf8 	.word	0x20000cf8

0800b850 <__sfp_lock_release>:
 800b850:	4801      	ldr	r0, [pc, #4]	; (800b858 <__sfp_lock_release+0x8>)
 800b852:	f000 b8ae 	b.w	800b9b2 <__retarget_lock_release_recursive>
 800b856:	bf00      	nop
 800b858:	20000cf8 	.word	0x20000cf8

0800b85c <__sinit_lock_acquire>:
 800b85c:	4801      	ldr	r0, [pc, #4]	; (800b864 <__sinit_lock_acquire+0x8>)
 800b85e:	f000 b8a7 	b.w	800b9b0 <__retarget_lock_acquire_recursive>
 800b862:	bf00      	nop
 800b864:	20000cf3 	.word	0x20000cf3

0800b868 <__sinit_lock_release>:
 800b868:	4801      	ldr	r0, [pc, #4]	; (800b870 <__sinit_lock_release+0x8>)
 800b86a:	f000 b8a2 	b.w	800b9b2 <__retarget_lock_release_recursive>
 800b86e:	bf00      	nop
 800b870:	20000cf3 	.word	0x20000cf3

0800b874 <__sinit>:
 800b874:	b510      	push	{r4, lr}
 800b876:	4604      	mov	r4, r0
 800b878:	f7ff fff0 	bl	800b85c <__sinit_lock_acquire>
 800b87c:	69a3      	ldr	r3, [r4, #24]
 800b87e:	b11b      	cbz	r3, 800b888 <__sinit+0x14>
 800b880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b884:	f7ff bff0 	b.w	800b868 <__sinit_lock_release>
 800b888:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b88c:	6523      	str	r3, [r4, #80]	; 0x50
 800b88e:	4b13      	ldr	r3, [pc, #76]	; (800b8dc <__sinit+0x68>)
 800b890:	4a13      	ldr	r2, [pc, #76]	; (800b8e0 <__sinit+0x6c>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	62a2      	str	r2, [r4, #40]	; 0x28
 800b896:	42a3      	cmp	r3, r4
 800b898:	bf04      	itt	eq
 800b89a:	2301      	moveq	r3, #1
 800b89c:	61a3      	streq	r3, [r4, #24]
 800b89e:	4620      	mov	r0, r4
 800b8a0:	f000 f820 	bl	800b8e4 <__sfp>
 800b8a4:	6060      	str	r0, [r4, #4]
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f000 f81c 	bl	800b8e4 <__sfp>
 800b8ac:	60a0      	str	r0, [r4, #8]
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	f000 f818 	bl	800b8e4 <__sfp>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	60e0      	str	r0, [r4, #12]
 800b8b8:	2104      	movs	r1, #4
 800b8ba:	6860      	ldr	r0, [r4, #4]
 800b8bc:	f7ff ff82 	bl	800b7c4 <std>
 800b8c0:	68a0      	ldr	r0, [r4, #8]
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	2109      	movs	r1, #9
 800b8c6:	f7ff ff7d 	bl	800b7c4 <std>
 800b8ca:	68e0      	ldr	r0, [r4, #12]
 800b8cc:	2202      	movs	r2, #2
 800b8ce:	2112      	movs	r1, #18
 800b8d0:	f7ff ff78 	bl	800b7c4 <std>
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	61a3      	str	r3, [r4, #24]
 800b8d8:	e7d2      	b.n	800b880 <__sinit+0xc>
 800b8da:	bf00      	nop
 800b8dc:	0800bf68 	.word	0x0800bf68
 800b8e0:	0800b80d 	.word	0x0800b80d

0800b8e4 <__sfp>:
 800b8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8e6:	4607      	mov	r7, r0
 800b8e8:	f7ff ffac 	bl	800b844 <__sfp_lock_acquire>
 800b8ec:	4b1e      	ldr	r3, [pc, #120]	; (800b968 <__sfp+0x84>)
 800b8ee:	681e      	ldr	r6, [r3, #0]
 800b8f0:	69b3      	ldr	r3, [r6, #24]
 800b8f2:	b913      	cbnz	r3, 800b8fa <__sfp+0x16>
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	f7ff ffbd 	bl	800b874 <__sinit>
 800b8fa:	3648      	adds	r6, #72	; 0x48
 800b8fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b900:	3b01      	subs	r3, #1
 800b902:	d503      	bpl.n	800b90c <__sfp+0x28>
 800b904:	6833      	ldr	r3, [r6, #0]
 800b906:	b30b      	cbz	r3, 800b94c <__sfp+0x68>
 800b908:	6836      	ldr	r6, [r6, #0]
 800b90a:	e7f7      	b.n	800b8fc <__sfp+0x18>
 800b90c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b910:	b9d5      	cbnz	r5, 800b948 <__sfp+0x64>
 800b912:	4b16      	ldr	r3, [pc, #88]	; (800b96c <__sfp+0x88>)
 800b914:	60e3      	str	r3, [r4, #12]
 800b916:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b91a:	6665      	str	r5, [r4, #100]	; 0x64
 800b91c:	f000 f847 	bl	800b9ae <__retarget_lock_init_recursive>
 800b920:	f7ff ff96 	bl	800b850 <__sfp_lock_release>
 800b924:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b928:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b92c:	6025      	str	r5, [r4, #0]
 800b92e:	61a5      	str	r5, [r4, #24]
 800b930:	2208      	movs	r2, #8
 800b932:	4629      	mov	r1, r5
 800b934:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b938:	f7fd fafc 	bl	8008f34 <memset>
 800b93c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b940:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b944:	4620      	mov	r0, r4
 800b946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b948:	3468      	adds	r4, #104	; 0x68
 800b94a:	e7d9      	b.n	800b900 <__sfp+0x1c>
 800b94c:	2104      	movs	r1, #4
 800b94e:	4638      	mov	r0, r7
 800b950:	f7ff ff62 	bl	800b818 <__sfmoreglue>
 800b954:	4604      	mov	r4, r0
 800b956:	6030      	str	r0, [r6, #0]
 800b958:	2800      	cmp	r0, #0
 800b95a:	d1d5      	bne.n	800b908 <__sfp+0x24>
 800b95c:	f7ff ff78 	bl	800b850 <__sfp_lock_release>
 800b960:	230c      	movs	r3, #12
 800b962:	603b      	str	r3, [r7, #0]
 800b964:	e7ee      	b.n	800b944 <__sfp+0x60>
 800b966:	bf00      	nop
 800b968:	0800bf68 	.word	0x0800bf68
 800b96c:	ffff0001 	.word	0xffff0001

0800b970 <_fwalk_reent>:
 800b970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b974:	4606      	mov	r6, r0
 800b976:	4688      	mov	r8, r1
 800b978:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b97c:	2700      	movs	r7, #0
 800b97e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b982:	f1b9 0901 	subs.w	r9, r9, #1
 800b986:	d505      	bpl.n	800b994 <_fwalk_reent+0x24>
 800b988:	6824      	ldr	r4, [r4, #0]
 800b98a:	2c00      	cmp	r4, #0
 800b98c:	d1f7      	bne.n	800b97e <_fwalk_reent+0xe>
 800b98e:	4638      	mov	r0, r7
 800b990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b994:	89ab      	ldrh	r3, [r5, #12]
 800b996:	2b01      	cmp	r3, #1
 800b998:	d907      	bls.n	800b9aa <_fwalk_reent+0x3a>
 800b99a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b99e:	3301      	adds	r3, #1
 800b9a0:	d003      	beq.n	800b9aa <_fwalk_reent+0x3a>
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	4630      	mov	r0, r6
 800b9a6:	47c0      	blx	r8
 800b9a8:	4307      	orrs	r7, r0
 800b9aa:	3568      	adds	r5, #104	; 0x68
 800b9ac:	e7e9      	b.n	800b982 <_fwalk_reent+0x12>

0800b9ae <__retarget_lock_init_recursive>:
 800b9ae:	4770      	bx	lr

0800b9b0 <__retarget_lock_acquire_recursive>:
 800b9b0:	4770      	bx	lr

0800b9b2 <__retarget_lock_release_recursive>:
 800b9b2:	4770      	bx	lr

0800b9b4 <__swhatbuf_r>:
 800b9b4:	b570      	push	{r4, r5, r6, lr}
 800b9b6:	460e      	mov	r6, r1
 800b9b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9bc:	2900      	cmp	r1, #0
 800b9be:	b096      	sub	sp, #88	; 0x58
 800b9c0:	4614      	mov	r4, r2
 800b9c2:	461d      	mov	r5, r3
 800b9c4:	da07      	bge.n	800b9d6 <__swhatbuf_r+0x22>
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	602b      	str	r3, [r5, #0]
 800b9ca:	89b3      	ldrh	r3, [r6, #12]
 800b9cc:	061a      	lsls	r2, r3, #24
 800b9ce:	d410      	bmi.n	800b9f2 <__swhatbuf_r+0x3e>
 800b9d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9d4:	e00e      	b.n	800b9f4 <__swhatbuf_r+0x40>
 800b9d6:	466a      	mov	r2, sp
 800b9d8:	f000 f902 	bl	800bbe0 <_fstat_r>
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	dbf2      	blt.n	800b9c6 <__swhatbuf_r+0x12>
 800b9e0:	9a01      	ldr	r2, [sp, #4]
 800b9e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b9e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b9ea:	425a      	negs	r2, r3
 800b9ec:	415a      	adcs	r2, r3
 800b9ee:	602a      	str	r2, [r5, #0]
 800b9f0:	e7ee      	b.n	800b9d0 <__swhatbuf_r+0x1c>
 800b9f2:	2340      	movs	r3, #64	; 0x40
 800b9f4:	2000      	movs	r0, #0
 800b9f6:	6023      	str	r3, [r4, #0]
 800b9f8:	b016      	add	sp, #88	; 0x58
 800b9fa:	bd70      	pop	{r4, r5, r6, pc}

0800b9fc <__smakebuf_r>:
 800b9fc:	898b      	ldrh	r3, [r1, #12]
 800b9fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba00:	079d      	lsls	r5, r3, #30
 800ba02:	4606      	mov	r6, r0
 800ba04:	460c      	mov	r4, r1
 800ba06:	d507      	bpl.n	800ba18 <__smakebuf_r+0x1c>
 800ba08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba0c:	6023      	str	r3, [r4, #0]
 800ba0e:	6123      	str	r3, [r4, #16]
 800ba10:	2301      	movs	r3, #1
 800ba12:	6163      	str	r3, [r4, #20]
 800ba14:	b002      	add	sp, #8
 800ba16:	bd70      	pop	{r4, r5, r6, pc}
 800ba18:	ab01      	add	r3, sp, #4
 800ba1a:	466a      	mov	r2, sp
 800ba1c:	f7ff ffca 	bl	800b9b4 <__swhatbuf_r>
 800ba20:	9900      	ldr	r1, [sp, #0]
 800ba22:	4605      	mov	r5, r0
 800ba24:	4630      	mov	r0, r6
 800ba26:	f7ff f987 	bl	800ad38 <_malloc_r>
 800ba2a:	b948      	cbnz	r0, 800ba40 <__smakebuf_r+0x44>
 800ba2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba30:	059a      	lsls	r2, r3, #22
 800ba32:	d4ef      	bmi.n	800ba14 <__smakebuf_r+0x18>
 800ba34:	f023 0303 	bic.w	r3, r3, #3
 800ba38:	f043 0302 	orr.w	r3, r3, #2
 800ba3c:	81a3      	strh	r3, [r4, #12]
 800ba3e:	e7e3      	b.n	800ba08 <__smakebuf_r+0xc>
 800ba40:	4b0d      	ldr	r3, [pc, #52]	; (800ba78 <__smakebuf_r+0x7c>)
 800ba42:	62b3      	str	r3, [r6, #40]	; 0x28
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	6020      	str	r0, [r4, #0]
 800ba48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba4c:	81a3      	strh	r3, [r4, #12]
 800ba4e:	9b00      	ldr	r3, [sp, #0]
 800ba50:	6163      	str	r3, [r4, #20]
 800ba52:	9b01      	ldr	r3, [sp, #4]
 800ba54:	6120      	str	r0, [r4, #16]
 800ba56:	b15b      	cbz	r3, 800ba70 <__smakebuf_r+0x74>
 800ba58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	f000 f8d1 	bl	800bc04 <_isatty_r>
 800ba62:	b128      	cbz	r0, 800ba70 <__smakebuf_r+0x74>
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	f023 0303 	bic.w	r3, r3, #3
 800ba6a:	f043 0301 	orr.w	r3, r3, #1
 800ba6e:	81a3      	strh	r3, [r4, #12]
 800ba70:	89a0      	ldrh	r0, [r4, #12]
 800ba72:	4305      	orrs	r5, r0
 800ba74:	81a5      	strh	r5, [r4, #12]
 800ba76:	e7cd      	b.n	800ba14 <__smakebuf_r+0x18>
 800ba78:	0800b80d 	.word	0x0800b80d

0800ba7c <_malloc_usable_size_r>:
 800ba7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba80:	1f18      	subs	r0, r3, #4
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	bfbc      	itt	lt
 800ba86:	580b      	ldrlt	r3, [r1, r0]
 800ba88:	18c0      	addlt	r0, r0, r3
 800ba8a:	4770      	bx	lr

0800ba8c <_raise_r>:
 800ba8c:	291f      	cmp	r1, #31
 800ba8e:	b538      	push	{r3, r4, r5, lr}
 800ba90:	4604      	mov	r4, r0
 800ba92:	460d      	mov	r5, r1
 800ba94:	d904      	bls.n	800baa0 <_raise_r+0x14>
 800ba96:	2316      	movs	r3, #22
 800ba98:	6003      	str	r3, [r0, #0]
 800ba9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba9e:	bd38      	pop	{r3, r4, r5, pc}
 800baa0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800baa2:	b112      	cbz	r2, 800baaa <_raise_r+0x1e>
 800baa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800baa8:	b94b      	cbnz	r3, 800babe <_raise_r+0x32>
 800baaa:	4620      	mov	r0, r4
 800baac:	f000 f830 	bl	800bb10 <_getpid_r>
 800bab0:	462a      	mov	r2, r5
 800bab2:	4601      	mov	r1, r0
 800bab4:	4620      	mov	r0, r4
 800bab6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800baba:	f000 b817 	b.w	800baec <_kill_r>
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d00a      	beq.n	800bad8 <_raise_r+0x4c>
 800bac2:	1c59      	adds	r1, r3, #1
 800bac4:	d103      	bne.n	800bace <_raise_r+0x42>
 800bac6:	2316      	movs	r3, #22
 800bac8:	6003      	str	r3, [r0, #0]
 800baca:	2001      	movs	r0, #1
 800bacc:	e7e7      	b.n	800ba9e <_raise_r+0x12>
 800bace:	2400      	movs	r4, #0
 800bad0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bad4:	4628      	mov	r0, r5
 800bad6:	4798      	blx	r3
 800bad8:	2000      	movs	r0, #0
 800bada:	e7e0      	b.n	800ba9e <_raise_r+0x12>

0800badc <raise>:
 800badc:	4b02      	ldr	r3, [pc, #8]	; (800bae8 <raise+0xc>)
 800bade:	4601      	mov	r1, r0
 800bae0:	6818      	ldr	r0, [r3, #0]
 800bae2:	f7ff bfd3 	b.w	800ba8c <_raise_r>
 800bae6:	bf00      	nop
 800bae8:	20000034 	.word	0x20000034

0800baec <_kill_r>:
 800baec:	b538      	push	{r3, r4, r5, lr}
 800baee:	4d07      	ldr	r5, [pc, #28]	; (800bb0c <_kill_r+0x20>)
 800baf0:	2300      	movs	r3, #0
 800baf2:	4604      	mov	r4, r0
 800baf4:	4608      	mov	r0, r1
 800baf6:	4611      	mov	r1, r2
 800baf8:	602b      	str	r3, [r5, #0]
 800bafa:	f7f7 f82f 	bl	8002b5c <_kill>
 800bafe:	1c43      	adds	r3, r0, #1
 800bb00:	d102      	bne.n	800bb08 <_kill_r+0x1c>
 800bb02:	682b      	ldr	r3, [r5, #0]
 800bb04:	b103      	cbz	r3, 800bb08 <_kill_r+0x1c>
 800bb06:	6023      	str	r3, [r4, #0]
 800bb08:	bd38      	pop	{r3, r4, r5, pc}
 800bb0a:	bf00      	nop
 800bb0c:	20000cec 	.word	0x20000cec

0800bb10 <_getpid_r>:
 800bb10:	f7f7 b81c 	b.w	8002b4c <_getpid>

0800bb14 <__sread>:
 800bb14:	b510      	push	{r4, lr}
 800bb16:	460c      	mov	r4, r1
 800bb18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb1c:	f000 f894 	bl	800bc48 <_read_r>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	bfab      	itete	ge
 800bb24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb26:	89a3      	ldrhlt	r3, [r4, #12]
 800bb28:	181b      	addge	r3, r3, r0
 800bb2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb2e:	bfac      	ite	ge
 800bb30:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb32:	81a3      	strhlt	r3, [r4, #12]
 800bb34:	bd10      	pop	{r4, pc}

0800bb36 <__swrite>:
 800bb36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3a:	461f      	mov	r7, r3
 800bb3c:	898b      	ldrh	r3, [r1, #12]
 800bb3e:	05db      	lsls	r3, r3, #23
 800bb40:	4605      	mov	r5, r0
 800bb42:	460c      	mov	r4, r1
 800bb44:	4616      	mov	r6, r2
 800bb46:	d505      	bpl.n	800bb54 <__swrite+0x1e>
 800bb48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb4c:	2302      	movs	r3, #2
 800bb4e:	2200      	movs	r2, #0
 800bb50:	f000 f868 	bl	800bc24 <_lseek_r>
 800bb54:	89a3      	ldrh	r3, [r4, #12]
 800bb56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb5e:	81a3      	strh	r3, [r4, #12]
 800bb60:	4632      	mov	r2, r6
 800bb62:	463b      	mov	r3, r7
 800bb64:	4628      	mov	r0, r5
 800bb66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb6a:	f000 b817 	b.w	800bb9c <_write_r>

0800bb6e <__sseek>:
 800bb6e:	b510      	push	{r4, lr}
 800bb70:	460c      	mov	r4, r1
 800bb72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb76:	f000 f855 	bl	800bc24 <_lseek_r>
 800bb7a:	1c43      	adds	r3, r0, #1
 800bb7c:	89a3      	ldrh	r3, [r4, #12]
 800bb7e:	bf15      	itete	ne
 800bb80:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb8a:	81a3      	strheq	r3, [r4, #12]
 800bb8c:	bf18      	it	ne
 800bb8e:	81a3      	strhne	r3, [r4, #12]
 800bb90:	bd10      	pop	{r4, pc}

0800bb92 <__sclose>:
 800bb92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb96:	f000 b813 	b.w	800bbc0 <_close_r>
	...

0800bb9c <_write_r>:
 800bb9c:	b538      	push	{r3, r4, r5, lr}
 800bb9e:	4d07      	ldr	r5, [pc, #28]	; (800bbbc <_write_r+0x20>)
 800bba0:	4604      	mov	r4, r0
 800bba2:	4608      	mov	r0, r1
 800bba4:	4611      	mov	r1, r2
 800bba6:	2200      	movs	r2, #0
 800bba8:	602a      	str	r2, [r5, #0]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	f7f7 f80d 	bl	8002bca <_write>
 800bbb0:	1c43      	adds	r3, r0, #1
 800bbb2:	d102      	bne.n	800bbba <_write_r+0x1e>
 800bbb4:	682b      	ldr	r3, [r5, #0]
 800bbb6:	b103      	cbz	r3, 800bbba <_write_r+0x1e>
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	bd38      	pop	{r3, r4, r5, pc}
 800bbbc:	20000cec 	.word	0x20000cec

0800bbc0 <_close_r>:
 800bbc0:	b538      	push	{r3, r4, r5, lr}
 800bbc2:	4d06      	ldr	r5, [pc, #24]	; (800bbdc <_close_r+0x1c>)
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	4604      	mov	r4, r0
 800bbc8:	4608      	mov	r0, r1
 800bbca:	602b      	str	r3, [r5, #0]
 800bbcc:	f7f7 f819 	bl	8002c02 <_close>
 800bbd0:	1c43      	adds	r3, r0, #1
 800bbd2:	d102      	bne.n	800bbda <_close_r+0x1a>
 800bbd4:	682b      	ldr	r3, [r5, #0]
 800bbd6:	b103      	cbz	r3, 800bbda <_close_r+0x1a>
 800bbd8:	6023      	str	r3, [r4, #0]
 800bbda:	bd38      	pop	{r3, r4, r5, pc}
 800bbdc:	20000cec 	.word	0x20000cec

0800bbe0 <_fstat_r>:
 800bbe0:	b538      	push	{r3, r4, r5, lr}
 800bbe2:	4d07      	ldr	r5, [pc, #28]	; (800bc00 <_fstat_r+0x20>)
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	4604      	mov	r4, r0
 800bbe8:	4608      	mov	r0, r1
 800bbea:	4611      	mov	r1, r2
 800bbec:	602b      	str	r3, [r5, #0]
 800bbee:	f7f7 f814 	bl	8002c1a <_fstat>
 800bbf2:	1c43      	adds	r3, r0, #1
 800bbf4:	d102      	bne.n	800bbfc <_fstat_r+0x1c>
 800bbf6:	682b      	ldr	r3, [r5, #0]
 800bbf8:	b103      	cbz	r3, 800bbfc <_fstat_r+0x1c>
 800bbfa:	6023      	str	r3, [r4, #0]
 800bbfc:	bd38      	pop	{r3, r4, r5, pc}
 800bbfe:	bf00      	nop
 800bc00:	20000cec 	.word	0x20000cec

0800bc04 <_isatty_r>:
 800bc04:	b538      	push	{r3, r4, r5, lr}
 800bc06:	4d06      	ldr	r5, [pc, #24]	; (800bc20 <_isatty_r+0x1c>)
 800bc08:	2300      	movs	r3, #0
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	4608      	mov	r0, r1
 800bc0e:	602b      	str	r3, [r5, #0]
 800bc10:	f7f7 f813 	bl	8002c3a <_isatty>
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d102      	bne.n	800bc1e <_isatty_r+0x1a>
 800bc18:	682b      	ldr	r3, [r5, #0]
 800bc1a:	b103      	cbz	r3, 800bc1e <_isatty_r+0x1a>
 800bc1c:	6023      	str	r3, [r4, #0]
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
 800bc20:	20000cec 	.word	0x20000cec

0800bc24 <_lseek_r>:
 800bc24:	b538      	push	{r3, r4, r5, lr}
 800bc26:	4d07      	ldr	r5, [pc, #28]	; (800bc44 <_lseek_r+0x20>)
 800bc28:	4604      	mov	r4, r0
 800bc2a:	4608      	mov	r0, r1
 800bc2c:	4611      	mov	r1, r2
 800bc2e:	2200      	movs	r2, #0
 800bc30:	602a      	str	r2, [r5, #0]
 800bc32:	461a      	mov	r2, r3
 800bc34:	f7f7 f80c 	bl	8002c50 <_lseek>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d102      	bne.n	800bc42 <_lseek_r+0x1e>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	b103      	cbz	r3, 800bc42 <_lseek_r+0x1e>
 800bc40:	6023      	str	r3, [r4, #0]
 800bc42:	bd38      	pop	{r3, r4, r5, pc}
 800bc44:	20000cec 	.word	0x20000cec

0800bc48 <_read_r>:
 800bc48:	b538      	push	{r3, r4, r5, lr}
 800bc4a:	4d07      	ldr	r5, [pc, #28]	; (800bc68 <_read_r+0x20>)
 800bc4c:	4604      	mov	r4, r0
 800bc4e:	4608      	mov	r0, r1
 800bc50:	4611      	mov	r1, r2
 800bc52:	2200      	movs	r2, #0
 800bc54:	602a      	str	r2, [r5, #0]
 800bc56:	461a      	mov	r2, r3
 800bc58:	f7f6 ff9a 	bl	8002b90 <_read>
 800bc5c:	1c43      	adds	r3, r0, #1
 800bc5e:	d102      	bne.n	800bc66 <_read_r+0x1e>
 800bc60:	682b      	ldr	r3, [r5, #0]
 800bc62:	b103      	cbz	r3, 800bc66 <_read_r+0x1e>
 800bc64:	6023      	str	r3, [r4, #0]
 800bc66:	bd38      	pop	{r3, r4, r5, pc}
 800bc68:	20000cec 	.word	0x20000cec

0800bc6c <_init>:
 800bc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc6e:	bf00      	nop
 800bc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc72:	bc08      	pop	{r3}
 800bc74:	469e      	mov	lr, r3
 800bc76:	4770      	bx	lr

0800bc78 <_fini>:
 800bc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc7a:	bf00      	nop
 800bc7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc7e:	bc08      	pop	{r3}
 800bc80:	469e      	mov	lr, r3
 800bc82:	4770      	bx	lr
