# pico-gs Development Guidelines

## Key Rules

- `./build.sh --check` must pass after every change (Verilator lint, cargo fmt, cargo check, cargo clippy).
- Minimize blast radius: only change code directly related to the current task. If you notice problems in other areas, mention them but don't fix them without approval.
- `ARCHITECTURE.md` is the authoritative high-level GPU architecture document.
- `pipeline/pipeline.yaml` is the authoritative pipeline microarchitecture — hardware units, FPGA resource budgets, and cycle schedules.
  When adding or modifying pipeline units, update `pipeline.yaml` first; resource budgets must pass `python3 pipeline/validate.py` before synthesis.
- The digital twin crates under `components/*/twin/` and `integration/gs-twin/` are the authoritative detailed design for the pico-gpu and are intended as a bit accurate transactional model of the GPU's behaviour to be used as referent when implementing and verifying the RTL.
- Every pipeline-stage `.sv` module must have a corresponding digital twin `.rs` struct in the component's `twin/` crate, and a Verilator testbench that verifies RTL output matches the twin's output via shared `.hex` stimulus files.
  Exclusions: `components/core/` (PLL, reset) and `components/utils/` (FIFOs) are physical primitives exempt from this rule.
- `components/registers/rdl/gpu_regs.rdl` is the authoritative GPU register definition; generated output from `components/registers/scripts/generate.sh` is what code must reference for register values and constants.
- All code follows its respective style guide:
  - SystemVerilog: `.claude/skills/claude-skill-verilog/SKILL.md`
  - Rust: `.claude/skills/claude-skill-rust/SKILL.md`
  - C++: `.claude/skills/claude-skill-cpp/SKILL.md`
- ICEpi Zero board documentation lives in `external/icepi-zero/`; always consult this directory before searching the web.
- Keep code comments local: describe what *this* code does and why, not the implementation status of other components. Cross-component relationships and RTL vs DT implementation status belong in specs and architecture docs, not in source comments.

## Project Structure

```text
pico-gs/
├── components/                # Component-centric layout (RTL + twin per component)
│   ├── rasterizer/            # Triangle setup + iteration
│   │   ├── rtl/
│   │   │   ├── src/           # SystemVerilog RTL (rasterizer.sv, raster_*.sv)
│   │   │   └── tests/         # Verilator testbenches
│   │   └── twin/              # gs-rasterizer Rust crate
│   ├── stipple/               # Stipple test
│   ├── early-z/               # Early depth test
│   ├── texture/               # Texture sampling + decoding
│   │   ├── rtl/
│   │   │   ├── src/           # Assembly module (texture_sampler.sv)
│   │   │   └── tests/         # Verilator testbenches
│   │   ├── detail/            # Subunit implementations (RTL + twin per subunit)
│   │   │   ├── uv-coord/rtl/src/     # UNIT-011.01: UV coordinate processing
│   │   │   ├── bilinear-filter/       # UNIT-011.02: Bilinear/trilinear filter
│   │   │   │   ├── rtl/src/          # SystemVerilog RTL
│   │   │   │   └── twin/             # gs-tex-bilinear-filter Rust crate
│   │   │   ├── l1-cache/             # UNIT-011.03: L1 decompressed cache
│   │   │   │   ├── rtl/src/          # SystemVerilog RTL
│   │   │   │   └── twin/             # gs-tex-l1-cache Rust crate
│   │   │   ├── block-decoder/        # UNIT-011.04: Block decompressor + fetcher
│   │   │   │   ├── rtl/src/          # SystemVerilog RTL
│   │   │   │   └── twin/             # gs-tex-block-decoder Rust crate
│   │   │   └── l2-cache/             # UNIT-011.05: L2 compressed cache
│   │   │       ├── rtl/src/          # SystemVerilog RTL
│   │   │       └── twin/             # gs-tex-l2-cache Rust crate
│   │   └── twin/              # gs-texture facade crate (tex_sample.rs + re-exports)
│   ├── color-combiner/        # Two-stage color combiner
│   ├── alpha-blend/           # Alpha blending
│   ├── dither/                # Ordered dithering
│   ├── pixel-write/           # Framebuffer write (pixel_pipeline, fb_promote)
│   ├── memory/                # SDRAM + SRAM controllers
│   ├── display/               # Scan-out / DVI output
│   ├── spi/                   # SPI transport + register file
│   ├── registers/             # GPU register interface (single source of truth)
│   │   ├── rdl/gpu_regs.rdl   # SystemRDL register definitions
│   │   ├── twin/              # gpu-registers Rust crate (no_std)
│   │   ├── generated/         # PeakRDL output (SV package + register file)
│   │   └── scripts/generate.sh
│   ├── core/                  # PLL, reset (RTL only — excluded from twin requirement)
│   └── utils/                 # FIFOs (RTL only — excluded from twin requirement)
├── shared/
│   ├── fp_types_pkg.sv        # Shared RTL type package
│   └── gs-twin-core/          # Shared Rust foundation crate (types, math, hex_parser)
├── integration/
│   ├── gpu_top.sv             # Top-level RTL module
│   ├── Makefile               # Integration build + golden tests
│   ├── verilator.f            # Shared Verilator flags
│   ├── harness/               # C++ Verilator test harness
│   ├── golden/                # Approved golden images
│   ├── scripts/               # Hex test scripts + Python generators
│   ├── sim/                   # Interactive simulator
│   ├── gs-twin/               # Pipeline orchestrator crate (depends on all component twins)
│   └── gs-twin-cli/           # CLI: render golden references, diff vs Verilator
├── crates/
│   ├── qfixed/                # Fixed-point math library
│   ├── bits/                  # Compile-time width-checked bit vector type
│   ├── ecp5-model/            # Cycle-accurate ECP5 primitive models (DP16KD, MULT18X18D)
│   ├── sdram-model/           # Cycle-accurate SDRAM chip model (W9825G6KH)
│   └── pico-gs-emulator/      # Cycle-accurate GPU emulator
├── constraints/               # FPGA constraints
├── doc/                       # Syskit specifications
│   ├── requirements/          # REQ-NNN documents
│   ├── interfaces/            # INT-NNN documents
│   ├── design/                # UNIT-NNN documents
│   ├── verification/          # VER-NNN documents
│   └── reports/               # Technical reports
├── external/
│   └── icepi-zero/            # Board documentation (git submodule)
├── pipeline/
│   ├── pipeline.yaml          # Authoritative pipeline microarchitecture (units, resources, schedules)
│   ├── validate.py            # Resource budget + connectivity validation
│   └── gen_diagrams.py        # D2 diagram + summary generation
├── ARCHITECTURE.md            # Authoritative GPU architecture document
├── build.sh                   # Unified build script
└── Cargo.toml                 # Workspace root
```

## Digital Twin (gs-twin)

The digital twin crates are the **authoritative detailed design** for the GPU's rasterizer and pixel pipeline.
Each component's `twin/` crate owns the bit-accurate algorithm for that pipeline stage.
The orchestrator (`integration/gs-twin/`) chains all stages and hosts the `Gpu` struct.
Shared types live in `shared/gs-twin-core/`.
It is a bit-accurate, transaction-level Rust model — not cycle-accurate (Verilator owns that role).

### When to consult gs-twin

- **Before implementing or modifying pixel pipeline SystemVerilog**, read the corresponding component's twin crate first to understand the expected bit-accurate behavior.
- **When debugging RTL mismatches**, gs-twin output is the "expected" result — the RTL must match it exactly at the RGB565 pixel level.
- **When adding new pipeline features**, implement in the component twin crate first, verify with golden image tests, then implement the RTL to match.

### Module mapping (twin crate → RTL)

| Twin crate / module | RTL module(s) | Pipeline stage |
|----------------------|---------------|----------------|
| `gs-rasterizer` (`rasterize.rs`, `recip.rs`) | `rasterizer.sv`, `raster_recip_area.sv`, `raster_deriv.sv`, `raster_edge_walk.sv` | Triangle setup + iteration |
| `gs-stipple` | `stipple.sv` | Stipple test |
| `gs-early-z` | `early_z.sv` | Early depth test |
| `gs-texture` (`tex_sample.rs`) | `texture_sampler.sv` (assembly) | Texture sampling facade |
| `gs-tex-l1-cache` | `detail/l1-cache/rtl/` | L1 decoded texture cache |
| `gs-tex-l2-cache` | `detail/l2-cache/rtl/` | L2 compressed texture cache |
| `gs-tex-block-decoder` (`tex_decode.rs`, `tex_fetch.rs`) | `detail/block-decoder/rtl/` | Block decompressor + fetcher |
| `gs-tex-bilinear-filter` | `detail/bilinear-filter/rtl/` | Bilinear/trilinear filter |
| `gs-color-combiner` | `color_combiner.sv` | Color combiner |
| `gs-alpha-blend` | `alpha_blend.sv` | Alpha blending |
| `gs-dither` | `dither.sv` | Ordered dithering |
| `gs-pixel-write` | `pixel_pipeline.sv`, `fb_promote.sv` | Framebuffer write |
| `gs-spi` (`reg.rs`) | `register_file.sv` | Register decode |
| `gs-memory` | `sram_arbiter.sv` (INT-011 tiled layout) | Memory model |

### Verification workflow

- `cargo test -p gs-twin` — runs golden image tests (exact RGB565 match)
- `cargo run -p gs-twin-cli -- render` — generates reference PNGs
- Same `.hex` scripts in `integration/scripts/` feed both gs-twin and Verilator testbenches
- Any pixel mismatch = real bug in RTL (not floating-point divergence)
- Full workflow: `./build.sh --dt-only`

### Component-level verification

Each pipeline component's Verilator testbench must verify RTL output against the digital twin:

1. **Shared stimulus:** Both twin and RTL testbench consume identical `.hex` stimulus files from `components/<name>/rtl/tests/`.
2. **Expected output:** The twin crate generates expected output (register values, pixel data, or signal traces) from the stimulus.
3. **RTL comparison:** The Verilator testbench runs the same stimulus through the RTL and compares outputs against the twin's expected results.
4. **Bit-exact match:** Any divergence between RTL and twin output is a bug — fix the RTL to match the twin (or update the twin if the algorithm specification changed).

This is in addition to the integration-level golden image tests in `integration/`.

### Scope boundaries

- **gs-twin owns:** rasterization algorithms, pixel pipeline math, fixed-point formats, memory addressing
- **gs-twin does NOT model:** scan-out/display (UNIT-008), cycle-level timing, SPI transport
- **Excluded from twin requirement:** `components/core/` (PLL, reset_sync) and `components/utils/` (async_fifo, sync_fifo) — these are physical/synthesis primitives with no algorithmic behavior to model.
- **syskit UNIT docs** for algorithmic pipeline modules are thin pointers to gs-twin source

## Pipeline Model

`pipeline/pipeline.yaml` is the **authoritative pipeline microarchitecture** definition.
It captures what the digital twin and ARCHITECTURE.md do not: hardware unit boundaries, FPGA resource costs (DSP/EBR/LUT4), and cycle-level scheduling.

### What it defines

- **Units** — every physical hardware block with its pipeline assignment, resource costs, internal stages, implementation status, and RTL/twin cross-references.
- **Schedules** — how units are invoked across clock cycles for each pipeline mode (single texture, dual texture, alpha blend).
  Shows time-multiplexing (e.g., one texture sampler used twice for dual-tex) and resource sharing (e.g., one color combiner used for both CC stages).
- **Resource budgets** — device limits (ECP5-25K) and project budgets for DSP and EBR.

### Authoritative scope

| Aspect                                 | Authoritative source                    |
| -------------------------------------- | --------------------------------------- |
| High-level architecture, block diagram | `ARCHITECTURE.md`                       |
| Pipeline units, resources, schedules   | `pipeline/pipeline.yaml`                |
| Bit-accurate algorithms per stage      | Digital twin (`components/*/twin/`)     |
| Register map                           | `components/registers/rdl/gpu_regs.rdl` |

### When to update pipeline.yaml

- **Adding a new pipeline unit** — add the unit definition before implementing RTL.
- **Changing resource allocation** — update DSP/EBR/LUT4 estimates and verify budgets pass.
- **Adding a new pipeline mode** — add a schedule with groups and cycle arrows.
- **After synthesis** — reconcile estimated resources against actual synthesis reports.

### Pipeline commands

```bash
./build.sh --pipeline          # Validate + generate diagrams (D2 → SVG + PNG)
python3 pipeline/validate.py   # Budget validation only
python3 pipeline/gen_diagrams.py --no-render  # Generate .d2 files without rendering
```

Output goes to `build/pipeline/` (dataflow diagram + per-schedule cycle maps).

## Commands

# Build entire project (FPGA + digital twin + tests)
./build.sh

# Quick lint check (Verilator lint, cargo fmt/check/clippy)
./build.sh --check

# Build specific components
./build.sh --fpga-only
./build.sh --dt-only
./build.sh --test-only
./build.sh --pipeline

# FPGA-specific builds
cd integration && make bitstream
cd integration && make synth

# Digital twin build and test
cargo test -p gs-twin

## Rust Code Style

- Follow standard Rust conventions and idioms; use `rustfmt` for formatting
- Prefer modern `module_name.rs` file style over `mod.rs` (Rust 2018+)
- All public items require `///` doc comments (modules use `//!`); functions need `# Arguments`, `# Returns`, `# Errors` sections
- Document constants with purpose and spec reference where applicable
- Blank lines between module-level items, between doc-commented struct fields, and after `use` blocks
- Avoid `.unwrap()` / `.expect()` in production code; use `Result<T, E>` + `?` operator
- Libraries: `thiserror` for error types; applications: `anyhow` (std crates only; no_std uses custom enums)
- Logging: `defmt` for no_std/embedded, `log` crate for std; avoid `println!`/`eprintln!`
- Add dependencies with `default-features = false`, explicitly enable only needed features
- Crate-level lints: `#![deny(unsafe_code)]`, clippy pedantic + `missing_docs` gated on release builds via `cfg_attr`

### Build Verification (Rust)

After changes: `cargo fmt` → `cargo clippy -- -D warnings` → `cargo test` → `cargo build --release`

## SystemVerilog Code Style

- All `.sv` files MUST follow `.claude/skills/claude-skill-verilog/SKILL.md`.
- Lint with `verilator --lint-only -Wall`; fix all warnings, do not suppress with pragmas.
- Before modifying pixel pipeline RTL, read the corresponding component's `twin/` crate to understand the expected bit-accurate behavior.
  The Rust twin is the authoritative algorithm spec; the RTL must produce identical results.

## C++ Code Style

When writing or modifying C++ code (`.cpp`, `.hpp`), follow `.claude/skills/claude-skill-cpp/SKILL.md`.
Target **C++20** (`-std=c++20`).

## Markdown Style

- Use semantic line breaks: start each sentence on its own line.
  Adjacent lines render as a single paragraph in HTML, but one-sentence-per-line produces cleaner diffs and easier code review.

## Fixed-Point Notation

All fixed-point values use TI-style Q notation:
- `Qm.n` — signed: m integer bits (including sign bit), n fractional bits, total width = m + n bits.
- `UQm.n` — unsigned: m integer bits, n fractional bits, total width = m + n bits.

Examples:
- `Q2.2` is a signed 4-bit value with resolution 2⁻² (1/4), range −2.0 to +1.75.
- `UQ2.2` is an unsigned 4-bit value with resolution 2⁻² (1/4), range 0.0 to +3.75.

Apply this notation consistently in documentation, code comments, and specifications.
When sign/unsigned is ambiguous, always use the explicit `Q` or `UQ` prefix.

## ICEpi Zero Board Documentation

The ICEpi Zero v1.3 board documentation lives locally at `external/icepi-zero/`.
**Always consult this directory before searching the web for ICEpi Zero pinouts, schematics, or constraints.**

Key files:
- `external/icepi-zero/firmware/v1.3/icepi-zero-v1_3.lpf` — Official v1.3 pin constraints (canonical source of truth for all ball assignments)
- `external/icepi-zero/hardware/v1.3/` — KiCad schematics and PCB files
- `external/icepi-zero/documentation/manual.pdf` — Board manual

The board uses an **ECP5-25K in CABGA256** package.
All valid ball coordinates use columns A–T (no column >16 for rows; columns are letters A–T and rows are numbers 1–16).
Pins like B19, A18, A19, C19, D19, E19 do **not** exist in CABGA256 and must not be used.

GPIO header pins available for SPI from an external MCU (from the official LPF):

| Signal       | Ball | Header pin # | Notes                  |
|--------------|------|--------------|------------------------|
| pi_miso      | J1   | 21           | gpio[9]                |
| pi_mosi      | L2   | 19           | gpio[10]               |
| pi_sclk      | G2   | 23           | gpio[11]               |
| pi_ce0       | H2   | 24           | gpio[8]                |
| pi_nirq      | J2   | 22           | gpio[25] (IRQ/flow ctrl)|
| pi_rx (UART) | N1   | 10           | gpio[15]               |
| pi_tx (UART) | P1   | 8            | gpio[14]               |

All GPIO header balls (gpio[0]–gpio[27]) use LVCMOS33 at 3.3 V.

## Register Interface

The register interface (`components/registers/`) is the single source of truth for the GPU register map.
INT-010 through INT-014 live in `doc/interfaces/` alongside all other interface specs, but are **NOT managed by syskit** — do not use syskit workflows to modify them.

- **SystemRDL source:** `components/registers/rdl/gpu_regs.rdl` — canonical machine-readable definition
- **Rust crate:** `components/registers/twin/src/lib.rs` (`gpu-registers`, `no_std`) — hand-maintained flat constants matching the RDL
- **Generated SV:** `components/registers/generated/` — PeakRDL output (package + register file module)
- **Specs:** `doc/interfaces/int_010_*` through `int_014_*` — register interface specifications

Change process:
1. Edit `components/registers/rdl/gpu_regs.rdl` and update `components/registers/twin/src/lib.rs` to match
2. Update the corresponding markdown spec in `doc/interfaces/`
3. Run `components/registers/scripts/generate.sh` to regenerate SV
4. Review the diff in generated files
5. Update consuming code (`register_file.sv`) if register semantics changed

<!-- syskit-start -->
## syskit

This project uses **syskit** for specification-driven development. Specifications in `doc/` define what the system must do, how components interact, and how the design is structured. Implementation follows from specs. When creating new specifications, define interfaces and requirements before design — understand the contracts and constraints before deciding how to build.

### Working with code

- Source files may contain `Spec-ref:` comments linking to design units — **preserve these; never edit the hash manually**.
- Before modifying code, check `doc/design/` for a relevant design unit (`unit_NNN_*.md`) that describes the component's intended behavior.
- After code changes, run `.syskit/scripts/impl-check.sh` to verify spec-to-implementation freshness.
- After spec changes, run `.syskit/scripts/impl-stamp.sh UNIT-NNN` to update Spec-ref hashes in source files.

### Documentation principle

- **Reference, don't reproduce.** Don't duplicate definitions, requirements, or design descriptions — reference the authoritative source instead. For project documents, reference by ID (`REQ-NNN`, `INT-NNN`, `UNIT-NNN`, `VER-NNN`). For external standards, reference by name, version/year, and section number (e.g., "IEEE 802.3-2022 §4.2.1", "RFC 9293 §3.1"). This applies to specification documents and code comments alike.

### Making changes

For non-trivial changes affecting system behavior, use the syskit workflow:

1. `/syskit-impact <change>` — Analyze what specifications are affected
2. `/syskit-propose` — Propose specification updates
3. `/syskit-refine --feedback "<issues>"` — Iterate on proposed changes based on review feedback (optional, repeatable)
4. `/syskit-approve` — Approve changes (works across sessions, enables overnight review)
5. `/syskit-plan` — Break into implementation tasks
6. `/syskit-implement` — Execute with traceability

New to syskit? Run `/syskit-guide` for an interactive walkthrough.

### Reference

- Specifications: `doc/requirements/`, `doc/interfaces/`, `doc/design/`, `doc/verification/`
- Working documents: `.syskit/analysis/`, `.syskit/tasks/`
- Scripts: `.syskit/scripts/`
- Full instructions: `.syskit/AGENTS.md` (read on demand, not auto-loaded)
<!-- syskit-end -->
