
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9012
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1248.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_digit_select' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:59]
INFO: [Synth 8-6155] done synthesizing module 'fnd_digit_select' (2#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:59]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (3#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:90]
INFO: [Synth 8-6157] synthesizing module 'fnd_display' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:105]
INFO: [Synth 8-226] default block is never used [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:118]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd10' should be on the sensitivity list [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd100' should be on the sensitivity list [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:117]
WARNING: [Synth 8-567] referenced signal 'd1000' should be on the sensitivity list [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:117]
INFO: [Synth 8-6155] done synthesizing module 'fnd_display' (4#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:105]
INFO: [Synth 8-6157] synthesizing module 'fnd_anim' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:145]
INFO: [Synth 8-6155] done synthesizing module 'fnd_anim' (5#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:145]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (6#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_btn_debounce' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/my_btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_btn_debounce' (7#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/my_btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/tick_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (8#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/imports/new/tick_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1248.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1248.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/constrs_1/imports/temp/Basys3-Master_orginal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1257.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   READY |                               01 |                               01
                     RUN |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'anim_mode_reg' [D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.srcs/sources_1/new/fsm.v:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	   3 Input   14 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1257.508 ; gain = 8.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.293 ; gain = 101.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    53|
|3     |LUT1   |    29|
|4     |LUT2   |   146|
|5     |LUT3   |    46|
|6     |LUT4   |    52|
|7     |LUT5   |    43|
|8     |LUT6   |   118|
|9     |FDCE   |   145|
|10    |LD     |     1|
|11    |IBUF   |     6|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1351.316 ; gain = 102.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1351.316 ; gain = 93.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1351.316 ; gain = 102.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1363.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 13aa859c
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 29 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1366.855 ; gain = 118.219
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/project1/FPGA/src/08.vending_mashine/08.vending_mashine.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 18:38:49 2025...
