Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 29 18:47:18 2022
| Host         : 9b3282d6ad1d running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file tutorial_wrapper_control_sets_placed.rpt
| Design       : tutorial_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   423 |
| Unused register locations in slices containing registers |   739 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            4 |
|      3 |            3 |
|      4 |           45 |
|      5 |           15 |
|      6 |            7 |
|      7 |           12 |
|      8 |           25 |
|      9 |           10 |
|     10 |           10 |
|     12 |           10 |
|     13 |            7 |
|     14 |           23 |
|     15 |            5 |
|    16+ |          243 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             742 |          266 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |            1143 |          401 |
| Yes          | No                    | No                     |            1226 |          313 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            4408 |         1094 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                       | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                2 |              3 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                4 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                        | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                   |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                         | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                          |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                           | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                  | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                            | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                         | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                          |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                       | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                          | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                          | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                          | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                          | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                             | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                         | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[24][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                        | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0][0]                                                                           | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                       | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                                                            | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                   | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                   | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                   | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                              | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                          | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                            | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                            | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                4 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                           | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                       |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                             | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                       | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | tutorial_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | tutorial_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                 | tutorial_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 | tutorial_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                4 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                        |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/write_addr[6]_i_1_n_0                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                           | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                       |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                       |                1 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                        | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                           |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                          |                                                                                                                                                                                                                                                                               |                2 |              7 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/read_addr0                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                   | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                         | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                      |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                  | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                  |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                  |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                           | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                       | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                          |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                      |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                        |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                        | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                  | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | tutorial_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en               | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                        | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                        |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                    | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                       |                3 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                  |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                  | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                3 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                               |                2 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                             | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                          | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |                6 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                               | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_1[0]                                                                            |                                                                                                                                                                                                                                                                               |                5 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                8 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                      |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                6 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5                                            |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                          | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                5 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf               | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                6 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                               | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                  |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                      | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                     | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                7 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                4 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |                4 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                         | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                     |                4 |             15 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_44                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_47                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_38                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_41                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_17                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_20                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_37                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_40                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[2].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_45                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_48                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_25                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_28                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[1].pe_inst/out_data[15]_i_1__20_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_43                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_46                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_39                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_42                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_4                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_7                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[3].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_24                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_27                                                                                                                                                                                                          |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_23                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_26                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_40                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_43                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_42                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_45                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_41                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_44                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_22                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_25                                                                                                                                                                                                          |                2 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf             |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_50                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_53                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_33                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_36                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_32                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_35                                                                                                                                                                                                          |                4 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                 |                                                                                                                                                                                                                                                                               |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_31                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_34                                                                                                                                                                                                          |                2 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_29                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_32                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_5                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_8                                                                                                                                                                                                           |                5 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_34                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_37                                                                                                                                                                                                          |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_51                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_54                                                                                                                                                                                                          |                3 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_3                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_6                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_52                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_55                                                                                                                                                                                                          |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_30                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_33                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_53                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_56                                                                                                                                                                                                          |                2 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                   | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                   | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_48                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_51                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[1].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[7].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0                                                                                                                                                                                          | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_46                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_49                                                                                                                                                                                                          |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_9                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_12                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_8                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_11                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_47                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_50                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_7                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_10                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_26                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_29                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_49                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_52                                                                                                                                                                                                          |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_36                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_39                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_35                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_38                                                                                                                                                                                                          |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_6                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_9                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_54                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_57                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_27                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_30                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_28                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_31                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_2_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[5].pe_inst/out_data[15]_i_1__45_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[6].pe_inst/out_data[15]_i_1__46_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/p_0_in__12                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[7].pe_inst/out_data[15]_i_1__47_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[1].pe_inst/out_data[15]_i_1__48_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data[15]_i_1__49_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[3].pe_inst/out_data[15]_i_1__50_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[4].pe_inst/out_data[15]_i_1__51_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[5].pe_inst/out_data[15]_i_1__52_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[6].pe_inst/out_data[15]_i_1__53_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/p_0_in__11                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[7].pe_inst/out_data[15]_i_1__54_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_1_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[4].pe_inst/out_data[15]_i_1__44_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][7]_0                                                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_3_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_4_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_5_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                7 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_6_in                                                                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                7 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/p_0_in[0]                                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/p_0_in__10                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[7].pe_inst/out_data[15]_i_1__19_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/p_0_in__9                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[6].pe_inst/out_data[15]_i_1__18_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[5].pe_inst/out_data[15]_i_1__17_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/p_0_in__8                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_21                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_24                                                                                                                                                                                                          |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/p_0_in__14                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[2].pe_inst/out_data[15]_i_1__21_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/out_data[15]_i_1__22_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/out_data[15]_i_1__23_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[5].pe_inst/out_data[15]_i_1__24_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[6].pe_inst/out_data[15]_i_1__25_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                7 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/p_0_in__15                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[7].pe_inst/out_data[15]_i_1__26_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/out_data[15]_i_1__27_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data[15]_i_1__28_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/out_data[15]_i_1__29_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[4].pe_inst/out_data[15]_i_1__30_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[5].pe_inst/out_data[15]_i_1__31_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[6].pe_inst/out_data[15]_i_1__32_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[4].pe_inst/out_data[15]_i_1__16_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[7].pe_inst/out_data[15]_i_1__33_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[1].pe_inst/out_data[15]_i_1__34_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/out_data[15]_i_1__35_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/out_data[15]_i_1__36_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[4].pe_inst/out_data[15]_i_1__37_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[5].pe_inst/out_data[15]_i_1__38_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[6].pe_inst/out_data[15]_i_1__39_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[5].read_ram_B/p_0_in__13                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[7].pe_inst/out_data[15]_i_1__40_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[1].pe_inst/out_data[15]_i_1__41_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[2].pe_inst/out_data[15]_i_1__42_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[3].pe_inst/out_data[15]_i_1__43_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_13                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_16                                                                                                                                                                                                          |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[3].pe_inst/out_data[15]_i_1__15_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/p_35_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/out_data[15]_i_1__3_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/out_data[15]_i_1__2_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[3].pe_inst/out_data[15]_i_1__1_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/p_23_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[2].pe_inst/out_data[15]_i_1__0_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[1].pe_inst/out_data[15]_i_1_n_0                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63                                                                                                                                                                                                           | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_2                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_0                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_3                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_1                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_4                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_10                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_13                                                                                                                                                                                                          |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[5].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/p_43_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_11                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_14                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[4].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_12                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_15                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_14                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_17                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/mem_read_A_inst/genblk1[6].rd_en_bram_reg_reg                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_15                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_18                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_16                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_19                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_18                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_21                                                                                                                                                                                                          |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_19                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_22                                                                                                                                                                                                          |                3 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_2                                                                                                                                                                                                         | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_5                                                                                                                                                                                                           |                6 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/I63_20                                                                                                                                                                                                        | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_23                                                                                                                                                                                                          |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/p_0_in__2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[2].pe_inst/out_data[15]_i_1__14_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[7].read_ram_A/p_0_in__7                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/out_data[15]_i_1__13_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[6].read_ram_A/p_0_in__6                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[7].pe_inst/out_data[15]_i_1__12_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[5].read_ram_A/p_0_in__5                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[6].pe_inst/out_data[15]_i_1__11_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[5].pe_inst/out_data[15]_i_1__10_n_0                                                                                                                                                    | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/p_0_in__4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/p_0_in__3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[6].pe_inst/out_data[15]_i_1__4_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[1].read_ram_A/p_0_in__1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[4].pe_inst/out_data[15]_i_1__9_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/p_41_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                5 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/p_29_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                4 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/out_data[15]_i_1__5_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                2 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data[15]_i_1__6_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[2].pe_inst/out_data[15]_i_1__7_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[3].pe_inst/out_data[15]_i_1__8_n_0                                                                                                                                                     | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/p_17_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[6].write_ram_D/p_11_out                                                                                                                                                                                 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/p_5_out                                                                                                                                                                                  | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/SR[0]                                                                                                                                                                                                      |                3 |             16 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/p_0_in__16                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                7 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             20 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                            | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                     |                7 |             21 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                6 |             21 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             22 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             22 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                6 |             23 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                     | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                4 |             23 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                         |                6 |             23 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/enA[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 | tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[7].pe_inst/out_valid_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             24 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                           | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |                7 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                7 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                               |                4 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                     |                                                                                                                                                                                                                                                                               |                4 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |               11 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                           | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                5 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                           | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |                6 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             30 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg     | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                   |                4 |             30 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                           | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                         |               11 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                   |               12 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                        | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                5 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                 |                6 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                        | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |               10 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               12 |             34 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                         |               12 |             35 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                             |                8 |             35 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                    |                7 |             36 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                      |                8 |             38 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                               |                5 |             39 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                               | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                    |               11 |             39 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                               |                5 |             40 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             40 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               14 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               13 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                  | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                9 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                      | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |               12 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             41 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             42 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                6 |             42 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             42 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                        | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                6 |             43 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             44 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                            |                                                                                                                                                                                                                                                                               |                8 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                             | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                    |               14 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               27 |             54 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                               | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                      |               15 |             56 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                            | tutorial_i/mm_eval/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                      |               12 |             56 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                   | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               14 |             57 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                               | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               14 |             57 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             65 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               21 |             67 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             67 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             67 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             67 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               62 |            131 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 | tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                      |                                                                                                                                                                                                                                                                               |               41 |            194 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               72 |            259 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              133 |            353 |
| ~tutorial_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1                                                                                                                                                                                                           |              226 |            718 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


