{ "Info" "ICPT_EVAL_MODE" "9 Jan 19, 2023 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 9 days remaining (until Jan 19, 2023) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1673342125248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673342125249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673342125250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 16:15:25 2023 " "Processing started: Tue Jan 10 16:15:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673342125250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342125250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap_mod_inv -c wrap_mod_inv " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap_mod_inv -c wrap_mod_inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342125250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673342125521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673342125521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap_mod_inv.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap_mod_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap_mod_inv " "Found entity 1: wrap_mod_inv" {  } { { "wrap_mod_inv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/wrap_mod_inv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_ppn_wrap_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file e_ppn_wrap_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_wrap_add_sub " "Found entity 1: e_ppn_wrap_add_sub" {  } { { "e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_wrap_add_sub.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_ppn_add_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file e_ppn_add_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add_cell " "Found entity 1: e_ppn_add_cell" {  } { { "e_ppn_add_cell.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_add_cell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_ppn_add.v 1 1 " "Found 1 design units, including 1 entities, in source file e_ppn_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add " "Found entity 1: e_ppn_add" {  } { { "e_ppn_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_mod_inv_control.v 1 1 " "Found 1 design units, including 1 entities, in source file e_mod_inv_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv_control " "Found entity 1: e_mod_inv_control" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_mod_inv.v 1 1 " "Found 1 design units, including 1 entities, in source file e_mod_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv " "Found entity 1: e_mod_inv" {  } { { "e_mod_inv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673342130923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign_inv e_mod_inv_control.v(163) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(163): created implicit net for \"sign_inv\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign_invrg e_mod_inv_control.v(163) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(163): created implicit net for \"sign_invrg\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_denta_u e_mod_inv_control.v(165) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(165): created implicit net for \"done_denta_u\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_denta_urg e_mod_inv_control.v(165) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(165): created implicit net for \"done_denta_urg\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_denta_v e_mod_inv_control.v(166) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(166): created implicit net for \"done_denta_v\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_denta_vrg e_mod_inv_control.v(166) " "Verilog HDL Implicit Net warning at e_mod_inv_control.v(166): created implicit net for \"done_denta_vrg\"" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(82) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(82): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(83) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(83): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(84) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(84): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(85) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(85): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(86) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(86): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(87) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(87): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(88) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(88): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(89) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(89): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(90) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(90): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(91) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(91): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(92) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(92): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(93) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(93): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(94) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(94): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(95) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(95): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(96) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(96): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(97) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(97): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rrg e_mod_inv_control.v(208) " "Verilog HDL error at e_mod_inv_control.v(208): object \"rrg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_mod_inv_control.v" 208 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1673342130925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(51) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(51): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_wrap_add_sub.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130930 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(52) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(52): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_wrap_add_sub.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130930 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(53) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(53): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_modinv/e_ppn_wrap_add_sub.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673342130930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673342130985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 16:15:30 2023 " "Processing ended: Tue Jan 10 16:15:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673342130985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673342130985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673342130985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342130985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673342131632 ""}
