INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/14af/xup_dff.srcs/sources_1/new/xup_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/14af/xup_dff.srcs/sources_1/new/xup_dff.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_dff_0_0/sim/debounce_xup_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_dff_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_dff_0_1/sim/debounce_xup_dff_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_dff_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_dff_0_2/sim/debounce_xup_dff_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_dff_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_dff_0_3/sim/debounce_xup_dff_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_dff_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_dff_0_4/sim/debounce_xup_dff_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_dff_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_and2_0_0/sim/debounce_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_and2_0_1/sim/debounce_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_and2_1_0/sim/debounce_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_and2_1_1/sim/debounce_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_inv_0_0/sim/debounce_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_or2_0_0/sim/debounce_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ipshared/3146/xup_nor5.srcs/sources_1/new/xup_nor5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_nor5_0_0/sim/debounce_xup_nor5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_nor5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/ip/debounce_xup_or2_0_1/sim/debounce_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.ip_user_files/bd/debounce/sim/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/debounce/hdl/debounce_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vonehrka/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sim_1/new/debounce_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
