/*
 * Copyright 2018 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mm.dtsi"

/ {
	model = "Embedian SMARC-iMX8MM Computer on Module";
	compatible = "embedian,smarcimx8mm", "fsl,imx8mm";

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		startup-delay-us = <100>;
		off-on-delay-us = <12000>;
	};

        backlight: backlight {
                compatible = "pwm-backlight";
                pwms = <&pwm1 0 1000000 0>;
                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                                     10 11 12 13 14 15 16 17 18 19
                                     20 21 22 23 24 25 26 27 28 29
                                     30 31 32 33 34 35 36 37 38 39
                                     40 41 42 43 44 45 46 47 48 49
                                     50 51 52 53 54 55 56 57 58 59
                                     60 61 62 63 64 65 66 67 68 69
                                     70 71 72 73 74 75 76 77 78 79
                                     80 81 82 83 84 85 86 87 88 89
                                     90 91 92 93 94 95 96 97 98 99
                                    100>;
                default-brightness-level = <80>;
                status = "disabled";
        };
};

&iomuxc {
	pinctrl-names = "default";

	smarc-imx8mm {
		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4		0x41
			>;
		};

		pinctrl_flexspi0: flexspi0grp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK	0x1c4
				MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 	0x84

				MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0 	0x84
				MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1 	0x84
				MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2 	0x84
				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 	0x84
			>;
		};

                pinctrl_pwm1: pwm1grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT    	0x06
                        >;
                };

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL		0x400001c3
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA		0x400001c3
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL		0x400001c3
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA		0x400001c3
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL		0x400001c3
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA		0x400001c3
			>;
		};

                pinctrl_i2c4: i2c4grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL         	0x400001c3
                                MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA         	0x400001c3
                        >;
                };

		pinctrl_i2c1_gpio: i2c1grp-gpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14        0x1c3
				MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15        0x1c3
			>;
		};

		pinctrl_i2c2_gpio: i2c2grp-gpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16        0x1c3
				MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17        0x1c3
			>;
		};

		pinctrl_i2c3_gpio: i2c3grp-gpio {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18        0x1c3
				MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19        0x1c3
			>;
		};

                pinctrl_i2c4_gpio: i2c4grp-gpio {
                        fsl,pins = <
                                MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20      	0x1c3
                                MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21       	0x1c3
                        >;
                };

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3	0x41
			>;
		};

                pinctrl_uart1: uart1grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX     	0x49
                                MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX    	0x49
                                MX8MM_IOMUXC_UART3_TXD_UART1_DCE_RTS_B 	0x49
                                MX8MM_IOMUXC_UART3_RXD_UART1_DCE_CTS_B 	0x49
                        >;
                };

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX	0x49
				MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX	0x49
			>;
		};

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX  		0x49
                                MX8MM_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX  		0x49
                                MX8MM_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B		0x49
                                MX8MM_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B	0x49
                        >;
                };

                pinctrl_uart4: uart4grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX    	0x49
                                MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX    	0x49
                        >;
                };

                pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK              	0x40000190
                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD               	0x1d0
                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6           	0x1d0
                                MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7           	0x1d0
                                MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE         	0x190
                        >;
                };

                pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
                        fsl,pins = <
                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x40000194
                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0x1d4
                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0x1d4
                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0x1d4
                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0x1d4
                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0x1d4
                                MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4             0x1d4
                                MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5             0x1d4
                                MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6             0x1d4
                                MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7             0x1d4
                                MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE           0x194
                        >;
                };

                pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
                        fsl,pins = <
                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x40000196
                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0x1d6
                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0x1d6
                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0x1d6
                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0x1d6
                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0x1d6
                                MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4             0x1d6
                                MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5             0x1d6
                                MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6             0x1d6
                                MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7             0x1d6
                                MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE           0x196
                        >;
                };

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0xc6
			>;
		};
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio5 14 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pmic: bd71837@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71837";
		/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
		pinctrl-0 = <&pinctrl_pmic>;
		gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
		};

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			bd71837,pmic-buck2-uses-i2c-dvs;
			bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */

			buck1_reg: regulator@0 {
				reg = <0>;
				regulator-compatible = "buck1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 {
				reg = <1>;
				regulator-compatible = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck3_reg: regulator@2 {
				reg = <2>;
				regulator-compatible = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck4_reg: regulator@3 {
				reg = <3>;
				regulator-compatible = "buck4";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck5_reg: regulator@4 {
				reg = <4>;
				regulator-compatible = "buck5";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: regulator@5 {
				reg = <5>;
				regulator-compatible = "buck6";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: regulator@6 {
				reg = <6>;
				regulator-compatible = "buck7";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: regulator@7 {
				reg = <7>;
				regulator-compatible = "buck8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@8 {
				reg = <8>;
				regulator-compatible = "ldo1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@9 {
				reg = <9>;
				regulator-compatible = "ldo2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@10 {
				reg = <10>;
				regulator-compatible = "ldo3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@11 {
				reg = <11>;
				regulator-compatible = "ldo4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5_reg: regulator@12 {
				reg = <12>;
				regulator-compatible = "ldo5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			ldo6_reg: regulator@13 {
				reg = <13>;
				regulator-compatible = "ldo6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo7_reg: regulator@14 {
				reg = <14>;
				regulator-compatible = "ldo7";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
	status = "okay";

	typec_ptn5110_1: ptn5110@50 {
		compatible = "usb,tcpci";
		reg = <0x50>;
		src-pdos = <0x380190c8>;
		snk-pdos = <0x380190c8 0x3802d0c8>;
		max-snk-mv = <9000>;
		max-snk-ma = <2000>;
		op-snk-mw = <9000>;
		max-snk-mw = <18000>;
		port-type = "drp";
		default-role = "sink";
	};

	typec_ptn5110_2: ptn5110@52 {
		compatible = "usb,tcpci";
		reg = <0x52>;
		src-pdos = <0x380190c8>;
		snk-pdos = <0x380190c8 0x3802d0c8>;
		max-snk-mv = <9000>;
		max-snk-ma = <2000>;
		op-snk-mw = <9000>;
		max-snk-mw = <18000>;
		port-type = "drp";
		default-role = "sink";
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&i2c4 {
        clock-frequency = <100000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <&pinctrl_i2c4>;
        pinctrl-1 = <&pinctrl_i2c4_gpio>;
        scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
        sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
        status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <6>;
			at803x,led-act-blind-workaround;
			at803x,eee-okay;
			at803x,vddio-1p8v;
		};
	};
};

/* SER0 */
&uart1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        assigned-clocks = <&clk IMX8MM_CLK_UART1_SRC>;
        assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
        uart-has-rtscts;
        status = "okay";
};

/* SER1 */
&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};

/* SER2 */
&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        assigned-clocks = <&clk IMX8MM_CLK_UART3_SRC>;
        assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
        uart-has-rtscts;
        status = "okay";
};

/* SER3 */
&uart2 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&pwm1 {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1>;
};

&usdhc1 {
        pinctrl-names = "default", "state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc1>;
        pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
        pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
        bus-width = <8>;
        non-removable;
        status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
        cd-gpios = <&gpio2 18 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&A53_0 {
	arm-supply = <&buck2_reg>;
};

&usbotg1 {
	status = "okay";
        dr_mode = "peripheral";
};

&usbotg2 {
	status = "okay";
        dr_mode = "host";
};
