{"Source Block": ["serv/rtl/serv_rf_ram_if.v@109:119@HdlIdDef", "   reg [4:0] \t  rcnt;\n\n   wire \t  rtrig0;\n   reg \t\t  rtrig1;\n\n   wire [5:0] \t  rreg = rtrig0 ? i_rreg1 : i_rreg0;\n   generate if (width == 32)\n     assign o_raddr = rreg;\n   else\n     assign o_raddr = {rreg, rcnt[4:l2w]};\n   endgenerate\n"], "Clone Blocks": [["serv/rtl/serv_rf_ram_if.v@110:123", "\n   wire \t  rtrig0;\n   reg \t\t  rtrig1;\n\n   wire [5:0] \t  rreg = rtrig0 ? i_rreg1 : i_rreg0;\n   generate if (width == 32)\n     assign o_raddr = rreg;\n   else\n     assign o_raddr = {rreg, rcnt[4:l2w]};\n   endgenerate\n\n   reg [width-1:0]  rdata0;\n   reg [width-2:0]  rdata1;\n\n"], ["serv/rtl/serv_rf_ram_if.v@107:117", "    */\n\n   reg [4:0] \t  rcnt;\n\n   wire \t  rtrig0;\n   reg \t\t  rtrig1;\n\n   wire [5:0] \t  rreg = rtrig0 ? i_rreg1 : i_rreg0;\n   generate if (width == 32)\n     assign o_raddr = rreg;\n   else\n"], ["serv/rtl/serv_rf_ram_if.v@106:116", "    ********** Read side ***********\n    */\n\n   reg [4:0] \t  rcnt;\n\n   wire \t  rtrig0;\n   reg \t\t  rtrig1;\n\n   wire [5:0] \t  rreg = rtrig0 ? i_rreg1 : i_rreg0;\n   generate if (width == 32)\n     assign o_raddr = rreg;\n"]], "Diff Content": {"Delete": [[114, "   wire [5:0] \t  rreg = rtrig0 ? i_rreg1 : i_rreg0;\n"]], "Add": [[114, "   wire [$clog2(32+csr_regs)-1:0] rreg = rtrig0 ? i_rreg1 : i_rreg0;\n"]]}}