read -sv run_verilog_mid/adder_32b_10_62_77c1136a466558795175c4c5ad63df38.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_62_77c1136a466558795175c4c5ad63df38_yosys.v
