{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:48:52 2019 " "Info: Processing started: Wed Dec 04 16:48:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "AlUout Lab6.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(19): created implicit net for \"AlUout\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUout AlUout Lab6.v(11) " "Info (10281): Verilog HDL Declaration information at Lab6.v(11): object \"ALUout\" differs only in case from object \"AlUout\" in the same scope" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "disp_drive Lab6.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(22): created implicit net for \"disp_drive\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clk Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"clk\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "number Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"number\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "display Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"display\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6.v(45) " "Warning (10268): Verilog HDL information at Lab6.v(45): Always Construct contains both blocking and non-blocking assignments" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux H:/Digital ProgrammingLab6/Lab6.v " "Warning: Entity \"Mux\" obtained from \"H:/Digital ProgrammingLab6/Lab6.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file Lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Info: Found entity 1: Lab6" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 Alu " "Info: Found entity 2: Alu" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 Reg " "Info: Found entity 3: Reg" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 Mux " "Info: Found entity 4: Mux" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 bcd " "Info: Found entity 5: bcd" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 display_drv " "Info: Found entity 6: display_drv" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab6.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at Lab6.v(23): instance has no name" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Info: Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[13\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[13\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[12\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[12\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[11\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[11\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[10\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[10\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[9\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[9\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[8\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[8\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[7\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[7\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[6\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[6\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[5\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[5\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[4\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[4\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[3\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[3\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[2\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[2\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[1\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[1\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[0\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[0\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:Alu1 " "Info: Elaborating entity \"Alu\" for hierarchy \"Alu:Alu1\"" {  } { { "Lab6.v" "Alu1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:Reg1 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:Reg1\"" {  } { { "Lab6.v" "Reg1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Mux1 " "Info: Elaborating entity \"Mux\" for hierarchy \"Mux:Mux1\"" {  } { { "Lab6.v" "Mux1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd1 " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd:bcd1\"" {  } { { "Lab6.v" "bcd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Lab6.v(123) " "Warning (10230): Verilog HDL assignment warning at Lab6.v(123): truncated value with size 8 to match size of target (4)" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Lab6.v(124) " "Warning (10230): Verilog HDL assignment warning at Lab6.v(124): truncated value with size 8 to match size of target (4)" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_drv bcd:bcd1\|display_drv:dd1 " "Info: Elaborating entity \"display_drv\" for hierarchy \"bcd:bcd1\|display_drv:dd1\"" {  } { { "Lab6.v" "dd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 comb_4 1 4 " "Warning: Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "Lab6.v" "comb_4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 comb_4 1 7 " "Warning: Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 1. The formal width of the signal in the module is 7.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "comb_4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 bcd1 1 14 " "Warning: Port \"ordered port 2\" on the entity instantiation of \"bcd1\" is connected to a signal of width 1. The formal width of the signal in the module is 14.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "bcd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 Alu1 1 8 " "Warning: Port \"ordered port 7\" on the entity instantiation of \"Alu1\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "Alu1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[0\] GND " "Warning: Pin \"ALUout\[0\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[1\] GND " "Warning: Pin \"ALUout\[1\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[2\] GND " "Warning: Pin \"ALUout\[2\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[3\] GND " "Warning: Pin \"ALUout\[3\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[4\] GND " "Warning: Pin \"ALUout\[4\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[5\] GND " "Warning: Pin \"ALUout\[5\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[6\] GND " "Warning: Pin \"ALUout\[6\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[7\] GND " "Warning: Pin \"ALUout\[7\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[0\] GND " "Warning: Pin \"disp_drv\[0\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[1\] GND " "Warning: Pin \"disp_drv\[1\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[2\] GND " "Warning: Pin \"disp_drv\[2\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[3\] GND " "Warning: Pin \"disp_drv\[3\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[4\] GND " "Warning: Pin \"disp_drv\[4\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[5\] GND " "Warning: Pin \"disp_drv\[5\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[6\] GND " "Warning: Pin \"disp_drv\[6\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[7\] GND " "Warning: Pin \"disp_drv\[7\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[8\] GND " "Warning: Pin \"disp_drv\[8\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[9\] GND " "Warning: Pin \"disp_drv\[9\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[10\] GND " "Warning: Pin \"disp_drv\[10\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[11\] GND " "Warning: Pin \"disp_drv\[11\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[12\] GND " "Warning: Pin \"disp_drv\[12\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[13\] GND " "Warning: Pin \"disp_drv\[13\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Digital ProgrammingLab6/Lab6.map.smsg " "Info: Generated suppressed messages file H:/Digital ProgrammingLab6/Lab6.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Info: Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Info: Implemented 139 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Allocated 209 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:49:00 2019 " "Info: Processing ended: Wed Dec 04 16:49:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
