<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › trizeps4.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>trizeps4.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/************************************************************************</span>
<span class="cm"> * Include file for TRIZEPS4 SoM and ConXS eval-board</span>
<span class="cm"> * Copyright (c) Jürgen Schindele</span>
<span class="cm"> * 2006</span>
<span class="cm"> ************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Includes/Defines</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _TRIPEPS4_H_</span>
<span class="cp">#define _TRIPEPS4_H_</span>

<span class="cm">/* physical memory regions */</span>
<span class="cp">#define TRIZEPS4_FLASH_PHYS	(PXA_CS0_PHYS)  </span><span class="cm">/* Flash region */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_DISK_PHYS	(PXA_CS1_PHYS)  </span><span class="cm">/* Disk On Chip region */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_ETH_PHYS	(PXA_CS2_PHYS)  </span><span class="cm">/* Ethernet DM9000 region */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_PIC_PHYS	(PXA_CS3_PHYS)	</span><span class="cm">/* Logic chip on ConXS-Board */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_SDRAM_BASE	0xa0000000      </span><span class="cm">/* SDRAM region */</span><span class="cp"></span>

				<span class="cm">/* Logic on ConXS-board CSFR register*/</span>
<span class="cp">#define TRIZEPS4_CFSR_PHYS	(PXA_CS3_PHYS)</span>
				<span class="cm">/* Logic on ConXS-board BOCR register*/</span>
<span class="cp">#define TRIZEPS4_BOCR_PHYS	(PXA_CS3_PHYS+0x02000000)</span>
				<span class="cm">/* Logic on ConXS-board IRCR register*/</span>
<span class="cp">#define TRIZEPS4_IRCR_PHYS	(PXA_CS3_PHYS+0x02400000)</span>
				<span class="cm">/* Logic on ConXS-board UPSR register*/</span>
<span class="cp">#define TRIZEPS4_UPSR_PHYS	(PXA_CS3_PHYS+0x02800000)</span>
				<span class="cm">/* Logic on ConXS-board DICR register*/</span>
<span class="cp">#define TRIZEPS4_DICR_PHYS	(PXA_CS3_PHYS+0x03800000)</span>

<span class="cm">/* virtual memory regions */</span>
<span class="cp">#define TRIZEPS4_DISK_VIRT	0xF0000000	</span><span class="cm">/* Disk On Chip region */</span><span class="cp"></span>

<span class="cp">#define TRIZEPS4_PIC_VIRT	0xF0100000	</span><span class="cm">/* not used */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_CFSR_VIRT	0xF0100000</span>
<span class="cp">#define TRIZEPS4_BOCR_VIRT	0xF0200000</span>
<span class="cp">#define TRIZEPS4_DICR_VIRT	0xF0300000</span>
<span class="cp">#define TRIZEPS4_IRCR_VIRT	0xF0400000</span>
<span class="cp">#define TRIZEPS4_UPSR_VIRT	0xF0500000</span>

<span class="cm">/* size of flash */</span>
<span class="cp">#define TRIZEPS4_FLASH_SIZE	0x02000000	</span><span class="cm">/* Flash size 32 MB */</span><span class="cp"></span>

<span class="cm">/* Ethernet Controller Davicom DM9000 */</span>
<span class="cp">#define GPIO_DM9000		101</span>
<span class="cp">#define TRIZEPS4_ETH_IRQ	PXA_GPIO_TO_IRQ(GPIO_DM9000)</span>

<span class="cm">/* UCB1400 audio / TS-controller */</span>
<span class="cp">#define GPIO_UCB1400		1</span>
<span class="cp">#define TRIZEPS4_UCB1400_IRQ	PXA_GPIO_TO_IRQ(GPIO_UCB1400)</span>

<span class="cm">/* PCMCIA socket Compact Flash */</span>
<span class="cp">#define GPIO_PCD		11		</span><span class="cm">/* PCMCIA Card Detect */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_CD_IRQ		PXA_GPIO_TO_IRQ(GPIO_PCD)</span>
<span class="cp">#define GPIO_PRDY		13		</span><span class="cm">/* READY / nINT */</span><span class="cp"></span>
<span class="cp">#define TRIZEPS4_READY_NINT	PXA_GPIO_TO_IRQ(GPIO_PRDY)</span>

<span class="cm">/* MMC socket */</span>
<span class="cp">#define GPIO_MMC_DET		12</span>
<span class="cp">#define TRIZEPS4_MMC_IRQ	PXA_GPIO_TO_IRQ(GPIO_MMC_DET)</span>

<span class="cm">/* DOC NAND chip */</span>
<span class="cp">#define GPIO_DOC_LOCK           94</span>
<span class="cp">#define GPIO_DOC_IRQ            93</span>
<span class="cp">#define TRIZEPS4_DOC_IRQ        PXA_GPIO_TO_IRQ(GPIO_DOC_IRQ)</span>

<span class="cm">/* SPI interface */</span>
<span class="cp">#define GPIO_SPI                53</span>
<span class="cp">#define TRIZEPS4_SPI_IRQ        PXA_GPIO_TO_IRQ(GPIO_SPI)</span>

<span class="cm">/* LEDS using tx2 / rx2 */</span>
<span class="cp">#define GPIO_SYS_BUSY_LED	46</span>
<span class="cp">#define GPIO_HEARTBEAT_LED	47</span>

<span class="cm">/* Off-module PIC on ConXS board */</span>
<span class="cp">#define GPIO_PIC		0</span>
<span class="cp">#define TRIZEPS4_PIC_IRQ	PXA_GPIO_TO_IRQ(GPIO_PIC)</span>

<span class="cp">#ifdef CONFIG_MACH_TRIZEPS_CONXS</span>
<span class="cm">/* for CONXS base board define these registers */</span>
<span class="cp">#define CFSR_P2V(x)	((x) - TRIZEPS4_CFSR_PHYS + TRIZEPS4_CFSR_VIRT)</span>
<span class="cp">#define CFSR_V2P(x)	((x) - TRIZEPS4_CFSR_VIRT + TRIZEPS4_CFSR_PHYS)</span>

<span class="cp">#define BCR_P2V(x)	((x) - TRIZEPS4_BOCR_PHYS + TRIZEPS4_BOCR_VIRT)</span>
<span class="cp">#define BCR_V2P(x)	((x) - TRIZEPS4_BOCR_VIRT + TRIZEPS4_BOCR_PHYS)</span>

<span class="cp">#define DCR_P2V(x)	((x) - TRIZEPS4_DICR_PHYS + TRIZEPS4_DICR_VIRT)</span>
<span class="cp">#define DCR_V2P(x)	((x) - TRIZEPS4_DICR_VIRT + TRIZEPS4_DICR_PHYS)</span>

<span class="cp">#define IRCR_P2V(x)	((x) - TRIZEPS4_IRCR_PHYS + TRIZEPS4_IRCR_VIRT)</span>
<span class="cp">#define IRCR_V2P(x)	((x) - TRIZEPS4_IRCR_VIRT + TRIZEPS4_IRCR_PHYS)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="nf">CFSR_readw</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* [Compact Flash Status Register] is read only */</span>
	<span class="k">return</span> <span class="o">*</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">CFSR_P2V</span><span class="p">(</span><span class="mh">0x0C000000</span><span class="p">));</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">BCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* [Board Control Regsiter] is write only */</span>
	<span class="o">*</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">BCR_P2V</span><span class="p">(</span><span class="mh">0x0E000000</span><span class="p">))</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">DCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* [Display Control Register] is write only */</span>
	<span class="o">*</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">DCR_P2V</span><span class="p">(</span><span class="mh">0x0E000000</span><span class="p">))</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">IRCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* [InfraRed data Control Register] is write only */</span>
	<span class="o">*</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">IRCR_P2V</span><span class="p">(</span><span class="mh">0x0E000000</span><span class="p">))</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define ConXS_CFSR		CFSR_P2V(0x0C000000)</span>
<span class="cp">#define ConXS_BCR		BCR_P2V(0x0E000000)</span>
<span class="cp">#define ConXS_DCR		DCR_P2V(0x0F800000)</span>
<span class="cp">#define ConXS_IRCR		IRCR_P2V(0x0F800000)</span>
<span class="cp">#endif</span>
<span class="cp">#else</span>
<span class="cm">/* for whatever baseboard define function registers */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="nf">CFSR_readw</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">BCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">DCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">IRCR_writew</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_MACH_TRIZEPS_CONXS */</span><span class="cp"></span>

<span class="cp">#define ConXS_CFSR_BVD_MASK	0x0003</span>
<span class="cp">#define ConXS_CFSR_BVD1		(1 &lt;&lt; 0)</span>
<span class="cp">#define ConXS_CFSR_BVD2		(1 &lt;&lt; 1)</span>
<span class="cp">#define ConXS_CFSR_VS_MASK	0x000C</span>
<span class="cp">#define ConXS_CFSR_VS1		(1 &lt;&lt; 2)</span>
<span class="cp">#define ConXS_CFSR_VS2		(1 &lt;&lt; 3)</span>
<span class="cp">#define ConXS_CFSR_VS_5V	(0x3 &lt;&lt; 2)</span>
<span class="cp">#define ConXS_CFSR_VS_3V3	0x0</span>

<span class="cp">#define ConXS_BCR_S0_POW_EN0	(1 &lt;&lt; 0)</span>
<span class="cp">#define ConXS_BCR_S0_POW_EN1	(1 &lt;&lt; 1)</span>
<span class="cp">#define ConXS_BCR_L_DISP	(1 &lt;&lt; 4)</span>
<span class="cp">#define ConXS_BCR_CF_BUF_EN	(1 &lt;&lt; 5)</span>
<span class="cp">#define ConXS_BCR_CF_RESET	(1 &lt;&lt; 7)</span>
<span class="cp">#define ConXS_BCR_S0_VCC_3V3	0x1</span>
<span class="cp">#define ConXS_BCR_S0_VCC_5V0	0x2</span>
<span class="cp">#define ConXS_BCR_S0_VPP_12V	0x4</span>
<span class="cp">#define ConXS_BCR_S0_VPP_3V3	0x8</span>

<span class="cp">#define ConXS_IRCR_MODE		(1 &lt;&lt; 0)</span>
<span class="cp">#define ConXS_IRCR_SD		(1 &lt;&lt; 1)</span>

<span class="cp">#endif </span><span class="cm">/* _TRIPEPS4_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
