

================================================================
== Vitis HLS Report for 'SMM_1u_500u_50u_s'
================================================================
* Date:           Sun Nov  3 13:41:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136                 |SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6                 |      502|      502|  5.020 us|  5.020 us|    502|    502|       no|
        |grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165                            |SMM_1u_500u_50u_Pipeline_L2_L3                            |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216  |SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2  |    25014|    25014|  0.250 ms|  0.250 ms|  25014|  25014|       no|
        |grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248                 |SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7                 |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_3_VITIS_LOOP_102_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 17 22 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 
22 --> 23 
23 --> 24 
24 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 25 [1/1] (3.58ns)   --->   "%valIn_a_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:26]   --->   Operation 25 'read' 'valIn_a_4' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_4" [./../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 26 'write' 'write_ln28' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 27 [1/1] (3.58ns)   --->   "%valIn_a_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 27 'read' 'valIn_a_5' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_5" [./../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 28 'write' 'write_ln32' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 29 [1/1] (3.58ns)   --->   "%valIn_a_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 29 'read' 'valIn_a_6' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_6" [./../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 30 'write' 'write_ln36' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 31 [1/1] (3.58ns)   --->   "%valIn_a_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 31 'read' 'valIn_a_7' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_7" [./../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 32 'write' 'write_ln40' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 33 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 33 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 34 [1/1] (3.63ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 34 'write' 'write_ln44' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 35 [1/1] (3.58ns)   --->   "%valIn_a_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 35 'read' 'valIn_a_8' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 36 [1/1] (3.63ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_8" [./../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 36 'write' 'write_ln48' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%valIn_a_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 37 'read' 'valIn_a_9' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_9" [./../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 38 'write' 'write_ln52' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 41 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 42 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 43 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 44 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 45 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 46 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 47 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 48 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 49 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 50 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 51 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 52 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 53 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 55 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 56 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 57 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 58 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 59 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 60 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 61 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 62 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (3.58ns)   --->   "%valIn_a_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 63 'read' 'valIn_a_3' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 64 [1/1] (3.63ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a_3" [./../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 64 'write' 'write_ln56' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 65 [1/1] (2.23ns)   --->   "%switch_ln72 = switch i32 %valIn_a_4, void %fpga_resource_hint.if.else147.30, i32 2, void %if.then, i32 0, void %VITIS_LOOP_96_3" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 65 'switch' 'switch_ln72' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_4 == 0)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 67 'load' 'OFMDim_current_load' <Predicate = (valIn_a_4 == 0)> <Delay = 0.00>
ST_8 : Operation 68 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 68 'mul' 'A_COL_ITER' <Predicate = (valIn_a_4 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 69 'store' 'store_ln0' <Predicate = (valIn_a_4 == 0)> <Delay = 1.58>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_8, i32 %B_COL" [./../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (valIn_a_4 == 2)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %valIn_a_6, i32 %valIn_a_7" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 71 'mul' 'mul_ln75' <Predicate = (valIn_a_4 == 2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %valIn_a_9, i32 %OFMDim_current" [./../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 72 'store' 'store_ln76' <Predicate = (valIn_a_4 == 2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty' <Predicate = (valIn_a_4 == 2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_8, i32 %valIn_a_6" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 74 'mul' 'KER_size_0' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:146]   --->   Operation 75 'specfucore' 'specfucore_ln146' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_181 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_181' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 77 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 77 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 78 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_load"   --->   Operation 79 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [2/2] (6.91ns)   --->   "%bound4 = mul i39 %cast2, i39 83"   --->   Operation 80 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_5" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 81 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 82 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 83 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 84 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/2] (6.91ns)   --->   "%bound4 = mul i39 %cast2, i39 83"   --->   Operation 85 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 86 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln96 = br void %VITIS_LOOP_104_5" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 87 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 88 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_4 == 0)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (3.52ns)   --->   "%icmp_ln96 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 89 'icmp' 'icmp_ln96' <Predicate = (valIn_a_4 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln96 = add i64 %indvar_flatten13_load, i64 1" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 90 'add' 'add_ln96' <Predicate = (valIn_a_4 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 91 'br' 'br_ln96' <Predicate = (valIn_a_4 == 0)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%empty_178 = wait i32 @_ssdm_op_Wait"   --->   Operation 92 'wait' 'empty_178' <Predicate = (valIn_a_4 == 0 & !icmp_ln96)> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (2.55ns)   --->   "%call_ln0 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6, i32 %connect_4, i32 %B_ROW_load, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"   --->   Operation 93 'call' 'call_ln0' <Predicate = (valIn_a_4 == 0 & !icmp_ln96)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln96 = store i64 %add_ln96, i64 %indvar_flatten13" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 94 'store' 'store_ln96' <Predicate = (valIn_a_4 == 0 & !icmp_ln96)> <Delay = 1.58>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 95 'br' 'br_ln0' <Predicate = (valIn_a_4 == 0 & icmp_ln96)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 96 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin8" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 97 'specregionend' 'rend9' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 98 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin6" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 99 'specregionend' 'rend7' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 100 'specregionbegin' 'rbegin' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 101 'specregionend' 'rend' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln145 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7, i32 %KER_bound, i32 %connect_4, i32 %connect_5" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 102 'call' 'call_ln145' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 103 'br' 'br_ln0' <Predicate = (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 104 'br' 'br_ln0' <Predicate = (valIn_a_4 != 2 & icmp_ln96) | (valIn_a_4 != 2 & valIn_a_4 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6, i32 %connect_4, i32 %B_ROW_load, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%empty_179 = wait i32 @_ssdm_op_Wait"   --->   Operation 106 'wait' 'empty_179' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%empty_180 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 500u, 50u>_Pipeline_L2_L3, i39 %bound4, i32 %connect_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_3_VITIS_LOOP_102_4_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 500u, 50u>_Pipeline_L2_L3, i39 %bound4, i32 %connect_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln102 = br void %VITIS_LOOP_104_5" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 111 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %valIn_a_6, i32 %valIn_a_7" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 112 'mul' 'mul_ln75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 113 [2/2] (6.91ns)   --->   "%mul_ln75_1 = mul i32 %mul_ln75, i32 %valIn_a_6" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 113 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.91>
ST_19 : Operation 114 [1/2] (6.91ns)   --->   "%mul_ln75_1 = mul i32 %mul_ln75, i32 %valIn_a_6" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 114 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %mul_ln75_1, i32 %B_ROW" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 115 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 2.55>
ST_20 : Operation 116 [2/2] (2.55ns)   --->   "%call_ln46 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, i32 %connect_5, i32 %connect_4, i32 %valIn_a_8, i32 %mul_ln75_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 116 'call' 'call_ln46' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln46 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, i32 %connect_5, i32 %connect_4, i32 %valIn_a_8, i32 %mul_ln75_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 117 'call' 'call_ln46' <Predicate = (valIn_a_4 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 118 'br' 'br_ln0' <Predicate = (valIn_a_4 == 2)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [./../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 119 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>

State 22 <SV = 8> <Delay = 12.5>
ST_22 : Operation 120 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_6, i32 %KER_size_0" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 120 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 121 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 12.5>
ST_23 : Operation 122 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_7, i32 %KER_size_1" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 122 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:148]   --->   Operation 123 'specfucore' 'specfucore_ln148' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.14>
ST_24 : Operation 124 [2/2] (4.14ns)   --->   "%call_ln145 = call void @SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7, i32 %KER_bound, i32 %connect_4, i32 %connect_5" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 124 'call' 'call_ln145' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn_a_4             (read           ) [ 0011111111111111111111111]
write_ln28            (write          ) [ 0000000000000000000000000]
valIn_a_5             (read           ) [ 0001111111100000000000000]
write_ln32            (write          ) [ 0000000000000000000000000]
valIn_a_6             (read           ) [ 0000111110000000011100100]
write_ln36            (write          ) [ 0000000000000000000000000]
valIn_a_7             (read           ) [ 0000011110000000010000110]
write_ln40            (write          ) [ 0000000000000000000000000]
valIn_a               (read           ) [ 0000000000000000000000000]
write_ln44            (write          ) [ 0000000000000000000000000]
valIn_a_8             (read           ) [ 0000000111111111111111111]
write_ln48            (write          ) [ 0000000000000000000000000]
valIn_a_9             (read           ) [ 0000000010000000000000000]
write_ln52            (write          ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
valIn_a_3             (read           ) [ 0000000000000000000000000]
write_ln56            (write          ) [ 0000000000000000000000000]
switch_ln72           (switch         ) [ 0000000000000000000000000]
indvar_flatten13      (alloca         ) [ 0000000011111111100000111]
OFMDim_current_load   (load           ) [ 0000000001000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000]
store_ln74            (store          ) [ 0000000000000000000000000]
store_ln76            (store          ) [ 0000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000100]
specfucore_ln146      (specfucore     ) [ 0000000000000000000000000]
empty_181             (wait           ) [ 0000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000100000000000000]
B_COL_load            (load           ) [ 0000000000000000000000000]
cast2                 (zext           ) [ 0000000000010000000000000]
cast9                 (zext           ) [ 0000000000010000000000000]
cast10                (zext           ) [ 0000000000010000000000000]
B_ROW_load            (load           ) [ 0000000000001111100000000]
bound4                (mul            ) [ 0000000000001111100000000]
bound11               (mul            ) [ 0000000000001111100000000]
br_ln96               (br             ) [ 0000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000]
icmp_ln96             (icmp           ) [ 0000000000001111100000000]
add_ln96              (add            ) [ 0000000000000000000000000]
br_ln96               (br             ) [ 0000000000000000000000000]
empty_178             (wait           ) [ 0000000000000000000000000]
store_ln96            (store          ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000]
call_ln145            (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
empty_179             (wait           ) [ 0000000000000000000000000]
empty_180             (wait           ) [ 0000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
br_ln102              (br             ) [ 0000000000000000000000000]
mul_ln75              (mul            ) [ 0000000000000000001100000]
mul_ln75_1            (mul            ) [ 0000000000000000000011000]
store_ln75            (store          ) [ 0000000000000000000000000]
call_ln46             (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
ret_ln155             (ret            ) [ 0000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000010]
specfucore_ln147      (specfucore     ) [ 0000000000000000000000000]
KER_bound             (mul            ) [ 0000000000001111100000001]
specfucore_ln148      (specfucore     ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_3_VITIS_LOOP_102_4_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten13_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_4/1 valIn_a_5/2 valIn_a_6/3 valIn_a_7/4 valIn_a/5 valIn_a_8/6 valIn_a_9/7 valIn_a_3/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/1 write_ln32/2 write_ln36/3 write_ln40/4 write_ln44/5 write_ln48/6 write_ln52/7 write_ln56/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="3" bw="8" slack="0"/>
<pin id="141" dir="0" index="4" bw="8" slack="0"/>
<pin id="142" dir="0" index="5" bw="8" slack="0"/>
<pin id="143" dir="0" index="6" bw="8" slack="0"/>
<pin id="144" dir="0" index="7" bw="8" slack="0"/>
<pin id="145" dir="0" index="8" bw="8" slack="0"/>
<pin id="146" dir="0" index="9" bw="8" slack="0"/>
<pin id="147" dir="0" index="10" bw="8" slack="0"/>
<pin id="148" dir="0" index="11" bw="8" slack="0"/>
<pin id="149" dir="0" index="12" bw="8" slack="0"/>
<pin id="150" dir="0" index="13" bw="8" slack="0"/>
<pin id="151" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="39" slack="4"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="8" slack="0"/>
<pin id="170" dir="0" index="4" bw="8" slack="0"/>
<pin id="171" dir="0" index="5" bw="8" slack="0"/>
<pin id="172" dir="0" index="6" bw="8" slack="0"/>
<pin id="173" dir="0" index="7" bw="8" slack="0"/>
<pin id="174" dir="0" index="8" bw="8" slack="0"/>
<pin id="175" dir="0" index="9" bw="8" slack="0"/>
<pin id="176" dir="0" index="10" bw="8" slack="0"/>
<pin id="177" dir="0" index="11" bw="8" slack="0"/>
<pin id="178" dir="0" index="12" bw="8" slack="0"/>
<pin id="179" dir="0" index="13" bw="8" slack="0"/>
<pin id="180" dir="0" index="14" bw="8" slack="0"/>
<pin id="181" dir="0" index="15" bw="8" slack="0"/>
<pin id="182" dir="0" index="16" bw="8" slack="0"/>
<pin id="183" dir="0" index="17" bw="8" slack="0"/>
<pin id="184" dir="0" index="18" bw="8" slack="0"/>
<pin id="185" dir="0" index="19" bw="8" slack="0"/>
<pin id="186" dir="0" index="20" bw="8" slack="0"/>
<pin id="187" dir="0" index="21" bw="8" slack="0"/>
<pin id="188" dir="0" index="22" bw="8" slack="0"/>
<pin id="189" dir="0" index="23" bw="8" slack="0"/>
<pin id="190" dir="0" index="24" bw="8" slack="0"/>
<pin id="191" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="6"/>
<pin id="221" dir="0" index="4" bw="32" slack="1"/>
<pin id="222" dir="0" index="5" bw="8" slack="0"/>
<pin id="223" dir="0" index="6" bw="8" slack="0"/>
<pin id="224" dir="0" index="7" bw="8" slack="0"/>
<pin id="225" dir="0" index="8" bw="8" slack="0"/>
<pin id="226" dir="0" index="9" bw="8" slack="0"/>
<pin id="227" dir="0" index="10" bw="8" slack="0"/>
<pin id="228" dir="0" index="11" bw="8" slack="0"/>
<pin id="229" dir="0" index="12" bw="8" slack="0"/>
<pin id="230" dir="0" index="13" bw="8" slack="0"/>
<pin id="231" dir="0" index="14" bw="8" slack="0"/>
<pin id="232" dir="0" index="15" bw="8" slack="0"/>
<pin id="233" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/24 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="39" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/8 mul_ln75_1/18 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="5"/>
<pin id="272" dir="0" index="1" bw="32" slack="4"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln75_1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="OFMDim_current_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_load/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln74_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln76_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="KER_size_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2"/>
<pin id="302" dir="0" index="1" bw="32" slack="5"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="B_COL_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_load/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cast2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="cast9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="8"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="cast10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="B_ROW_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_load/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten13_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="4"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln96_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln96_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln96_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="4"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln75_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/19 "/>
</bind>
</comp>

<comp id="351" class="1004" name="KER_size_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="6"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/22 "/>
</bind>
</comp>

<comp id="355" class="1004" name="KER_bound_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="6"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/23 "/>
</bind>
</comp>

<comp id="359" class="1005" name="valIn_a_4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="7"/>
<pin id="361" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="valIn_a_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="8"/>
<pin id="365" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_a_5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="valIn_a_6_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="5"/>
<pin id="370" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_6 "/>
</bind>
</comp>

<comp id="376" class="1005" name="valIn_a_7_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="4"/>
<pin id="378" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="valIn_a_7 "/>
</bind>
</comp>

<comp id="382" class="1005" name="valIn_a_8_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_8 "/>
</bind>
</comp>

<comp id="389" class="1005" name="valIn_a_9_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="indvar_flatten13_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="OFMDim_current_load_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="KER_size_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="412" class="1005" name="cast2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="39" slack="1"/>
<pin id="414" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="cast9_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="422" class="1005" name="cast10_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="430" class="1005" name="bound4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="39" slack="4"/>
<pin id="432" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="bound11_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="mul_ln75_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75 "/>
</bind>
</comp>

<comp id="448" class="1005" name="KER_size_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="KER_bound_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="152"><net_src comp="96" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="136" pin=13"/></net>

<net id="192"><net_src comp="110" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="165" pin=5"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="165" pin=6"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="165" pin=7"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="165" pin=8"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="165" pin=9"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="165" pin=10"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="165" pin=11"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="165" pin=12"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="165" pin=13"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="165" pin=14"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="165" pin=15"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="165" pin=16"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="165" pin=17"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="165" pin=18"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="165" pin=19"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="165" pin=20"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="165" pin=21"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="165" pin=22"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="165" pin=23"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="165" pin=24"/></net>

<net id="234"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="216" pin=12"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="216" pin=13"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="216" pin=14"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="216" pin=15"/></net>

<net id="254"><net_src comp="108" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="265"><net_src comp="92" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="289"><net_src comp="82" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="4" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="320"><net_src comp="274" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="94" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="266" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="362"><net_src comp="122" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="122" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="371"><net_src comp="122" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="379"><net_src comp="122" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="385"><net_src comp="122" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="392"><net_src comp="122" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="397"><net_src comp="118" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="404"><net_src comp="279" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="410"><net_src comp="300" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="415"><net_src comp="308" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="420"><net_src comp="313" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="425"><net_src comp="317" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="433"><net_src comp="261" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="438"><net_src comp="257" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="446"><net_src comp="270" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="451"><net_src comp="351" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="456"><net_src comp="355" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_5 | {1 2 3 4 5 6 7 8 12 15 16 20 21 24 }
	Port: B_COL | {8 }
	Port: B_ROW | {19 }
	Port: OFMDim_current | {8 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B | {20 21 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {12 13 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {12 13 }
 - Input state : 
	Port: SMM<1u, 500u, 50u> : connect_4 | {1 2 3 4 5 6 7 8 12 13 20 21 24 }
	Port: SMM<1u, 500u, 50u> : B_COL | {10 }
	Port: SMM<1u, 500u, 50u> : B_ROW | {11 }
	Port: SMM<1u, 500u, 50u> : OFMDim_current | {8 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B | {15 16 }
	Port: SMM<1u, 500u, 50u> : p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {15 16 }
	Port: SMM<1u, 500u, 50u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {15 16 }
	Port: SMM<1u, 500u, 50u> : p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {15 16 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		A_COL_ITER : 1
		store_ln0 : 1
		specfucore_ln146 : 1
	State 9
	State 10
		cast2 : 1
		bound4 : 2
		bound11 : 1
	State 11
	State 12
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		store_ln96 : 2
		rend9 : 1
		rend7 : 1
		rend : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln75 : 1
	State 20
	State 21
	State 22
		specfucore_ln147 : 1
	State 23
		specfucore_ln148 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136        |    0    |  17.468 |    42   |   229   |
|   call   |              grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165              |    9    | 75.9512 |   1888  |   3051  |
|          | grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216 |    2    |  22.232 |   347   |   473   |
|          |         grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248        |    0    |    0    |    32   |    78   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_257                             |    4    |    0    |   165   |    50   |
|          |                              grp_fu_261                             |    2    |    0    |   165   |    50   |
|          |                              grp_fu_266                             |    3    |    0    |   165   |    50   |
|    mul   |                              grp_fu_270                             |    3    |    0    |   165   |    50   |
|          |                          KER_size_0_fu_300                          |    0    |    0    |    0    |   1042  |
|          |                          KER_size_1_fu_351                          |    0    |    0    |    0    |   1042  |
|          |                           KER_bound_fu_355                          |    0    |    0    |    0    |   1042  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln96_fu_329                          |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln96_fu_334                           |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                           grp_read_fu_122                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           grp_write_fu_128                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cast2_fu_308                            |    0    |    0    |    0    |    0    |
|   zext   |                             cast9_fu_313                            |    0    |    0    |    0    |    0    |
|          |                            cast10_fu_317                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    23   | 115.651 |   2969  |   7299  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     KER_bound_reg_453     |   32   |
|     KER_size_0_reg_407    |   32   |
|     KER_size_1_reg_448    |   32   |
|OFMDim_current_load_reg_401|   32   |
|      bound11_reg_435      |   64   |
|       bound4_reg_430      |   39   |
|       cast10_reg_422      |   64   |
|       cast2_reg_412       |   39   |
|       cast9_reg_417       |   64   |
|  indvar_flatten13_reg_394 |   64   |
|      mul_ln75_reg_443     |   32   |
|          reg_274          |   32   |
|     valIn_a_4_reg_359     |   32   |
|     valIn_a_5_reg_363     |   32   |
|     valIn_a_6_reg_368     |   32   |
|     valIn_a_7_reg_376     |   32   |
|     valIn_a_8_reg_382     |   32   |
|     valIn_a_9_reg_389     |   32   |
+---------------------------+--------+
|           Total           |   718  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_257 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_257 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_261 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_266 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_266 |  p1  |   3  |  32  |   96   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  8.1786 ||    55   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   115  |  2969  |  7299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   55   |
|  Register |    -   |    -   |   718  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   123  |  3687  |  7354  |
+-----------+--------+--------+--------+--------+
