Analysis & Synthesis report for Processador_Pipeline
Thu Dec 05 09:42:18 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 05 09:42:18 2019      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Processador_Pipeline                       ;
; Top-level Entity Name              ; Processador_Pipeline                       ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Top-level entity name                                                      ; Processador_Pipeline ; Processador_Pipeline ;
; Family name                                                                ; Cyclone II           ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; Off                  ; Off                  ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; adder.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder.vhd                ;         ;
; main_controller.vhd              ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/main_controller.vhd      ;         ;
; extensor_sinal.vhd               ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/extensor_sinal.vhd       ;         ;
; Mem_Instr.vhd                    ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Mem_Instr.vhd            ;         ;
; ALU_decoder.vhd                  ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU_decoder.vhd          ;         ;
; mult4.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4.vhd                ;         ;
; banco_reg.vhd                    ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd            ;         ;
; mux.vhd                          ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux.vhd                  ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU.vhd                  ;         ;
; Data_mem.vhd                     ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Data_mem.vhd             ;         ;
; reg_1.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_1.vhd                ;         ;
; reg_2.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_2.vhd                ;         ;
; reg_13.vhd                       ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_13.vhd               ;         ;
; reg_9.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_9.vhd                ;         ;
; reg_5.vhd                        ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_5.vhd                ;         ;
; Processador_Pipeline.bdf         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf ;         ;
; adder4.vhd                       ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder4.vhd               ;         ;
; mux5.vhd                         ; yes             ; User VHDL File                     ; C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux5.vhd                 ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name   ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
; |Processador_Pipeline      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |Processador_Pipeline ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Dec 05 09:42:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_Pipeline -c Processador_Pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-behave
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file main_controller.vhd
    Info (12022): Found design unit 1: main_controller-arch_main_controller
    Info (12023): Found entity 1: main_controller
Info (12021): Found 2 design units, including 1 entities, in source file extensor_sinal.vhd
    Info (12022): Found design unit 1: extensor_sinal-ext_comp
    Info (12023): Found entity 1: extensor_sinal
Info (12021): Found 2 design units, including 1 entities, in source file mem_instr.vhd
    Info (12022): Found design unit 1: Mem_Instr-acesso
    Info (12023): Found entity 1: Mem_Instr
Info (12021): Found 2 design units, including 1 entities, in source file alu_decoder.vhd
    Info (12022): Found design unit 1: ALU_decoder-arch_ALU_decoder
    Info (12023): Found entity 1: ALU_decoder
Warning (12090): Entity "mult4" obtained from "mult4.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mult4.vhd
    Info (12022): Found design unit 1: mult4-multiplica
    Info (12023): Found entity 1: mult4
Info (12021): Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info (12022): Found design unit 1: banco_reg-comp_banco
    Info (12023): Found entity 1: banco_reg
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-sistema
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-funcao
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: Data_mem-acesso_memoria
    Info (12023): Found entity 1: Data_mem
Info (12021): Found 2 design units, including 1 entities, in source file reg_1.vhd
    Info (12022): Found design unit 1: reg_1-reg_1_comp
    Info (12023): Found entity 1: reg_1
Info (12021): Found 2 design units, including 1 entities, in source file reg_2.vhd
    Info (12022): Found design unit 1: reg_2-reg_2_comp
    Info (12023): Found entity 1: reg_2
Info (12021): Found 2 design units, including 1 entities, in source file reg_13.vhd
    Info (12022): Found design unit 1: reg_13-reg_13_comp
    Info (12023): Found entity 1: reg_13
Info (12021): Found 2 design units, including 1 entities, in source file reg_9.vhd
    Info (12022): Found design unit 1: reg_9-reg_9_comp
    Info (12023): Found entity 1: reg_9
Info (12021): Found 2 design units, including 1 entities, in source file reg_5.vhd
    Info (12022): Found design unit 1: reg_5-reg_5_comp
    Info (12023): Found entity 1: reg_5
Info (12021): Found 1 design units, including 1 entities, in source file processador_pipeline.bdf
    Info (12023): Found entity 1: Processador_Pipeline
Info (12021): Found 2 design units, including 1 entities, in source file adder4.vhd
    Info (12022): Found design unit 1: adder4-behave
    Info (12023): Found entity 1: adder4
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-sistema
    Info (12023): Found entity 1: mux5
Info (12127): Elaborating entity "Processador_Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "mux" for hierarchy "mux:inst"
Info (12128): Elaborating entity "reg_9" for hierarchy "reg_9:inst7"
Info (12128): Elaborating entity "reg_13" for hierarchy "reg_13:inst17"
Info (12128): Elaborating entity "main_controller" for hierarchy "main_controller:inst2"
Info (12128): Elaborating entity "reg_2" for hierarchy "reg_2:inst4"
Info (12128): Elaborating entity "Mem_Instr" for hierarchy "Mem_Instr:inst3"
Info (12128): Elaborating entity "reg_1" for hierarchy "reg_1:inst1"
Info (12128): Elaborating entity "adder4" for hierarchy "adder4:inst18"
Info (12128): Elaborating entity "extensor_sinal" for hierarchy "extensor_sinal:SIGN_EXTEND"
Info (12128): Elaborating entity "ALU_decoder" for hierarchy "ALU_decoder:inst5"
Info (12128): Elaborating entity "banco_reg" for hierarchy "banco_reg:REGISTER_FILE"
Warning (10492): VHDL Process Statement warning at banco_reg.vhd(52): signal "registros" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at banco_reg.vhd(55): signal "registros" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "reg_5" for hierarchy "reg_5:inst14"
Info (12128): Elaborating entity "Data_mem" for hierarchy "Data_mem:inst10"
Warning (10492): VHDL Process Statement warning at Data_mem.vhd(43): signal "Data_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst12"
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:inst9"
Info (12128): Elaborating entity "adder" for hierarchy "adder:inst6"
Info (12128): Elaborating entity "mult4" for hierarchy "mult4:inst8"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Thu Dec 05 09:42:18 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


