	component NIOS2 is
		port (
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                     : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba                       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                    : out   std_logic;                                        -- cas_n
			sdram_wire_cke                      : out   std_logic;                                        -- cke
			sdram_wire_cs_n                     : out   std_logic;                                        -- cs_n
			sdram_wire_dq                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                    : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                     : out   std_logic;                                        -- we_n
			led_conduit_end_0_export            : out   std_logic_vector(3 downto 0);                     -- export
			ssd1298_conduit_end_0_coe_LCD_LED   : out   std_logic;                                        -- coe_LCD_LED
			ssd1298_conduit_end_0_LCD_DB        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- LCD_DB
			ssd1298_conduit_end_0_LCD_RS        : out   std_logic;                                        -- LCD_RS
			ssd1298_conduit_end_0_LCD_WR        : out   std_logic;                                        -- LCD_WR
			ssd1298_conduit_end_0_LCD_RD        : out   std_logic;                                        -- LCD_RD
			ssd1298_conduit_end_0_LCD_CS        : out   std_logic;                                        -- LCD_CS
			ssd1298_conduit_end_0_LCD_RST       : out   std_logic;                                        -- LCD_RST
			key_external_connection_export      : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			ram_read_conduit_end_0_DATA_IN      : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- DATA_IN
			ram_read_conduit_end_0_ADDR_OUT     : out   std_logic_vector(8 downto 0);                     -- ADDR_OUT
			ram_wren_external_connection_export : out   std_logic;                                        -- export
			cnt_en_external_connection_export   : out   std_logic;                                        -- export
			cnt_irq_external_connection_export  : in    std_logic                     := 'X';             -- export
			trig_s_external_connection_export   : out   std_logic;                                        -- export
			trig_d_external_connection_export   : out   std_logic_vector(7 downto 0);                     -- export
			spi_conduit_end_0_coe_TCS           : out   std_logic;                                        -- coe_TCS
			spi_conduit_end_0_SCLK              : out   std_logic;                                        -- SCLK
			spi_conduit_end_0_MOSI              : out   std_logic;                                        -- MOSI
			spi_conduit_end_0_MISO              : in    std_logic                     := 'X';             -- MISO
			dds_conduit_end_0_coe_DDS_CLK       : in    std_logic                     := 'X';             -- coe_DDS_CLK
			dds_conduit_end_0_ROMADDR           : out   std_logic_vector(7 downto 0);                     -- ROMADDR
			djd_conduit_end_0_coe_clk_ref       : in    std_logic                     := 'X';             -- coe_clk_ref
			djd_conduit_end_0_clk_test          : in    std_logic                     := 'X';             -- clk_test
			div_conduit_end_0_coe_clk_out       : out   std_logic;                                        -- coe_clk_out
			div_conduit_end_0_clk_in            : in    std_logic                     := 'X';             -- clk_in
			wren_external_connection_export     : out   std_logic;                                        -- export
			ram_wr_conduit_end_0_DATA_OUT       : out   std_logic_vector(7 downto 0);                     -- DATA_OUT
			ram_wr_conduit_end_0_ADDR           : out   std_logic_vector(7 downto 0);                     -- ADDR
			ram_wr_conduit_end_0_WRITE_EN       : out   std_logic                                         -- WRITE_EN
		);
	end component NIOS2;

