<?xml version="1.0" encoding="UTF-8" standalone="no"?><module><elements><element id="0" type="Simulation.Elements.Wire" x="320" x2="408" y="184" y2="288"/><element id="0" type="Simulation.Elements.Gates.AndGate" x="112" x2="216" y="440" y2="440"/><element id="0" type="Simulation.Elements.ModuleChip" x="216" x2="216" y="440" y2="544"><param>a</param></element><element id="0" type="Simulation.Elements.Wire" x="240" x2="320" y="104" y2="184"/><element id="0" type="Simulation.Elements.Gates.AndGate" x="304" x2="408" y="288" y2="288"/><element id="0" type="Simulation.Elements.ModuleChip" x="296" x2="296" y="440" y2="544"><param>a</param></element><element id="0" type="Simulation.Elements.Wire" x="152" x2="424" y="24" y2="96"/><element id="0" type="Simulation.Elements.Gates.AndGate" x="120" x2="224" y="248" y2="248"/><element id="0" type="Simulation.Elements.Multiplexor" x="224" x2="304" y="280" y2="280"><param>8</param></element><element id="0" type="Simulation.Elements.Wire" x="72" x2="240" y="104" y2="104"/><element id="0" type="Simulation.Elements.LogicOutput" x="72" x2="72" y="104" y2="184"><param>false</param></element></elements><behaviour>module Full_Adder(output reg out, input reg clk);
	input x;
endmodule</behaviour></module>