#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct 14 17:45:39 2020
# Process ID: 21952
# Current directory: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1
# Command line: vivado -log reset_3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reset_3_wrapper.tcl
# Log file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/reset_3_wrapper.vds
# Journal file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source reset_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/bare-metalProva/IP_HLS_PROVA/axi_prova'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kidre/Video/filtro_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/bare-metalProva/IP_HLS_PROVA/lettura_diretta'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/kidre/Dati/GIT_TEST/bare-metalProva/IP_HLS_PROVA/lettura_memcpy'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:ddr_to_axis_reader:1.0'. The one found in IP location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/impl/ip' will take precedence over the same IP in location /media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_VGA64/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:axis_to_ddr_writer:1.0'. The one found in IP location '/media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/impl/ip' will take precedence over the same IP in location /media/kidre/Dati/GIT_TEST/bare-metalProva/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_VGA64/solution1/impl/ip
add_files: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1558.695 ; gain = 358.961 ; free physical = 3846 ; free virtual = 15710
Command: synth_design -top reset_3_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22011 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.816 ; gain = 0.000 ; free physical = 3740 ; free virtual = 15620
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reset_3_wrapper' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/hdl/reset_3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_3' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1942]
INFO: [Synth 8-6157] synthesizing module 'reset_3_ENABLE_RAW_STREAM_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ENABLE_RAW_STREAM_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_ENABLE_RAW_STREAM_0' (1#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ENABLE_RAW_STREAM_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OV7670_GRAYSCALE_TO_AXIS_imp_K6SLVG' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_3_LF_valid_to_AXIS_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_LF_valid_to_AXIS_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_LF_valid_to_AXIS_0' (2#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_LF_valid_to_AXIS_0_stub.v:6]
WARNING: [Synth 8-350] instance 'LF_valid_to_AXIS' of module 'reset_3_LF_valid_to_AXIS_0' requires 12 connections, but only 9 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:93]
INFO: [Synth 8-6157] synthesizing module 'reset_3_c_counter_binary_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_c_counter_binary_0_0' (3#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'reset_3_c_counter_binary_0_0' requires 3 connections, but only 2 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:103]
INFO: [Synth 8-6157] synthesizing module 'reset_3_ov7670_LUMA_CHROMA_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ov7670_LUMA_CHROMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_ov7670_LUMA_CHROMA_0_0' (4#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ov7670_LUMA_CHROMA_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ov7670_LUMA_CHROMA_0' of module 'reset_3_ov7670_LUMA_CHROMA_0_0' requires 19 connections, but only 16 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:106]
INFO: [Synth 8-6157] synthesizing module 'reset_3_ov7670_interface_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ov7670_interface_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_ov7670_interface_0_0' (5#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_ov7670_interface_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ov7670_interface_0' of module 'reset_3_ov7670_interface_0_0' requires 12 connections, but only 9 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:123]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_GRAYSCALE_TO_AXIS_imp_K6SLVG' (6#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'VDMA_imp_17FTTQ4' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:135]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axi_mem_intercon_writer_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2571]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_13ULZ2X' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1009]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_13ULZ2X' (7#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1009]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2E5YDH' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:4997]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2E5YDH' (8#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:4997]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_13ON75Y' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:5241]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_13ON75Y' (9#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:5241]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1P7MVEQ' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:5485]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1P7MVEQ' (10#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:5485]
INFO: [Synth 8-6157] synthesizing module 'reset_3_xbar_1' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_xbar_1' (11#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'reset_3_xbar_1' requires 78 connections, but only 74 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:3586]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axi_mem_intercon_writer_0' (12#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2571]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_data_fifo_pipeline_to_writer_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_pipeline_to_writer_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_data_fifo_pipeline_to_writer_0' (13#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_pipeline_to_writer_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_pipeline_to_writer' of module 'reset_3_axis_data_fifo_pipeline_to_writer_0' requires 13 connections, but only 10 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:805]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_data_fifo_raw_CHROMA_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_raw_CHROMA_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_data_fifo_raw_CHROMA_0' (14#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_raw_CHROMA_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_raw_CHROMA' of module 'reset_3_axis_data_fifo_raw_CHROMA_0' requires 13 connections, but only 10 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:816]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_data_fifo_raw_LUMA_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_raw_LUMA_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_data_fifo_raw_LUMA_0' (15#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_data_fifo_raw_LUMA_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_raw_LUMA' of module 'reset_3_axis_data_fifo_raw_LUMA_0' requires 13 connections, but only 10 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:827]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_to_ddr_writer_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_to_ddr_writer_0_0' (16#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_0' of module 'reset_3_axis_to_ddr_writer_0_0' requires 60 connections, but only 56 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:838]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_to_ddr_writer_CHROMA_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_CHROMA_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_to_ddr_writer_CHROMA_0' (17#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_CHROMA_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_CHROMA' of module 'reset_3_axis_to_ddr_writer_CHROMA_0' requires 60 connections, but only 55 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:895]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axis_to_ddr_writer_LUMA_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_LUMA_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axis_to_ddr_writer_LUMA_0' (18#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axis_to_ddr_writer_LUMA_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_LUMA' of module 'reset_3_axis_to_ddr_writer_LUMA_0' requires 60 connections, but only 55 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:951]
INFO: [Synth 8-6155] done synthesizing module 'VDMA_imp_17FTTQ4' (19#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:135]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axi_gpio_frame_intr_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axi_gpio_frame_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axi_gpio_frame_intr_0' (20#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axi_gpio_frame_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_3_axi_gpio_pl_reset_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axi_gpio_pl_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_axi_gpio_pl_reset_0' (21#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_axi_gpio_pl_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_3_clk_wiz_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_clk_wiz_0_0' (22#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_3_const_true_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_const_true_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_const_true_0' (23#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_const_true_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_3_proc_sys_reset_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_proc_sys_reset_0_0' (24#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'reset_3_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2326]
INFO: [Synth 8-6157] synthesizing module 'reset_3_processing_system7_0_axi_periph_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:3663]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7NFJYF' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1281]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7NFJYF' (25#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1281]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_17CC8LG' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1413]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_17CC8LG' (26#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1413]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LMIL1C' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1545]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LMIL1C' (27#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1545]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_JZJXAB' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1677]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_JZJXAB' (28#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1677]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_T0VOJS' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1809]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_T0VOJS' (29#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1809]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17GYHCR' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:4587]
INFO: [Synth 8-6157] synthesizing module 'reset_3_auto_ds_1' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_auto_ds_1' (30#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_3_auto_pc_1' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_auto_pc_1' (31#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17GYHCR' (32#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:4587]
INFO: [Synth 8-6157] synthesizing module 'reset_3_xbar_2' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_xbar_2' (33#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_xbar_2_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'reset_3_xbar_2' requires 40 connections, but only 38 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:4546]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_processing_system7_0_axi_periph_0' (34#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:3663]
INFO: [Synth 8-6157] synthesizing module 'reset_3_reset_100M_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_reset_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_reset_100M_0' (35#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_reset_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'reset_100M' of module 'reset_3_reset_100M_0' requires 10 connections, but only 7 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2471]
INFO: [Synth 8-6157] synthesizing module 'reset_3_reset_24M_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_reset_24M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_reset_24M_0' (36#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_reset_24M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'reset_24M' of module 'reset_3_reset_24M_0' requires 10 connections, but only 7 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2479]
INFO: [Synth 8-6157] synthesizing module 'reset_3_zynq_ultra_ps_e_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_zynq_ultra_ps_e_0_0' (37#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/.Xil/Vivado-21952-kidre-N551JX/realtime/reset_3_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'reset_3_zynq_ultra_ps_e_0_0' requires 83 connections, but only 81 given [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:2487]
INFO: [Synth 8-6155] done synthesizing module 'reset_3' (38#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/synth/reset_3.v:1942]
INFO: [Synth 8-6155] done synthesizing module 'reset_3_wrapper' (39#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/hdl/reset_3_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_17GYHCR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_17GYHCR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_T0VOJS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_T0VOJS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_T0VOJS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_T0VOJS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_JZJXAB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_JZJXAB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_JZJXAB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_JZJXAB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LMIL1C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LMIL1C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1LMIL1C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1LMIL1C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17CC8LG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17CC8LG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17CC8LG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17CC8LG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_7NFJYF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_7NFJYF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_7NFJYF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_7NFJYF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design reset_3_processing_system7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1P7MVEQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1P7MVEQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1P7MVEQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1P7MVEQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_13ON75Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_13ON75Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_13ON75Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_13ON75Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_2E5YDH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_2E5YDH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_2E5YDH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_2E5YDH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13ULZ2X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13ULZ2X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13ULZ2X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13ULZ2X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[39]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[38]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[37]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[36]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[35]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[34]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[33]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[32]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[31]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[30]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[29]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[28]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[27]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[26]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[25]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[24]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[23]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[22]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[21]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[20]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[19]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[18]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[17]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[16]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[15]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[14]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[13]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[12]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[11]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[10]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[9]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[8]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[7]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_araddr[6]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[39]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[38]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[37]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[36]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[35]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[34]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[33]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[32]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[31]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[30]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[29]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[28]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[27]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[26]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[25]
WARNING: [Synth 8-3331] design VDMA_imp_17FTTQ4 has unconnected port s_axi_AXILiteS_awaddr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.816 ; gain = 0.000 ; free physical = 3748 ; free virtual = 15630
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.816 ; gain = 0.000 ; free physical = 3739 ; free virtual = 15622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.816 ; gain = 0.000 ; free physical = 3739 ; free virtual = 15621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ENABLE_RAW_STREAM_0/reset_3_ENABLE_RAW_STREAM_0/design_1_ENABLE_RAW_STREAM_0_in_context.xdc] for cell 'reset_3_i/ENABLE_RAW_STREAM'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ENABLE_RAW_STREAM_0/reset_3_ENABLE_RAW_STREAM_0/design_1_ENABLE_RAW_STREAM_0_in_context.xdc] for cell 'reset_3_i/ENABLE_RAW_STREAM'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axi_gpio_frame_intr_0/reset_3_axi_gpio_frame_intr_0/design_1_axi_gpio_frame_intr_0_in_context.xdc] for cell 'reset_3_i/axi_gpio_frame_intr'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axi_gpio_frame_intr_0/reset_3_axi_gpio_frame_intr_0/design_1_axi_gpio_frame_intr_0_in_context.xdc] for cell 'reset_3_i/axi_gpio_frame_intr'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axi_gpio_pl_reset_0/reset_3_axi_gpio_pl_reset_0/design_1_axi_gpio_pl_reset_0_in_context.xdc] for cell 'reset_3_i/axi_gpio_pl_reset'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axi_gpio_pl_reset_0/reset_3_axi_gpio_pl_reset_0/design_1_axi_gpio_pl_reset_0_in_context.xdc] for cell 'reset_3_i/axi_gpio_pl_reset'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_clk_wiz_0_0/reset_3_clk_wiz_0_0/prova_gpio_clk_wiz_0_0_in_context.xdc] for cell 'reset_3_i/clk_wiz_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_clk_wiz_0_0/reset_3_clk_wiz_0_0/prova_gpio_clk_wiz_0_0_in_context.xdc] for cell 'reset_3_i/clk_wiz_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_const_true_0/reset_3_const_true_0/design_1_ENABLE_RAW_STREAM_0_in_context.xdc] for cell 'reset_3_i/const_true'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_const_true_0/reset_3_const_true_0/design_1_ENABLE_RAW_STREAM_0_in_context.xdc] for cell 'reset_3_i/const_true'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_proc_sys_reset_0_0/reset_3_proc_sys_reset_0_0/design_1_reset_100M_0_in_context.xdc] for cell 'reset_3_i/proc_sys_reset_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_proc_sys_reset_0_0/reset_3_proc_sys_reset_0_0/design_1_reset_100M_0_in_context.xdc] for cell 'reset_3_i/proc_sys_reset_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_reset_100M_0/reset_3_reset_100M_0/design_1_reset_100M_0_in_context.xdc] for cell 'reset_3_i/reset_100M'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_reset_100M_0/reset_3_reset_100M_0/design_1_reset_100M_0_in_context.xdc] for cell 'reset_3_i/reset_100M'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_reset_24M_0/reset_3_reset_24M_0/design_1_reset_24M_0_in_context.xdc] for cell 'reset_3_i/reset_24M'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_reset_24M_0/reset_3_reset_24M_0/design_1_reset_24M_0_in_context.xdc] for cell 'reset_3_i/reset_24M'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_zynq_ultra_ps_e_0_0/reset_3_zynq_ultra_ps_e_0_0/reset_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'reset_3_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_zynq_ultra_ps_e_0_0/reset_3_zynq_ultra_ps_e_0_0/reset_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'reset_3_i/zynq_ultra_ps_e_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_xbar_2/reset_3_xbar_2/reset_3_xbar_2_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_xbar_2/reset_3_xbar_2/reset_3_xbar_2_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_pipeline_to_writer_0/reset_3_axis_data_fifo_pipeline_to_writer_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_pipeline_to_writer_0/reset_3_axis_data_fifo_pipeline_to_writer_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_raw_CHROMA_0/reset_3_axis_data_fifo_raw_CHROMA_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_raw_CHROMA'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_raw_CHROMA_0/reset_3_axis_data_fifo_raw_CHROMA_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_raw_CHROMA'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_raw_LUMA_0/reset_3_axis_data_fifo_raw_LUMA_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_raw_LUMA'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_data_fifo_raw_LUMA_0/reset_3_axis_data_fifo_raw_LUMA_0/design_1_axis_data_fifo_raw_LUMA_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_data_fifo_raw_LUMA'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_0_0/reset_3_axis_to_ddr_writer_0_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_0_0/reset_3_axis_to_ddr_writer_0_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_CHROMA_0/reset_3_axis_to_ddr_writer_CHROMA_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_CHROMA'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_CHROMA_0/reset_3_axis_to_ddr_writer_CHROMA_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_CHROMA'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_LUMA_0/reset_3_axis_to_ddr_writer_LUMA_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_LUMA'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_axis_to_ddr_writer_LUMA_0/reset_3_axis_to_ddr_writer_LUMA_0/design_1_axis_to_ddr_writer_0_0_in_context.xdc] for cell 'reset_3_i/VDMA/axis_to_ddr_writer_LUMA'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_xbar_1/reset_3_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'reset_3_i/VDMA/axi_mem_intercon_writer/xbar'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_xbar_1/reset_3_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'reset_3_i/VDMA/axi_mem_intercon_writer/xbar'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_LF_valid_to_AXIS_0/reset_3_LF_valid_to_AXIS_0/design_1_LF_valid_to_AXIS_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_LF_valid_to_AXIS_0/reset_3_LF_valid_to_AXIS_0/design_1_LF_valid_to_AXIS_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_c_counter_binary_0_0/reset_3_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_c_counter_binary_0_0/reset_3_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ov7670_LUMA_CHROMA_0_0/reset_3_ov7670_LUMA_CHROMA_0_0/design_1_ov7670_LUMA_CHROMA_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ov7670_LUMA_CHROMA_0_0/reset_3_ov7670_LUMA_CHROMA_0_0/design_1_ov7670_LUMA_CHROMA_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ov7670_interface_0_0/reset_3_ov7670_interface_0_0/design_1_ov7670_interface_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_ov7670_interface_0_0/reset_3_ov7670_interface_0_0/design_1_ov7670_interface_0_0_in_context.xdc] for cell 'reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_auto_ds_1/reset_3_auto_ds_1/design_1_auto_ds_6_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_auto_ds_1/reset_3_auto_ds_1/design_1_auto_ds_6_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_auto_pc_1/reset_3_auto_pc_1/design_1_auto_pc_5_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/reset_3/ip/reset_3_auto_pc_1/reset_3_auto_pc_1/design_1_auto_pc_5_in_context.xdc] for cell 'reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reset_3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reset_3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.070 ; gain = 0.000 ; free physical = 2940 ; free virtual = 15009
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'reset_3_i/VDMA/axis_data_fifo_raw_CHROMA' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'reset_3_i/VDMA/axis_data_fifo_raw_LUMA' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2340.070 ; gain = 533.254 ; free physical = 2876 ; free virtual = 14989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2340.070 ; gain = 533.254 ; free physical = 2876 ; free virtual = 14989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for reset_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/ENABLE_RAW_STREAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/axi_gpio_frame_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/axi_gpio_pl_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/const_true. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/reset_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/reset_24M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axi_mem_intercon_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_data_fifo_raw_CHROMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_data_fifo_raw_LUMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_to_ddr_writer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_to_ddr_writer_CHROMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axis_to_ddr_writer_LUMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/VDMA/axi_mem_intercon_writer/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2340.070 ; gain = 533.254 ; free physical = 2851 ; free virtual = 14965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2340.070 ; gain = 533.254 ; free physical = 2884 ; free virtual = 14998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2340.070 ; gain = 533.254 ; free physical = 2889 ; free virtual = 15005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_3_i/clk_wiz_0/clk_in1' to pin 'reset_3_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_3_i/clk_wiz_0/clk_out1' to pin 'reset_3_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reset_3_i/clk_wiz_0/clk_in1' to 'reset_3_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_3_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'reset_3_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2733.398 ; gain = 926.582 ; free physical = 2169 ; free virtual = 14289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2733.398 ; gain = 926.582 ; free physical = 2167 ; free virtual = 14288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2735.398 ; gain = 928.582 ; free physical = 2167 ; free virtual = 14287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2165 ; free virtual = 14286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |reset_3_xbar_2                              |         1|
|2     |reset_3_auto_ds_1                           |         1|
|3     |reset_3_auto_pc_1                           |         1|
|4     |reset_3_ENABLE_RAW_STREAM_0                 |         1|
|5     |reset_3_axi_gpio_frame_intr_0               |         1|
|6     |reset_3_axi_gpio_pl_reset_0                 |         1|
|7     |reset_3_clk_wiz_0_0                         |         1|
|8     |reset_3_const_true_0                        |         1|
|9     |reset_3_proc_sys_reset_0_0                  |         1|
|10    |reset_3_reset_100M_0                        |         1|
|11    |reset_3_reset_24M_0                         |         1|
|12    |reset_3_zynq_ultra_ps_e_0_0                 |         1|
|13    |reset_3_LF_valid_to_AXIS_0                  |         1|
|14    |reset_3_c_counter_binary_0_0                |         1|
|15    |reset_3_ov7670_LUMA_CHROMA_0_0              |         1|
|16    |reset_3_ov7670_interface_0_0                |         1|
|17    |reset_3_xbar_1                              |         1|
|18    |reset_3_axis_data_fifo_pipeline_to_writer_0 |         1|
|19    |reset_3_axis_data_fifo_raw_CHROMA_0         |         1|
|20    |reset_3_axis_data_fifo_raw_LUMA_0           |         1|
|21    |reset_3_axis_to_ddr_writer_0_0              |         1|
|22    |reset_3_axis_to_ddr_writer_CHROMA_0         |         1|
|23    |reset_3_axis_to_ddr_writer_LUMA_0           |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |reset_3_ENABLE_RAW_STREAM_0                 |     1|
|2     |reset_3_LF_valid_to_AXIS_0                  |     1|
|3     |reset_3_auto_ds_1                           |     1|
|4     |reset_3_auto_pc_1                           |     1|
|5     |reset_3_axi_gpio_frame_intr_0               |     1|
|6     |reset_3_axi_gpio_pl_reset_0                 |     1|
|7     |reset_3_axis_data_fifo_pipeline_to_writer_0 |     1|
|8     |reset_3_axis_data_fifo_raw_CHROMA_0         |     1|
|9     |reset_3_axis_data_fifo_raw_LUMA_0           |     1|
|10    |reset_3_axis_to_ddr_writer_0_0              |     1|
|11    |reset_3_axis_to_ddr_writer_CHROMA_0         |     1|
|12    |reset_3_axis_to_ddr_writer_LUMA_0           |     1|
|13    |reset_3_c_counter_binary_0_0                |     1|
|14    |reset_3_clk_wiz_0_0                         |     1|
|15    |reset_3_const_true_0                        |     1|
|16    |reset_3_ov7670_LUMA_CHROMA_0_0              |     1|
|17    |reset_3_ov7670_interface_0_0                |     1|
|18    |reset_3_proc_sys_reset_0_0                  |     1|
|19    |reset_3_reset_100M_0                        |     1|
|20    |reset_3_reset_24M_0                         |     1|
|21    |reset_3_xbar_1                              |     1|
|22    |reset_3_xbar_2                              |     1|
|23    |reset_3_zynq_ultra_ps_e_0_0                 |     1|
|24    |IBUF                                        |    11|
|25    |OBUF                                        |     3|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------------------+------+
|      |Instance                            |Module                                    |Cells |
+------+------------------------------------+------------------------------------------+------+
|1     |top                                 |                                          |  3415|
|2     |  reset_3_i                         |reset_3                                   |  3401|
|3     |    processing_system7_0_axi_periph |reset_3_processing_system7_0_axi_periph_0 |  1195|
|4     |      s00_couplers                  |s00_couplers_imp_17GYHCR                  |   519|
|5     |    OV7670_GRAYSCALE_TO_AXIS        |OV7670_GRAYSCALE_TO_AXIS_imp_K6SLVG       |    61|
|6     |    VDMA                            |VDMA_imp_17FTTQ4                          |  1611|
|7     |      axi_mem_intercon_writer       |reset_3_axi_mem_intercon_writer_0         |   438|
+------+------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.398 ; gain = 929.582 ; free physical = 2166 ; free virtual = 14287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 2736.398 ; gain = 396.328 ; free physical = 2205 ; free virtual = 14326
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2736.406 ; gain = 929.582 ; free physical = 2205 ; free virtual = 14326
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 119 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:33 . Memory (MB): peak = 2765.047 ; gain = 1206.352 ; free physical = 2192 ; free virtual = 14313
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1/reset_3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reset_3_wrapper_utilization_synth.rpt -pb reset_3_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2765.047 ; gain = 0.000 ; free physical = 2180 ; free virtual = 14301
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 17:47:59 2020...
