Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu Nov 30 12:20:55 2023
| Host             : 25da8ddd604d running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file game_top_power_routed.rpt -pb game_top_power_summary_routed.pb -rpx game_top_power_routed.rpx
| Design           : game_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.398        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.295        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.015 |        6 |       --- |             --- |
| Slice Logic    |     0.070 |    41912 |       --- |             --- |
|   LUT as Logic |     0.066 |    19288 |     63400 |           30.42 |
|   CARRY4       |     0.004 |     5123 |     15850 |           32.32 |
|   Register     |    <0.001 |     6795 |    126800 |            5.36 |
|   BUFG         |    <0.001 |        3 |        32 |            9.38 |
|   Others       |     0.000 |      691 |       --- |             --- |
| Signals        |     0.051 |    19398 |       --- |             --- |
| Block RAM      |     0.013 |       91 |       135 |           67.41 |
| MMCM           |     0.094 |        1 |         6 |           16.67 |
| DSPs           |     0.031 |       54 |       240 |           22.50 |
| I/O            |     0.020 |       35 |       210 |           16.67 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     0.398 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.198 |       0.180 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.053 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+--------------------------------------+-----------------+
| Clock                     | Domain                               | Constraint (ns) |
+---------------------------+--------------------------------------+-----------------+
| clk_out1_clk_wiz_0        | clock_wizard/inst/clk_out1_clk_wiz_0 |            12.0 |
| clk_out2_clk_wiz_0        | clock_wizard/inst/clk_out2_clk_wiz_0 |           211.6 |
| clkfbout_clk_wiz_0        | clock_wizard/inst/clkfbout_clk_wiz_0 |            50.0 |
| clock_wizard/inst/clk_in1 | clk_IBUF_BUFG                        |            10.0 |
+---------------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| game_top                              |     0.295 |
|   clock_wizard                        |     0.094 |
|     inst                              |     0.094 |
|   drawcon                             |     0.065 |
|     background_sprite                 |     0.004 |
|       U0                              |     0.004 |
|     genblk1[1].cannon_draw            |     0.003 |
|       cannon_sprite                   |     0.003 |
|     genblk1[2].cannon_draw            |     0.004 |
|       cannon_sprite                   |     0.003 |
|     genblk1[3].cannon_draw            |     0.004 |
|       cannon_sprite                   |     0.003 |
|     genblk2[1].genblk1[0].bullet_draw |     0.001 |
|     genblk3[1].genblk1[1].enemy_draw  |     0.001 |
|     genblk3[1].genblk1[2].enemy_draw  |     0.001 |
|     genblk3[1].genblk1[3].enemy_draw  |     0.001 |
|     genblk3[1].genblk1[7].enemy_draw  |     0.001 |
|     genblk3[1].genblk1[8].enemy_draw  |     0.001 |
|     genblk3[1].genblk1[9].enemy_draw  |     0.001 |
|     genblk3[2].genblk1[10].enemy_draw |     0.001 |
|     genblk3[2].genblk1[11].enemy_draw |     0.001 |
|     genblk3[2].genblk1[12].enemy_draw |     0.001 |
|     genblk3[2].genblk1[13].enemy_draw |     0.001 |
|     genblk3[2].genblk1[14].enemy_draw |     0.001 |
|     genblk3[2].genblk1[15].enemy_draw |     0.001 |
|     genblk3[2].genblk1[3].enemy_draw  |     0.001 |
|     genblk3[2].genblk1[9].enemy_draw  |     0.001 |
|     genblk3[3].genblk1[10].enemy_draw |     0.001 |
|     genblk3[3].genblk1[11].enemy_draw |     0.001 |
|     genblk3[3].genblk1[7].enemy_draw  |     0.001 |
|   genblk1[1].genblk1[0].bullet        |     0.002 |
|   genblk1[1].genblk1[1].bullet        |     0.002 |
|   genblk1[1].genblk1[2].bullet        |     0.002 |
|   genblk1[1].genblk1[3].bullet        |     0.002 |
|   genblk1[2].genblk1[0].bullet        |     0.002 |
|   genblk1[2].genblk1[1].bullet        |     0.002 |
|   genblk1[2].genblk1[2].bullet        |     0.002 |
|   genblk1[2].genblk1[3].bullet        |     0.002 |
|   genblk1[3].genblk1[0].bullet        |     0.002 |
|   genblk1[3].genblk1[1].bullet        |     0.002 |
|   genblk1[3].genblk1[2].bullet        |     0.002 |
|   genblk1[3].genblk1[3].bullet        |     0.002 |
|   genblk2[1].genblk1[0].enemy         |     0.001 |
|   genblk2[1].genblk1[10].enemy        |     0.002 |
|   genblk2[1].genblk1[11].enemy        |     0.002 |
|   genblk2[1].genblk1[12].enemy        |     0.001 |
|   genblk2[1].genblk1[13].enemy        |     0.001 |
|   genblk2[1].genblk1[14].enemy        |     0.001 |
|   genblk2[1].genblk1[15].enemy        |     0.002 |
|   genblk2[1].genblk1[1].enemy         |     0.001 |
|   genblk2[1].genblk1[2].enemy         |     0.001 |
|   genblk2[1].genblk1[3].enemy         |     0.001 |
|   genblk2[1].genblk1[4].enemy         |     0.002 |
|   genblk2[1].genblk1[5].enemy         |     0.007 |
|   genblk2[1].genblk1[6].enemy         |     0.001 |
|   genblk2[1].genblk1[7].enemy         |     0.002 |
|   genblk2[1].genblk1[8].enemy         |     0.002 |
|   genblk2[1].genblk1[9].enemy         |     0.001 |
|   genblk2[2].genblk1[0].enemy         |     0.002 |
|   genblk2[2].genblk1[10].enemy        |     0.002 |
|   genblk2[2].genblk1[11].enemy        |     0.002 |
|   genblk2[2].genblk1[12].enemy        |     0.002 |
|   genblk2[2].genblk1[13].enemy        |     0.002 |
|   genblk2[2].genblk1[14].enemy        |     0.002 |
|   genblk2[2].genblk1[15].enemy        |     0.002 |
|   genblk2[2].genblk1[1].enemy         |     0.002 |
|   genblk2[2].genblk1[2].enemy         |     0.002 |
|   genblk2[2].genblk1[3].enemy         |     0.002 |
|   genblk2[2].genblk1[4].enemy         |     0.002 |
|   genblk2[2].genblk1[5].enemy         |     0.001 |
|   genblk2[2].genblk1[6].enemy         |     0.002 |
|   genblk2[2].genblk1[7].enemy         |     0.002 |
|   genblk2[2].genblk1[8].enemy         |     0.002 |
|   genblk2[2].genblk1[9].enemy         |     0.002 |
|   genblk2[3].genblk1[0].enemy         |     0.001 |
|   genblk2[3].genblk1[10].enemy        |     0.002 |
|   genblk2[3].genblk1[11].enemy        |     0.002 |
|   genblk2[3].genblk1[12].enemy        |     0.002 |
|   genblk2[3].genblk1[13].enemy        |     0.002 |
|   genblk2[3].genblk1[14].enemy        |     0.001 |
|   genblk2[3].genblk1[15].enemy        |     0.001 |
|   genblk2[3].genblk1[1].enemy         |     0.001 |
|   genblk2[3].genblk1[2].enemy         |     0.002 |
|   genblk2[3].genblk1[3].enemy         |     0.001 |
|   genblk2[3].genblk1[4].enemy         |     0.002 |
|   genblk2[3].genblk1[5].enemy         |     0.001 |
|   genblk2[3].genblk1[6].enemy         |     0.001 |
|   genblk2[3].genblk1[7].enemy         |     0.001 |
|   genblk2[3].genblk1[8].enemy         |     0.002 |
|   genblk2[3].genblk1[9].enemy         |     0.002 |
|   vga                                 |     0.007 |
+---------------------------------------+-----------+


