[{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =3<span style=\"color:blue;\">'<\/span>b101<\/span><span style=\"font-size:16px;font-family: 宋体;\">，<\/span><span style=\"font-size:16px;\">b=5<span style=\"color:blue;\">'<\/span>b11001<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">{b,a}<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">8’b11001101<\/span>","analysis":"<b>解析：<\/b>  C、{b,a}是将a和b按照b在高位，a在低位的顺序进行位拼接，所以拼接后的结果为一个8比特变量，其值为8’b11001101。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =4’b1010<\/span><span style=\"font-size:16px;font-family:宋体;\">，<\/span><span style=\"font-size:16px;\">b=4’b1100<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">a &amp; b<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">4’b1000<\/span>","analysis":"<b>解析：<\/b>  A、a & b表示对a和b进行位与运算，将a和b的各位对应相与，结果为4’b1000。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列语句中，不属于并行语句的是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">case<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">语句<\/span>","analysis":"<b>解析：<\/b>  B、case语句是只能在过程语句中使用的高级语句，不属于并行语句。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列<\/span><span style=\"font-size:16px;\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述的电路是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">D<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">触发器<\/span>","analysis":"<b>解析：<\/b>  C、在CLK的每个上升沿，将DATA信号的电平赋给Q，所以这段代码是描述D触发器功能的。"},{"caption":"<span style=\"font-size:16px;\">下列Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述的是一个计数器，该计数器的模是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"12","analysis":"<b>解析：<\/b>  D、在时钟信号CLK下降沿作用下，计数器进行加法计数，11之后的下一个状态为0，所以计数规律为01…101101…，即该计数器为模12计数器。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在语句<\/span><span style=\"font-size:16px;\">assign Y = sel ? 0 : 1;<\/span><span style=\"font-size:16px;font-family:宋体;\">中，当<\/span><span style=\"font-size:16px;\">sel=0<\/span><span style=\"font-size:16px;font-family:宋体;\">时，<\/span><span style=\"font-size:16px;\">Y<\/span><span style=\"font-size:16px;font-family:宋体;\">的值为<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"1","analysis":"<b>解析：<\/b>  D、在条件运算符cond_expr ? expr1 : expr2中，假如cond_expr为真(即值为1 )，选择expr1；假如cond_expr为假(值为0 )，选择expr2。，因此sel=0时，Y=1。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在连续赋值语句中被赋值的变量应该定义为哪种数据类型<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"wire<br\/>","analysis":"<b>解析：<\/b>  C、在关键词assign引导的连续赋值语句中被赋值的变量只能是wire类型。reg和time类型均属于寄存器类型，寄存器类型的变量不能在连续赋值语句中被赋值。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">随着<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">EDA<\/span><span style=\"font-size:16px;font-family:宋体;\">技术的不断完善与成熟，<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">(        )<\/span><span style=\"font-size:16px;font-family:宋体;\">设计方法更多的被应用于<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">设计当中。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">自顶向下<\/span>","analysis":"<b>解析：<\/b>  B、电路图是传统设计方法中的基本输入形式，自底向上设计方法是传统设计方法，在EDA技术的辅助下，现代电路系统设计采用的是自顶向下的设计方法。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">基于<\/span><span style=\"font-size:16px;\">EDA<\/span><span style=\"font-size:16px;font-family: 宋体;\">技术的现代电子系统设计流程为：原理图<\/span><span style=\"font-size:16px;\">\/HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">文本输入→功能仿真→<\/span><span style=\"font-size:16px;\">(     )<\/span><span style=\"font-size:16px;font-family:宋体;\">→布局布线→<\/span><span style=\"font-size:16px;\">(     )<\/span><span style=\"font-size:16px;font-family:宋体;\">→编程下载→硬件测试。正确的是<\/span><span style=\"font-size:16px;\"> (    ) <\/span><span style=\"font-size:16px;font-family:宋体;\">。<\/span><span style=\"font-size:16px;\"> <\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">③②<\/span>","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">有限状态机<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">FSM<\/span><span style=\"font-size:16px;font-family:宋体;\">分为组合和时序两种类型。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>有限状态机FSM分为Mearly型，Moore型。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在模块中如果没有明确地说明输入、输出端口的数据类型，则其缺省值是位宽为<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">1<\/span><span style=\"font-size:16px;font-family:宋体;\">位的<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">wire<\/span><span style=\"font-size:16px;font-family:宋体;\">型变量。<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下面是对两个<\/span><span style=\"font-size:16px;\">8<\/span><span style=\"font-size:16px;font-family: 宋体;\">位二进制数的大小进行比较的程序，该程序正确吗？<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>程序包含以下几个错误：1. always语句缺少敏感信号列表；2. 在if=else语句的每一个分支都应该对AGTB、ALTB、AEQB进行赋值。3. AGTB、ALTB、AEQB应该定义为reg类型。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下面是将输入的<\/span><span style=\"font-size:16px;\">4<\/span><span style=\"font-size:16px;font-family: 宋体;\">位二进制数转换成为两个<\/span><span style=\"font-size:16px;\">8421 BCD<\/span><span style=\"font-size:16px;font-family:宋体;\">码的程序，该程序正确吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下面是一个<\/span><span style=\"font-size:16px;\">4<\/span><span style=\"font-size:16px;font-family: 宋体;\">位的双向移位寄存器程序，该程序正确吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">中，下列语句哪个不是条件语句？（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">      <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"repeat","analysis":"<b>解析：<\/b>  D、repeat语句是循环语句，不是条件语句"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">非阻塞性赋值运算符为（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">  <\/span><span style=\"font-size:16px;font-family:宋体;\">）。<\/span>","answer":"<=<br\/>","analysis":"<b>解析：<\/b>  C、阻塞性赋值运算符为=，非阻塞性赋值运算符为<=。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =2’b10<\/span><span style=\"font-size:16px;font-family:宋体;\">，<\/span><span style=\"font-size:16px;\">b=3’b110<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">{a,b}<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">5’b10110<\/span>","analysis":"<b>解析：<\/b>  D、{a,b}是将a和b按照a在高位，b在低位的顺序进行位拼接，所以拼接后的结果为一个5比特变量，其值为5’b10110。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =4’b1010<\/span><span style=\"font-size:16px;font-family:宋体;\">，<\/span><span style=\"font-size:16px;\">b=4’b1100<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">a &amp; b<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">4’b1000<\/span>","analysis":"<b>解析：<\/b>  C、a & b表示对a和b进行位与运算，将a和b的各位对应相与，结果为4’b1000。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\"> a =4’b1010<\/span><span style=\"font-size:16px;font-family:宋体;\">，<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">b=4’b1100<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size: 16px;font-family:'Calibri','sans-serif';\">&amp;(a &amp; b)<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">1’b0<\/span>","analysis":"<b>解析：<\/b>  A、令Z=a & b表示对a和b进行位与运算，将a和b的各位对应相与，结果为Z=4’b1000。&(Z) 表示对Z进行缩位与运算，即将Z的所有位相与，结果为1’b0"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列语句中，不属于并行语句的是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">case<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">语句<\/span>","analysis":"<b>解析：<\/b>  A、case语句是只能在过程语句中使用的高级语句，不属于并行语句。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列<\/span><span style=\"font-size:16px;\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述的电路是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">D<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">触发器<\/span>","analysis":"<b>解析：<\/b>  A、在CLK的每个上升沿，将DATA信号的电平赋给Q，所以这段代码是描述D触发器功能的。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在语句<\/span><span style=\"font-size:16px;\">assign Y = sel ? 0 : 1;<\/span><span style=\"font-size:16px;font-family:宋体;\">中，当<\/span><span style=\"font-size:16px;\">sel=0<\/span><span style=\"font-size:16px;font-family:宋体;\">时，<\/span><span style=\"font-size:16px;\">Y<\/span><span style=\"font-size:16px;font-family:宋体;\">的值为<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"1","analysis":"<b>解析：<\/b>  B、在条件运算符cond_expr ? expr1 : expr2中，假如cond_expr为真(即值为1 )，选择expr1；假如cond_expr为假(值为0 )，选择expr2。，因此sel=0时，Y=1。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在连续赋值语句中被赋值的变量应该定义为哪种数据类型<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"wire<br\/>","analysis":"<b>解析：<\/b>  B、在关键词assign引导的连续赋值语句中被赋值的变量只能是wire类型。reg和time类型均属于寄存器类型，寄存器类型的变量不能在连续赋值语句中被赋值。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">相等运算符（＝＝）与全等运算符（＝＝＝）的用法一样，没有任何区别。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>\"==\"要求参与比较的两个操作数必须诸位相等，其结果才为1。如果操作数存在x和z，则结果为0。\"===\"可以比较含有x和z的操作数。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">阻塞性赋值运算符为（<\/span><span style=\"font-size:16px;\">  <\/span><span style=\"font-size:16px;font-family:宋体;\">）。<\/span>","answer":"=<br\/>","analysis":"<b>解析：<\/b>  D、阻塞性赋值运算符为=，非阻塞性赋值运算符为<=。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =2’b10<\/span><span style=\"font-size:16px;font-family:宋体;\">，<\/span><span style=\"font-size:16px;\">b=3’b110<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">{a,b}<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">5’b10110<\/span>","analysis":"<b>解析：<\/b>  A、{a,b}是将a和b按照a在高位，b在低位的顺序进行位拼接，所以拼接后的结果为一个5比特变量，其值为5’b10110。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列语句中，不属于并行语句的是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">case<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">语句<\/span>","analysis":"<b>解析：<\/b>  D、case语句是只能在过程语句中使用的高级语句，不属于并行语句。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在语句<\/span><span style=\"font-size:16px;\">assign Y = sel ? 0 : 1;<\/span><span style=\"font-size:16px;font-family:宋体;\">中，当<\/span><span style=\"font-size:16px;\">sel=0<\/span><span style=\"font-size:16px;font-family:宋体;\">时，<\/span><span style=\"font-size:16px;\">Y<\/span><span style=\"font-size:16px;font-family:宋体;\">的值为<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"1","analysis":"<b>解析：<\/b>  A、在条件运算符cond_expr ? expr1 : expr2中，假如cond_expr为真(即值为1 )，选择expr1；假如cond_expr为假(值为0 )，选择expr2。，因此sel=0时，Y=1。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">中，下列标识符不正确的是<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">(     )<\/span><span style=\"font-size:16px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">Real?<\/span>","analysis":"<b>解析：<\/b>  D、标识符通常由英文字母、数字、$符和下划线组成，并且规定标识符必须以英文字母或下划线开始，不能以数字或$符开头。标识符有大、小写之分。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">随着<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">EDA<\/span><span style=\"font-size:16px;font-family:宋体;\">技术的不断完善与成熟，<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">(        )<\/span><span style=\"font-size:16px;font-family:宋体;\">设计方法更多的被应用于<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">设计当中。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">自顶向下<\/span>","analysis":"<b>解析：<\/b>  D、电路图是传统设计方法中的基本输入形式，自底向上设计方法是传统设计方法，在EDA技术的辅助下，现代电路系统设计采用的是自顶向下的设计方法。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">对语句<\/span><span style=\"font-size:16px;\">assign Y = sel ? A : B;<\/span><span style=\"font-size:16px;font-family:宋体;\">进行逻辑综合，得到的硬件电路为<\/span><span style=\"font-size:16px;\"> (     )<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">数据选择器<\/span>","analysis":"<b>解析：<\/b>  C、在条件运算符cond_expr ? expr1 : expr2中，假如cond_expr为真(即值为1 )，选择expr1；假如cond_expr为假(值为0 )，选择expr2。，因此sel=0时，Y=B，sel=1时，Y=A，即该电路为数据选择器。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列<\/span><span style=\"font-size:16px;\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述电路是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">三态门<\/span>","analysis":"<b>解析：<\/b>  C、在条件运算符cond_expr ? expr1 : expr2中，假如cond_expr为真(即值为1 )，选择expr1；假如cond_expr为假(值为0 )，选择expr2。，因此EN=0时，OUT=1’bz，表示输出为三态；EN=1时，OUT=IN，即该电路为三态门。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列<\/span><span style=\"font-size:16px;\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述电路功能是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">移位寄存器<\/span>","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序模块是以<\/span><span style=\"font-size: 16px;font-family:'Calibri','sans-serif';\">module<\/span><span style=\"font-size:16px;font-family:宋体;\">开始，以<\/span><span style=\"font-size: 16px;font-family:'Calibri','sans-serif';\">endmodule<\/span><span style=\"font-size:16px;font-family:宋体;\">结尾的。<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下面是用过程赋值语句为异或门和与门建模写的一段程序，该程序正确吗？<\/span><span style=\"font-size:16px;\"> <\/span>","answer":"wrong","analysis":"<b>解析：<\/b>Y和overflow应该被定义为reg类型。initial语句不能被综合，因此应该采用always语句建模。end, endmodule后面不应该有分号。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">中，下列语句哪个不是条件语句？（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">      <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"repeat","analysis":"<b>解析：<\/b>  B、repeat语句是循环语句，不是条件语句"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">中，下列语句哪个不是循环语句？（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">      <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"casez","analysis":"<b>解析：<\/b>  D、casez语句是条件语句，不是循环语句"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =3<span style=\"color:blue;\">'<\/span>b101<\/span><span style=\"font-size:16px;font-family: 宋体;\">，<\/span><span style=\"font-size:16px;\">b=5<span style=\"color:blue;\">'<\/span>b11001<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">{b,a}<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">8’b11001101<\/span>","analysis":"<b>解析：<\/b>  B、{b,a}是将a和b按照b在高位，a在低位的顺序进行位拼接，所以拼接后的结果为一个8比特变量，其值为8’b11001101。"},{"caption":"<span style=\"font-size:16px;\">下列Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述的是一个计数器，该计数器的模是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"12","analysis":"<b>解析：<\/b>  C、在时钟信号CLK下降沿作用下，计数器进行加法计数，11之后的下一个状态为0，所以计数规律为01…101101…，即该计数器为模12计数器。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">随着<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">EDA<\/span><span style=\"font-size:16px;font-family:宋体;\">技术的不断完善与成熟，<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">(        )<\/span><span style=\"font-size:16px;font-family:宋体;\">设计方法更多的被应用于<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">设计当中。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">自顶向下<\/span>","analysis":"<b>解析：<\/b>  C、电路图是传统设计方法中的基本输入形式，自底向上设计方法是传统设计方法，在EDA技术的辅助下，现代电路系统设计采用的是自顶向下的设计方法。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">下列<\/span><span style=\"font-size:16px;\">Verilog HDL<\/span><span style=\"font-size:16px;font-family:宋体;\">程序所描述电路功能是（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">3\/8<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">线译码器<\/span>","analysis":""},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">非阻塞性赋值运算符为（<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">  <\/span><span style=\"font-size:16px;font-family:宋体;\">）。<\/span>","answer":"<=<br\/>","analysis":"<b>解析：<\/b>  B、阻塞性赋值运算符为=，非阻塞性赋值运算符为<=。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">已知<\/span><span style=\"font-size:16px;\"> a =3<span style=\"color:blue;\">'<\/span>b101<\/span><span style=\"font-size:16px;font-family: 宋体;\">，<\/span><span style=\"font-size:16px;\">b=5<span style=\"color:blue;\">'<\/span>b11001<\/span><span style=\"font-size:16px;font-family:宋体;\">，那么<\/span><span style=\"font-size:16px;\">{b,a}<\/span><span style=\"font-size:16px;font-family:宋体;\">＝（<\/span><span style=\"font-size:16px;\">   <\/span><span style=\"font-size:16px;font-family:宋体;\">）<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">8’b11001101<\/span>","analysis":"<b>解析：<\/b>  A、{b,a}是将a和b按照b在高位，a在低位的顺序进行位拼接，所以拼接后的结果为一个8比特变量，其值为8’b11001101。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在连续赋值语句中被赋值的变量应该定义为哪种数据类型<\/span><span style=\"font-size:16px;\">(     )<\/span>","answer":"wire<br\/>","analysis":"<b>解析：<\/b>  A、在关键词assign引导的连续赋值语句中被赋值的变量只能是wire类型。reg和time类型均属于寄存器类型，寄存器类型的变量不能在连续赋值语句中被赋值。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">在<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">Verilog HDL<\/span><span style=\"font-size:16px;font-family: 宋体;\">中，下列标识符不正确的是<\/span><span style=\"font-size:16px;font-family:'Calibri','sans-serif';\">(     )<\/span><span style=\"font-size:16px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:'Calibri','sans-serif';\">Real?<\/span>","analysis":"<b>解析：<\/b>  C、标识符通常由英文字母、数字、$符和下划线组成，并且规定标识符必须以英文字母或下划线开始，不能以数字或$符开头。标识符有大、小写之分。"},{"caption":"<span style=\"font-size:16px;font-family:宋体;\">阻塞性赋值运算符为（<\/span><span style=\"font-size:16px;\">  <\/span><span style=\"font-size:16px;font-family:宋体;\">）。<\/span>","answer":"=<br\/>","analysis":"<b>解析：<\/b>  B、阻塞性赋值运算符为=，非阻塞性赋值运算符为<=。"}]