Classic Timing Analyzer report for UART
Sun Aug 27 14:24:51 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'sys_clk'
  7. Clock Hold: 'sys_clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.415 ns                         ; rx                             ; UART_Receiver:u1|state.WAIT_START ; --         ; sys_clk  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.918 ns                         ; UART_Receiver:u1|shift_reg[1]  ; data_out[1]                       ; sys_clk    ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.535 ns                        ; rx                             ; ready                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.269 ns                         ; rx                             ; UART_Receiver:u1|shift_reg[0]     ; --         ; sys_clk  ; 0            ;
; Clock Setup: 'sys_clk'       ; N/A                                      ; None          ; 94.79 MHz ( period = 10.550 ns ) ; UART_Receiver:u1|shift_reg[2]  ; UART_Receiver:u1|state.WAIT_START ; sys_clk    ; sys_clk  ; 0            ;
; Clock Hold: 'sys_clk'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; UART_Receiver:u1|state.RECEIVE ; UART_Receiver:u1|bit_counter[2]   ; sys_clk    ; sys_clk  ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                   ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-----------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; sys_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sys_clk'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 94.79 MHz ( period = 10.550 ns )               ; UART_Receiver:u1|shift_reg[2]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 98.17 MHz ( period = 10.186 ns )               ; UART_Receiver:u1|shift_reg[5]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; 98.41 MHz ( period = 10.162 ns )               ; UART_Receiver:u1|shift_reg[0]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; 100.56 MHz ( period = 9.944 ns )               ; UART_Receiver:u1|shift_reg[3]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; 102.42 MHz ( period = 9.764 ns )               ; UART_Receiver:u1|shift_reg[6]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; 103.48 MHz ( period = 9.664 ns )               ; UART_Receiver:u1|shift_reg[1]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; 103.63 MHz ( period = 9.650 ns )               ; UART_Receiver:u1|shift_reg[4]       ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 104.23 MHz ( period = 9.594 ns )               ; UART_Receiver:u1|shift_reg[2]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 108.34 MHz ( period = 9.230 ns )               ; UART_Receiver:u1|shift_reg[5]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 108.62 MHz ( period = 9.206 ns )               ; UART_Receiver:u1|shift_reg[0]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; 113.53 MHz ( period = 8.808 ns )               ; UART_Receiver:u1|shift_reg[6]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; 116.36 MHz ( period = 8.594 ns )               ; UART_Receiver:u1|shift_reg[4]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; 123.12 MHz ( period = 8.122 ns )               ; UART_Receiver:u1|shift_reg[3]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; 123.37 MHz ( period = 8.106 ns )               ; UART_Receiver:u1|shift_reg[1]       ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns )               ; UART_Receiver:u1|bit_counter[2]     ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns )               ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; UART_Receiver:u1|bit_counter[1]     ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; 255.49 MHz ( period = 3.914 ns )               ; UART_Receiver:u1|bit_counter[2]     ; UART_Receiver:u1|state.CHECK_PARITY ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; 258.60 MHz ( period = 3.867 ns )               ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|state.CHECK_PARITY ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.023 ns                ;
; N/A   ; 272.33 MHz ( period = 3.672 ns )               ; UART_Receiver:u1|bit_counter[1]     ; UART_Receiver:u1|state.CHECK_PARITY ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|state.RECEIVE      ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.798 ns                ;
; N/A   ; 299.40 MHz ( period = 3.340 ns )               ; UART_Receiver:u1|bit_counter[1]     ; UART_Receiver:u1|state.RECEIVE      ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; 334.22 MHz ( period = 2.992 ns )               ; UART_Receiver:u1|bit_counter[2]     ; UART_Receiver:u1|state.RECEIVE      ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; UART_Receiver:u1|state.RECEIVE      ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[1]     ; UART_Receiver:u1|bit_counter[1]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|bit_counter[0]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[2]     ; UART_Receiver:u1|bit_counter[2]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|bit_counter[1]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[1]     ; UART_Receiver:u1|bit_counter[2]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.081 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|bit_counter[0]     ; UART_Receiver:u1|bit_counter[2]     ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.RECEIVE      ; UART_Receiver:u1|state.CHECK_PARITY ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.CHECK_STOP   ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[4]       ; UART_Receiver:u1|shift_reg[5]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[5]       ; UART_Receiver:u1|shift_reg[6]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.CHECK_PARITY ; UART_Receiver:u1|state.CHECK_STOP   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.CHECK_PARITY ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[3]       ; UART_Receiver:u1|shift_reg[4]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.WAIT_START   ; UART_Receiver:u1|state.RECEIVE      ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[0]       ; UART_Receiver:u1|shift_reg[1]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[2]       ; UART_Receiver:u1|shift_reg[3]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.498 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|shift_reg[1]       ; UART_Receiver:u1|shift_reg[2]       ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.WAIT_START   ; UART_Receiver:u1|state.WAIT_START   ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_Receiver:u1|state.RECEIVE      ; UART_Receiver:u1|state.RECEIVE      ; sys_clk    ; sys_clk  ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sys_clk'                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                           ; To                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; UART_Receiver:u1|state.RECEIVE ; UART_Receiver:u1|bit_counter[2] ; sys_clk    ; sys_clk  ; None                       ; None                       ; 0.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; UART_Receiver:u1|state.RECEIVE ; UART_Receiver:u1|bit_counter[0] ; sys_clk    ; sys_clk  ; None                       ; None                       ; 0.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; UART_Receiver:u1|state.RECEIVE ; UART_Receiver:u1|bit_counter[1] ; sys_clk    ; sys_clk  ; None                       ; None                       ; 0.753 ns                 ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                ; To Clock ;
+-------+--------------+------------+------+-----------------------------------+----------+
; N/A   ; None         ; 4.415 ns   ; rx   ; UART_Receiver:u1|state.WAIT_START ; sys_clk  ;
; N/A   ; None         ; 3.937 ns   ; rx   ; UART_Receiver:u1|state.CHECK_STOP ; sys_clk  ;
; N/A   ; None         ; 3.319 ns   ; rx   ; UART_Receiver:u1|state.RECEIVE    ; sys_clk  ;
; N/A   ; None         ; 0.246 ns   ; rx   ; UART_Receiver:u1|shift_reg[0]     ; sys_clk  ;
+-------+--------------+------------+------+-----------------------------------+----------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+-----------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------+-------------+------------+
; N/A   ; None         ; 9.918 ns   ; UART_Receiver:u1|shift_reg[1]     ; data_out[1] ; sys_clk    ;
; N/A   ; None         ; 9.120 ns   ; UART_Receiver:u1|shift_reg[3]     ; data_out[3] ; sys_clk    ;
; N/A   ; None         ; 8.991 ns   ; UART_Receiver:u1|shift_reg[2]     ; data_out[2] ; sys_clk    ;
; N/A   ; None         ; 8.526 ns   ; UART_Receiver:u1|shift_reg[5]     ; data_out[5] ; sys_clk    ;
; N/A   ; None         ; 8.208 ns   ; UART_Receiver:u1|shift_reg[0]     ; data_out[0] ; sys_clk    ;
; N/A   ; None         ; 8.199 ns   ; UART_Receiver:u1|shift_reg[6]     ; data_out[6] ; sys_clk    ;
; N/A   ; None         ; 8.199 ns   ; UART_Receiver:u1|shift_reg[4]     ; data_out[4] ; sys_clk    ;
; N/A   ; None         ; 7.902 ns   ; UART_Receiver:u1|state.CHECK_STOP ; ready       ; sys_clk    ;
+-------+--------------+------------+-----------------------------------+-------------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 10.535 ns       ; rx   ; ready ;
+-------+-------------------+-----------------+------+-------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------+----------+
; N/A           ; None        ; 0.269 ns  ; rx   ; UART_Receiver:u1|shift_reg[0]     ; sys_clk  ;
; N/A           ; None        ; -3.080 ns ; rx   ; UART_Receiver:u1|state.RECEIVE    ; sys_clk  ;
; N/A           ; None        ; -3.488 ns ; rx   ; UART_Receiver:u1|state.WAIT_START ; sys_clk  ;
; N/A           ; None        ; -3.698 ns ; rx   ; UART_Receiver:u1|state.CHECK_STOP ; sys_clk  ;
+---------------+-------------+-----------+------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Aug 27 14:24:51 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "UART_Receiver:u1|shift_reg[3]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[4]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[1]" is a latch
    Warning: Node "UART_Receiver:u1|bit_counter[2]" is a latch
    Warning: Node "UART_Receiver:u1|bit_counter[0]" is a latch
    Warning: Node "UART_Receiver:u1|bit_counter[1]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[2]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[0]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[5]" is a latch
    Warning: Node "UART_Receiver:u1|shift_reg[6]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "sys_clk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "UART_Receiver:u1|bit_counter~0" as buffer
    Info: Detected ripple clock "UART_Receiver:u1|state.CHECK_PARITY" as buffer
    Info: Detected ripple clock "UART_Receiver:u1|state.CHECK_STOP" as buffer
    Info: Detected ripple clock "UART_Receiver:u1|state.RECEIVE" as buffer
Info: Clock "sys_clk" has Internal fmax of 94.79 MHz between source register "UART_Receiver:u1|shift_reg[2]" and destination register "UART_Receiver:u1|state.WAIT_START" (period= 10.55 ns)
    Info: + Longest register to register delay is 1.861 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1|shift_reg[2]'
        Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 2; COMB Node = 'UART_Receiver:u1|always1~1'
        Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 0.928 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'UART_Receiver:u1|always1~0'
        Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 1.446 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 1; COMB Node = 'UART_Receiver:u1|Selector0~0'
        Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'UART_Receiver:u1|state.WAIT_START~1'
        Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 1.861 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1|state.WAIT_START'
        Info: Total cell delay = 0.899 ns ( 48.31 % )
        Info: Total interconnect delay = 0.962 ns ( 51.69 % )
    Info: - Smallest clock skew is -3.324 ns
        Info: + Shortest clock path from clock "sys_clk" to destination register is 2.099 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
            Info: 2: + IC(0.617 ns) + CELL(0.618 ns) = 2.099 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1|state.WAIT_START'
            Info: Total cell delay = 1.482 ns ( 70.61 % )
            Info: Total interconnect delay = 0.617 ns ( 29.39 % )
        Info: - Longest clock path from clock "sys_clk" to source register is 5.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
            Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1|state.RECEIVE'
            Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1|state.RECEIVE~clkctrl'
            Info: 4: + IC(0.924 ns) + CELL(0.053 ns) = 5.423 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1|shift_reg[2]'
            Info: Total cell delay = 1.629 ns ( 30.04 % )
            Info: Total interconnect delay = 3.794 ns ( 69.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "sys_clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "UART_Receiver:u1|state.RECEIVE" and destination pin or register "UART_Receiver:u1|bit_counter[2]" for clock "sys_clk" (Hold time is 1.644 ns)
    Info: + Largest clock skew is 2.465 ns
        Info: + Longest clock path from clock "sys_clk" to destination register is 4.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
            Info: 2: + IC(0.617 ns) + CELL(0.712 ns) = 2.193 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'UART_Receiver:u1|state.CHECK_STOP'
            Info: 3: + IC(0.228 ns) + CELL(0.225 ns) = 2.646 ns; Loc. = LCCOMB_X1_Y10_N6; Fanout = 1; COMB Node = 'UART_Receiver:u1|bit_counter~0'
            Info: 4: + IC(1.246 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'UART_Receiver:u1|bit_counter~0clkctrl'
            Info: 5: + IC(0.913 ns) + CELL(0.053 ns) = 4.858 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1|bit_counter[2]'
            Info: Total cell delay = 1.854 ns ( 38.16 % )
            Info: Total interconnect delay = 3.004 ns ( 61.84 % )
        Info: - Shortest clock path from clock "sys_clk" to source register is 2.393 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
            Info: 2: + IC(0.911 ns) + CELL(0.618 ns) = 2.393 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1|state.RECEIVE'
            Info: Total cell delay = 1.482 ns ( 61.93 % )
            Info: Total interconnect delay = 0.911 ns ( 38.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1|state.RECEIVE'
        Info: 2: + IC(0.238 ns) + CELL(0.053 ns) = 0.291 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'UART_Receiver:u1|Selector7~0'
        Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 0.727 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1|bit_counter[2]'
        Info: Total cell delay = 0.278 ns ( 38.24 % )
        Info: Total interconnect delay = 0.449 ns ( 61.76 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "UART_Receiver:u1|state.WAIT_START" (data pin = "rx", clock pin = "sys_clk") is 4.415 ns
    Info: + Longest pin to register delay is 6.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'
        Info: 2: + IC(4.060 ns) + CELL(0.346 ns) = 5.223 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 2; COMB Node = 'UART_Receiver:u1|always1~1'
        Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 5.491 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'UART_Receiver:u1|always1~0'
        Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 6.009 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 1; COMB Node = 'UART_Receiver:u1|Selector0~0'
        Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 6.269 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'UART_Receiver:u1|state.WAIT_START~1'
        Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 6.424 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1|state.WAIT_START'
        Info: Total cell delay = 1.696 ns ( 26.40 % )
        Info: Total interconnect delay = 4.728 ns ( 73.60 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "sys_clk" to destination register is 2.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
        Info: 2: + IC(0.617 ns) + CELL(0.618 ns) = 2.099 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1|state.WAIT_START'
        Info: Total cell delay = 1.482 ns ( 70.61 % )
        Info: Total interconnect delay = 0.617 ns ( 29.39 % )
Info: tco from clock "sys_clk" to destination pin "data_out[1]" through register "UART_Receiver:u1|shift_reg[1]" is 9.918 ns
    Info: + Longest clock path from clock "sys_clk" to source register is 5.422 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
        Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1|state.RECEIVE'
        Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1|state.RECEIVE~clkctrl'
        Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 5.422 ns; Loc. = LCCOMB_X1_Y10_N18; Fanout = 4; REG Node = 'UART_Receiver:u1|shift_reg[1]'
        Info: Total cell delay = 1.629 ns ( 30.04 % )
        Info: Total interconnect delay = 3.793 ns ( 69.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y10_N18; Fanout = 4; REG Node = 'UART_Receiver:u1|shift_reg[1]'
        Info: 2: + IC(2.352 ns) + CELL(2.144 ns) = 4.496 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'data_out[1]'
        Info: Total cell delay = 2.144 ns ( 47.69 % )
        Info: Total interconnect delay = 2.352 ns ( 52.31 % )
Info: Longest tpd from source pin "rx" to destination pin "ready" is 10.535 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'
    Info: 2: + IC(4.131 ns) + CELL(0.366 ns) = 5.314 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'UART_Receiver:u1|ready~3'
    Info: 3: + IC(3.175 ns) + CELL(2.046 ns) = 10.535 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'ready'
    Info: Total cell delay = 3.229 ns ( 30.65 % )
    Info: Total interconnect delay = 7.306 ns ( 69.35 % )
Info: th for register "UART_Receiver:u1|shift_reg[0]" (data pin = "rx", clock pin = "sys_clk") is 0.269 ns
    Info: + Longest clock path from clock "sys_clk" to destination register is 5.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'
        Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1|state.RECEIVE'
        Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1|state.RECEIVE~clkctrl'
        Info: 4: + IC(0.922 ns) + CELL(0.053 ns) = 5.421 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 3; REG Node = 'UART_Receiver:u1|shift_reg[0]'
        Info: Total cell delay = 1.629 ns ( 30.05 % )
        Info: Total interconnect delay = 3.792 ns ( 69.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'
        Info: 2: + IC(4.107 ns) + CELL(0.228 ns) = 5.152 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 3; REG Node = 'UART_Receiver:u1|shift_reg[0]'
        Info: Total cell delay = 1.045 ns ( 20.28 % )
        Info: Total interconnect delay = 4.107 ns ( 79.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sun Aug 27 14:24:51 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


