<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>project</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>All_Sensors_SCORE_CALC_TOP_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>temp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eda</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>SCORE_CALC_TOP_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">All_Sensors_SCORE_CALC_TOP_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SCORE_CALC_TOP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@225d65a3_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46707b17_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663827cc_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e2d406_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42156600_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aceb441_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9543633_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c59e370_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fcda5f7_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70225454_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@644a93d8_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b65c1b5_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2357ea40_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a737dfa_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f06ed8_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63478dc7_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba9c3f9_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c84df06_ARCHIVE_LOCATION">c:/Users/likea/Desktop/GradProject/github/FPGA-Code/Sensors/Vivado/All_Sensors/All_Sensors.srcs/sources_1/imports/ml module</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7fd26337"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c796c9ad"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="85be7b7e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
