// Seed: 2606180047
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  tri1 id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12
    , id_26,
    input wand id_13,
    input supply0 id_14,
    input wire id_15,
    output tri1 id_16,
    input wand id_17,
    output supply0 id_18,
    output supply1 id_19,
    input wor id_20,
    input supply0 id_21,
    input wire id_22,
    input supply0 id_23,
    output wand id_24
);
  module_0 modCall_1 ();
  assign id_2 = id_1 << id_21;
endmodule
