

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Mon Feb 27 10:43:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.495 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28485|    28485|  0.285 ms|  0.285 ms|  28485|  28485|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |     7117|     7117|  71.170 us|  71.170 us|  7117|  7117|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2793_1  |    28484|    28484|      7121|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    318|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1917|   1681|    -|
|Memory           |       10|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     67|    -|
|Register         |        -|    -|     349|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    0|    2266|   2066|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |        0|   0|  1917|  1681|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|   0|  1917|  1681|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weight0_0_U  |conv2d_1_weight0_0_ROM_AUTO_1R  |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln2793_fu_229_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln2817_1_fu_396_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_2_fu_352_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_3_fu_386_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_4_fu_376_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_5_fu_366_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_fu_406_p2      |         +|   0|  0|  14|           6|           1|
    |empty_81_fu_283_p2        |         +|   0|  0|  13|           5|           1|
    |empty_84_fu_311_p2        |         +|   0|  0|  13|           5|           2|
    |empty_76_fu_430_p2        |         -|   0|  0|  15|           8|           8|
    |empty_78_fu_255_p2        |         -|   0|  0|  13|           5|           5|
    |empty_80_fu_277_p2        |         -|   0|  0|  14|           6|           6|
    |empty_83_fu_305_p2        |         -|   0|  0|  14|           6|           6|
    |empty_86_fu_333_p2        |         -|   0|  0|  14|           6|           6|
    |icmp_ln2793_fu_223_p2     |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln9_1_fu_450_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln9_2_fu_455_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln9_fu_437_p2        |      icmp|   0|  0|   8|           2|           1|
    |empty_77_fu_468_p2        |        or|   0|  0|   2|           1|           1|
    |merge_i_fu_474_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln9_1_i_fu_460_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln9_fu_442_p3      |    select|   0|  0|  30|           1|          30|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 318|          93|         146|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |grp_fu_627_ce  |   9|          2|    1|          2|
    |grp_fu_631_ce  |   9|          2|    1|          2|
    |grp_fu_635_ce  |   9|          2|    1|          2|
    |och_fu_74      |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  67|         14|    7|         18|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   5|   0|    5|          0|
    |empty_75_reg_493                                                               |   2|   0|    2|          0|
    |empty_76_reg_572                                                               |   6|   0|    8|          2|
    |empty_80_reg_506                                                               |   6|   0|    6|          0|
    |empty_83_reg_513                                                               |   6|   0|    6|          0|
    |empty_86_reg_520                                                               |   6|   0|    6|          0|
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |merge_i_reg_577                                                                |  24|   0|   32|          8|
    |och_fu_74                                                                      |   3|   0|    3|          0|
    |p_shl3_reg_501                                                                 |   2|   0|    4|          2|
    |weight0_0_load_1_reg_617                                                       |  32|   0|   32|          0|
    |weight0_0_load_2_reg_612                                                       |  32|   0|   32|          0|
    |weight0_0_load_3_reg_607                                                       |  32|   0|   32|          0|
    |weight0_0_load_4_reg_582                                                       |  32|   0|   32|          0|
    |weight0_0_load_5_reg_602                                                       |  32|   0|   32|          0|
    |weight0_0_load_6_reg_597                                                       |  32|   0|   32|          0|
    |weight0_0_load_7_reg_592                                                       |  32|   0|   32|          0|
    |weight0_0_load_8_reg_587                                                       |  32|   0|   32|          0|
    |weight0_0_load_reg_622                                                         |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 349|   0|  361|         12|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|x_address0           |  out|   10|   ap_memory|             x|         array|
|x_ce0                |  out|    1|   ap_memory|             x|         array|
|x_q0                 |   in|   32|   ap_memory|             x|         array|
|y_address0           |  out|   12|   ap_memory|             y|         array|
|y_ce0                |  out|    1|   ap_memory|             y|         array|
|y_we0                |  out|    1|   ap_memory|             y|         array|
|y_d0                 |  out|   32|   ap_memory|             y|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 6 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 0, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 9 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 10 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%och_1 = load i3 %och"   --->   Operation 11 'load' 'och_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln2793 = icmp_eq  i3 %och_1, i3 4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 12 'icmp' 'icmp_ln2793' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln2793 = add i3 %och_1, i3 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 14 'add' 'add_ln2793' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln2793 = br i1 %icmp_ln2793, void %VITIS_LOOP_2795_2.split, void %for.end72" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 15 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln2793 = zext i3 %och_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 16 'zext' 'zext_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_75 = trunc i3 %och_1"   --->   Operation 17 'trunc' 'empty_75' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_75, i2 0"   --->   Operation 18 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3_cast2 = zext i4 %p_shl3"   --->   Operation 19 'zext' 'p_shl3_cast2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%empty_78 = sub i5 %p_shl3_cast2, i5 %zext_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 20 'sub' 'empty_78' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %empty_78" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 21 'sext' 'p_cast' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_79 = trunc i5 %empty_78" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 22 'trunc' 'empty_79' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_79, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 23 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%empty_80 = sub i6 %p_shl9, i6 %p_cast" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 24 'sub' 'empty_80' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%empty_81 = add i5 %empty_78, i5 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 25 'add' 'empty_81' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast4 = sext i5 %empty_81" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 26 'sext' 'p_cast4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_82 = trunc i5 %empty_81" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 27 'trunc' 'empty_82' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_82, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 28 'bitconcatenate' 'p_shl9_0_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%empty_83 = sub i6 %p_shl9_0_1, i6 %p_cast4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 29 'sub' 'empty_83' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%empty_84 = add i5 %empty_78, i5 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 30 'add' 'empty_84' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast5 = sext i5 %empty_84" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 31 'sext' 'p_cast5' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_85 = trunc i5 %empty_84" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 32 'trunc' 'empty_85' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_85, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 33 'bitconcatenate' 'p_shl9_0_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%empty_86 = sub i6 %p_shl9_0_2, i6 %p_cast5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 34 'sub' 'empty_86' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 %add_ln2793, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 35 'store' 'store_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln2831 = ret" [cnnlite_ip/src/cnn.c:2831]   --->   Operation 36 'ret' 'ret_ln2831' <Predicate = (icmp_ln2793)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast21 = zext i6 %empty_80" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 37 'zext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%weight0_0_addr = getelementptr i32 %weight0_0, i64 0, i64 %p_cast21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 38 'getelementptr' 'weight0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln2817 = zext i6 %empty_83" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 39 'zext' 'zext_ln2817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weight0_0_addr_3 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 40 'getelementptr' 'weight0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln2817_2 = add i6 %empty_83, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 41 'add' 'add_ln2817_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln2819 = zext i6 %add_ln2817_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 42 'zext' 'zext_ln2819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%weight0_0_addr_4 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 43 'getelementptr' 'weight0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 44 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln2817_1 = zext i6 %empty_86" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 45 'zext' 'zext_ln2817_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight0_0_addr_6 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 46 'getelementptr' 'weight0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln2817_5 = add i6 %empty_86, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 47 'add' 'add_ln2817_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln2819_1 = zext i6 %add_ln2817_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 48 'zext' 'zext_ln2819_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weight0_0_addr_8 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 49 'getelementptr' 'weight0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 50 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln2817_4 = add i6 %empty_86, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 51 'add' 'add_ln2817_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln2819_2 = zext i6 %add_ln2817_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 52 'zext' 'zext_ln2819_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weight0_0_addr_7 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 53 'getelementptr' 'weight0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 54 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 55 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln2817_3 = add i6 %empty_83, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 56 'add' 'add_ln2817_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln2819_3 = zext i6 %add_ln2817_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 57 'zext' 'zext_ln2819_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%weight0_0_addr_5 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 58 'getelementptr' 'weight0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 59 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 60 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln2817_1 = add i6 %empty_80, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 61 'add' 'add_ln2817_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln2819_4 = zext i6 %add_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 62 'zext' 'zext_ln2819_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%weight0_0_addr_2 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 63 'getelementptr' 'weight0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 64 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln2817 = add i6 %empty_80, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 65 'add' 'add_ln2817' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln2819_5 = zext i6 %add_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 66 'zext' 'zext_ln2819_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%weight0_0_addr_1 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 67 'getelementptr' 'weight0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 68 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 69 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_75, i5 0"   --->   Operation 70 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 71 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 72 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.87ns)   --->   "%empty_76 = sub i8 %p_shl_cast, i8 %p_shl3_cast"   --->   Operation 73 'sub' 'empty_76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp_eq  i2 %empty_75, i2 0" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 74 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 0.1222, i32 0.0463" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 75 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %empty_75, i2 1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 76 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln9_2 = icmp_eq  i2 %empty_75, i2 2" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 77 'icmp' 'icmp_ln9_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9_1_i = select i1 %icmp_ln9_2, i32 0.21, i32 0.0261" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 78 'select' 'select_ln9_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_77 = or i1 %icmp_ln9_2, i1 %icmp_ln9_1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 79 'or' 'empty_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_77, i32 %select_ln9_1_i, i32 %select_ln9" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 80 'select' 'merge_i' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 81 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 82 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 83 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 84 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 85 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 86 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 87 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 88 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 89 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_76, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 90 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln2793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 91 'specloopname' 'specloopname_ln2793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_76, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 92 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 93 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
och                 (alloca           ) [ 011111]
specmemcore_ln0     (specmemcore      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln2793        (store            ) [ 000000]
br_ln2793           (br               ) [ 000000]
och_1               (load             ) [ 000000]
icmp_ln2793         (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
add_ln2793          (add              ) [ 000000]
br_ln2793           (br               ) [ 000000]
zext_ln2793         (zext             ) [ 000000]
empty_75            (trunc            ) [ 000110]
p_shl3              (bitconcatenate   ) [ 000110]
p_shl3_cast2        (zext             ) [ 000000]
empty_78            (sub              ) [ 000000]
p_cast              (sext             ) [ 000000]
empty_79            (trunc            ) [ 000000]
p_shl9              (bitconcatenate   ) [ 000000]
empty_80            (sub              ) [ 000100]
empty_81            (add              ) [ 000000]
p_cast4             (sext             ) [ 000000]
empty_82            (trunc            ) [ 000000]
p_shl9_0_1          (bitconcatenate   ) [ 000000]
empty_83            (sub              ) [ 000100]
empty_84            (add              ) [ 000000]
p_cast5             (sext             ) [ 000000]
empty_85            (trunc            ) [ 000000]
p_shl9_0_2          (bitconcatenate   ) [ 000000]
empty_86            (sub              ) [ 000100]
store_ln2793        (store            ) [ 000000]
ret_ln2831          (ret              ) [ 000000]
p_cast21            (zext             ) [ 000000]
weight0_0_addr      (getelementptr    ) [ 000010]
zext_ln2817         (zext             ) [ 000000]
weight0_0_addr_3    (getelementptr    ) [ 000010]
add_ln2817_2        (add              ) [ 000000]
zext_ln2819         (zext             ) [ 000000]
weight0_0_addr_4    (getelementptr    ) [ 000010]
zext_ln2817_1       (zext             ) [ 000000]
weight0_0_addr_6    (getelementptr    ) [ 000010]
add_ln2817_5        (add              ) [ 000000]
zext_ln2819_1       (zext             ) [ 000000]
weight0_0_addr_8    (getelementptr    ) [ 000010]
add_ln2817_4        (add              ) [ 000000]
zext_ln2819_2       (zext             ) [ 000000]
weight0_0_addr_7    (getelementptr    ) [ 000010]
add_ln2817_3        (add              ) [ 000000]
zext_ln2819_3       (zext             ) [ 000000]
weight0_0_addr_5    (getelementptr    ) [ 000010]
add_ln2817_1        (add              ) [ 000000]
zext_ln2819_4       (zext             ) [ 000000]
weight0_0_addr_2    (getelementptr    ) [ 000010]
add_ln2817          (add              ) [ 000000]
zext_ln2819_5       (zext             ) [ 000000]
weight0_0_addr_1    (getelementptr    ) [ 000010]
p_shl               (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
p_shl3_cast         (zext             ) [ 000000]
empty_76            (sub              ) [ 000001]
icmp_ln9            (icmp             ) [ 000000]
select_ln9          (select           ) [ 000000]
icmp_ln9_1          (icmp             ) [ 000000]
icmp_ln9_2          (icmp             ) [ 000000]
select_ln9_1_i      (select           ) [ 000000]
empty_77            (or               ) [ 000000]
merge_i             (select           ) [ 000001]
weight0_0_load_4    (load             ) [ 000001]
weight0_0_load_8    (load             ) [ 000001]
weight0_0_load_7    (load             ) [ 000001]
weight0_0_load_6    (load             ) [ 000001]
weight0_0_load_5    (load             ) [ 000001]
weight0_0_load_3    (load             ) [ 000001]
weight0_0_load_2    (load             ) [ 000001]
weight0_0_load_1    (load             ) [ 000001]
weight0_0_load      (load             ) [ 000001]
specloopname_ln2793 (specloopname     ) [ 000000]
call_ln2819         (call             ) [ 000000]
br_ln2793           (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight0_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="och_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="och/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="weight0_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="weight0_0_addr_3_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_3/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weight0_0_addr_4_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_4/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="32" slack="0"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="6" slack="0"/>
<pin id="109" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="0" slack="0"/>
<pin id="112" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="13" bw="32" slack="0"/>
<pin id="114" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="16" bw="6" slack="0"/>
<pin id="117" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="18" bw="0" slack="0"/>
<pin id="120" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="21" bw="32" slack="0"/>
<pin id="122" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="125" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="129" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="32" bw="6" slack="2147483647"/>
<pin id="133" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="34" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="0"/>
<pin id="111" dir="1" index="11" bw="32" slack="0"/>
<pin id="115" dir="1" index="15" bw="32" slack="0"/>
<pin id="119" dir="1" index="19" bw="32" slack="0"/>
<pin id="123" dir="1" index="23" bw="32" slack="0"/>
<pin id="127" dir="1" index="27" bw="32" slack="0"/>
<pin id="131" dir="1" index="31" bw="32" slack="0"/>
<pin id="135" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight0_0_load_4/3 weight0_0_load_8/3 weight0_0_load_7/3 weight0_0_load_6/3 weight0_0_load_5/3 weight0_0_load_3/3 weight0_0_load_2/3 weight0_0_load_1/3 weight0_0_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="weight0_0_addr_6_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_6/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight0_0_addr_8_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_8/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weight0_0_addr_7_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_7/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="weight0_0_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_5/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight0_0_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="weight0_0_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight0_0_addr_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="0" index="3" bw="32" slack="0"/>
<pin id="192" dir="0" index="4" bw="32" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="0"/>
<pin id="194" dir="0" index="6" bw="32" slack="0"/>
<pin id="195" dir="0" index="7" bw="32" slack="0"/>
<pin id="196" dir="0" index="8" bw="32" slack="0"/>
<pin id="197" dir="0" index="9" bw="32" slack="0"/>
<pin id="198" dir="0" index="10" bw="32" slack="0"/>
<pin id="199" dir="0" index="11" bw="32" slack="0"/>
<pin id="200" dir="0" index="12" bw="32" slack="0"/>
<pin id="201" dir="0" index="13" bw="32" slack="0"/>
<pin id="202" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2819/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln2793_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2793/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="och_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="och_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln2793_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2793/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln2793_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2793/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln2793_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2793/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="empty_75_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl3_cast2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_78_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_78/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_79_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_80_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_80/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="empty_81_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_81/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_cast4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_82_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_82/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_shl9_0_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_0_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_83_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_83/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_84_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_84/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_cast5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="empty_85_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_85/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_shl9_0_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_0_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="empty_86_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_86/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln2793_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2793/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_cast21_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast21/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln2817_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2817/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln2817_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_2/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln2819_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln2817_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2817_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln2817_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_5/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln2819_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln2817_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_4/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln2819_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_2/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln2817_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_3/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln2819_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_3/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln2817_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="1"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817_1/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln2819_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_4/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln2817_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2817/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln2819_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2819_5/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="2"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl3_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="2"/>
<pin id="429" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_76_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_76/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln9_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="2"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln9_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln9_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="2"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln9_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="2"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_2/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln9_1_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1_i/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_77_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="merge_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="och_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="och "/>
</bind>
</comp>

<comp id="493" class="1005" name="empty_75_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="2"/>
<pin id="495" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_shl3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="2"/>
<pin id="503" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_shl3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="empty_80_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="1"/>
<pin id="508" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="513" class="1005" name="empty_83_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="1"/>
<pin id="515" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="520" class="1005" name="empty_86_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_86 "/>
</bind>
</comp>

<comp id="527" class="1005" name="weight0_0_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="weight0_0_addr_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="weight0_0_addr_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="weight0_0_addr_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="weight0_0_addr_8_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="1"/>
<pin id="549" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_8 "/>
</bind>
</comp>

<comp id="552" class="1005" name="weight0_0_addr_7_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="1"/>
<pin id="554" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_7 "/>
</bind>
</comp>

<comp id="557" class="1005" name="weight0_0_addr_5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="1"/>
<pin id="559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_5 "/>
</bind>
</comp>

<comp id="562" class="1005" name="weight0_0_addr_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="1"/>
<pin id="564" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="weight0_0_addr_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="1"/>
<pin id="569" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_addr_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="empty_76_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="577" class="1005" name="merge_i_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="582" class="1005" name="weight0_0_load_4_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="weight0_0_load_8_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_8 "/>
</bind>
</comp>

<comp id="592" class="1005" name="weight0_0_load_7_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_7 "/>
</bind>
</comp>

<comp id="597" class="1005" name="weight0_0_load_6_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="weight0_0_load_5_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="weight0_0_load_3_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_3 "/>
</bind>
</comp>

<comp id="612" class="1005" name="weight0_0_load_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="weight0_0_load_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="weight0_0_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight0_0_load "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="629" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="630" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/8 sum_5_0_0_1/14 sum_5_0_0_2/20 sum_5_0_1_2/37 sum_5_0_2/43 sum_5_0_2_1/49 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="634" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_0_1/26 sum_5_0_1_1/32 sum_5_0_2_2/55 sum/61 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="638" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_0_0_1/5 mul_0_0_2/6 mul_0_1/7 mul_0_1_1/8 mul_0_1_2/9 mul_0_2/10 mul_0_2_1/11 mul_0_2_2/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="136"><net_src comp="92" pin="3"/><net_sink comp="99" pin=21"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="99" pin=18"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="99" pin=16"/></net>

<net id="160"><net_src comp="137" pin="3"/><net_sink comp="99" pin=13"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="99" pin=10"/></net>

<net id="169"><net_src comp="85" pin="3"/><net_sink comp="99" pin=8"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="99" pin=5"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="186"><net_src comp="78" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="205"><net_src comp="99" pin="3"/><net_sink comp="187" pin=3"/></net>

<net id="206"><net_src comp="99" pin="7"/><net_sink comp="187" pin=4"/></net>

<net id="207"><net_src comp="99" pin="11"/><net_sink comp="187" pin=5"/></net>

<net id="208"><net_src comp="99" pin="15"/><net_sink comp="187" pin=6"/></net>

<net id="209"><net_src comp="99" pin="35"/><net_sink comp="187" pin=7"/></net>

<net id="210"><net_src comp="99" pin="19"/><net_sink comp="187" pin=8"/></net>

<net id="211"><net_src comp="99" pin="23"/><net_sink comp="187" pin=9"/></net>

<net id="212"><net_src comp="99" pin="27"/><net_sink comp="187" pin=10"/></net>

<net id="213"><net_src comp="99" pin="31"/><net_sink comp="187" pin=11"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="187" pin=13"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="220" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="235" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="261" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="255" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="289" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="255" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="317" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="229" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="450" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="460" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="442" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="482"><net_src comp="474" pin="3"/><net_sink comp="187" pin=12"/></net>

<net id="486"><net_src comp="74" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="496"><net_src comp="239" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="504"><net_src comp="243" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="509"><net_src comp="277" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="516"><net_src comp="305" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="523"><net_src comp="333" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="530"><net_src comp="78" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="535"><net_src comp="85" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="99" pin=8"/></net>

<net id="540"><net_src comp="92" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="99" pin=21"/></net>

<net id="545"><net_src comp="137" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="99" pin=13"/></net>

<net id="550"><net_src comp="144" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="99" pin=18"/></net>

<net id="555"><net_src comp="152" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="99" pin=16"/></net>

<net id="560"><net_src comp="161" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="99" pin=10"/></net>

<net id="565"><net_src comp="170" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="570"><net_src comp="178" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="575"><net_src comp="430" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="580"><net_src comp="474" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="187" pin=12"/></net>

<net id="585"><net_src comp="99" pin="35"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="187" pin=7"/></net>

<net id="590"><net_src comp="99" pin="31"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="187" pin=11"/></net>

<net id="595"><net_src comp="99" pin="27"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="187" pin=10"/></net>

<net id="600"><net_src comp="99" pin="23"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="187" pin=9"/></net>

<net id="605"><net_src comp="99" pin="19"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="187" pin=8"/></net>

<net id="610"><net_src comp="99" pin="15"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="187" pin=6"/></net>

<net id="615"><net_src comp="99" pin="11"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="187" pin=5"/></net>

<net id="620"><net_src comp="99" pin="7"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="625"><net_src comp="99" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="187" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: y | {4 5 }
	Port: weight0_0 | {}
 - Input state : 
	Port: conv2d.1 : x | {4 5 }
	Port: conv2d.1 : weight0_0 | {3 4 }
  - Chain level:
	State 1
		store_ln2793 : 1
	State 2
		icmp_ln2793 : 1
		add_ln2793 : 1
		br_ln2793 : 2
		zext_ln2793 : 1
		empty_75 : 1
		p_shl3 : 2
		p_shl3_cast2 : 3
		empty_78 : 4
		p_cast : 5
		empty_79 : 5
		p_shl9 : 6
		empty_80 : 7
		empty_81 : 5
		p_cast4 : 6
		empty_82 : 6
		p_shl9_0_1 : 7
		empty_83 : 8
		empty_84 : 5
		p_cast5 : 6
		empty_85 : 6
		p_shl9_0_2 : 7
		empty_86 : 8
		store_ln2793 : 2
	State 3
		weight0_0_addr : 1
		weight0_0_addr_3 : 1
		zext_ln2819 : 1
		weight0_0_addr_4 : 2
		weight0_0_load_4 : 3
		weight0_0_addr_6 : 1
		zext_ln2819_1 : 1
		weight0_0_addr_8 : 2
		weight0_0_load_8 : 3
		zext_ln2819_2 : 1
		weight0_0_addr_7 : 2
		weight0_0_load_7 : 3
		weight0_0_load_6 : 2
		zext_ln2819_3 : 1
		weight0_0_addr_5 : 2
		weight0_0_load_5 : 3
		weight0_0_load_3 : 2
		zext_ln2819_4 : 1
		weight0_0_addr_2 : 2
		weight0_0_load_2 : 3
		zext_ln2819_5 : 1
		weight0_0_addr_1 : 2
		weight0_0_load_1 : 3
		weight0_0_load : 2
	State 4
		p_shl_cast : 1
		empty_76 : 2
		select_ln9 : 1
		select_ln9_1_i : 1
		empty_77 : 1
		merge_i : 1
		call_ln2819 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |    7    | 15.8895 |   2128  |   2141  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                            grp_fu_627                            |    2    |    0    |   205   |   390   |
|          |                            grp_fu_631                            |    2    |    0    |   205   |   390   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                            grp_fu_635                            |    3    |    0    |   143   |   321   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln2793_fu_229                        |    0    |    0    |    0    |    11   |
|          |                          empty_81_fu_283                         |    0    |    0    |    0    |    13   |
|          |                          empty_84_fu_311                         |    0    |    0    |    0    |    13   |
|          |                        add_ln2817_2_fu_352                       |    0    |    0    |    0    |    14   |
|    add   |                        add_ln2817_5_fu_366                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_4_fu_376                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_3_fu_386                       |    0    |    0    |    0    |    14   |
|          |                        add_ln2817_1_fu_396                       |    0    |    0    |    0    |    14   |
|          |                         add_ln2817_fu_406                        |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         select_ln9_fu_442                        |    0    |    0    |    0    |    32   |
|  select  |                       select_ln9_1_i_fu_460                      |    0    |    0    |    0    |    32   |
|          |                          merge_i_fu_474                          |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_78_fu_255                         |    0    |    0    |    0    |    13   |
|          |                          empty_80_fu_277                         |    0    |    0    |    0    |    14   |
|    sub   |                          empty_83_fu_305                         |    0    |    0    |    0    |    14   |
|          |                          empty_86_fu_333                         |    0    |    0    |    0    |    14   |
|          |                          empty_76_fu_430                         |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln2793_fu_223                        |    0    |    0    |    0    |    8    |
|   icmp   |                          icmp_ln9_fu_437                         |    0    |    0    |    0    |    8    |
|          |                         icmp_ln9_1_fu_450                        |    0    |    0    |    0    |    8    |
|          |                         icmp_ln9_2_fu_455                        |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          empty_77_fu_468                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln2793_fu_235                        |    0    |    0    |    0    |    0    |
|          |                        p_shl3_cast2_fu_251                       |    0    |    0    |    0    |    0    |
|          |                          p_cast21_fu_344                         |    0    |    0    |    0    |    0    |
|          |                        zext_ln2817_fu_348                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln2819_fu_357                        |    0    |    0    |    0    |    0    |
|          |                       zext_ln2817_1_fu_362                       |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln2819_1_fu_371                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_2_fu_381                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_3_fu_391                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_4_fu_401                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln2819_5_fu_411                       |    0    |    0    |    0    |    0    |
|          |                         p_shl_cast_fu_423                        |    0    |    0    |    0    |    0    |
|          |                        p_shl3_cast_fu_427                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_75_fu_239                         |    0    |    0    |    0    |    0    |
|   trunc  |                          empty_79_fu_265                         |    0    |    0    |    0    |    0    |
|          |                          empty_82_fu_293                         |    0    |    0    |    0    |    0    |
|          |                          empty_85_fu_321                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           p_shl3_fu_243                          |    0    |    0    |    0    |    0    |
|          |                           p_shl9_fu_269                          |    0    |    0    |    0    |    0    |
|bitconcatenate|                         p_shl9_0_1_fu_297                        |    0    |    0    |    0    |    0    |
|          |                         p_shl9_0_2_fu_325                        |    0    |    0    |    0    |    0    |
|          |                           p_shl_fu_416                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           p_cast_fu_261                          |    0    |    0    |    0    |    0    |
|   sext   |                          p_cast4_fu_289                          |    0    |    0    |    0    |    0    |
|          |                          p_cast5_fu_317                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    14   | 15.8895 |   2681  |   3562  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_75_reg_493    |    2   |
|    empty_76_reg_572    |    8   |
|    empty_80_reg_506    |    6   |
|    empty_83_reg_513    |    6   |
|    empty_86_reg_520    |    6   |
|     merge_i_reg_577    |   32   |
|       och_reg_483      |    3   |
|     p_shl3_reg_501     |    4   |
|weight0_0_addr_1_reg_567|    6   |
|weight0_0_addr_2_reg_562|    6   |
|weight0_0_addr_3_reg_532|    6   |
|weight0_0_addr_4_reg_537|    6   |
|weight0_0_addr_5_reg_557|    6   |
|weight0_0_addr_6_reg_542|    6   |
|weight0_0_addr_7_reg_552|    6   |
|weight0_0_addr_8_reg_547|    6   |
| weight0_0_addr_reg_527 |    6   |
|weight0_0_load_1_reg_617|   32   |
|weight0_0_load_2_reg_612|   32   |
|weight0_0_load_3_reg_607|   32   |
|weight0_0_load_4_reg_582|   32   |
|weight0_0_load_5_reg_602|   32   |
|weight0_0_load_6_reg_597|   32   |
|weight0_0_load_7_reg_592|   32   |
|weight0_0_load_8_reg_587|   32   |
| weight0_0_load_reg_622 |   32   |
+------------------------+--------+
|          Total         |   409  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_access_fu_99                         |  p0  |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_99                         |  p2  |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_99                         |  p5  |   2  |  32  |   64   ||    9    |
|                         grp_access_fu_99                         |  p8  |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_99                         |  p10 |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_99                         |  p13 |   2  |  32  |   64   ||    9    |
|                         grp_access_fu_99                         |  p16 |   2  |   6  |   12   ||    9    |
|                         grp_access_fu_99                         |  p18 |   2  |   0  |    0   ||    9    |
|                         grp_access_fu_99                         |  p21 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p1  |   2  |   8  |   16   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p3  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p4  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p5  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p6  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p7  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p8  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p9  |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p10 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p11 |   2  |  32  |   64   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187 |  p12 |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   884  ||  31.76  ||   180   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |   15   |  2681  |  3562  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   180  |
|  Register |    -   |    -   |   409  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   47   |  3090  |  3742  |
+-----------+--------+--------+--------+--------+
