

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:23:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.195 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.200 us|  0.200 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 24 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln54_1 = add i4 %indvar_flatten_load, i4 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 25 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 26 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.43ns)   --->   "%add_ln54 = add i2 %i_load, i2 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 29 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 30 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 31 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_load" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 32 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %select_ln54_1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 33 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 34 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 %zext_ln54" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 35 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 36 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i24 %b, i64 0, i64 %zext_ln56" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 37 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.69ns)   --->   "%b_load = load i2 %b_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 38 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 39 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 39 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln56 = store i4 %add_ln54_1, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 40 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %select_ln54_1, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 42 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 43 [1/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 43 'load' 'a_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_8 = trunc i24 %a_load" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 44 'trunc' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_s" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.69ns)   --->   "%b_load = load i2 %b_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'load' 'b_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %b_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %tmp" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 54 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 56 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 57 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %empty_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %trunc_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 59 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.55ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 60 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 63 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 65 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 81 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln54_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i4 %tmp_4, i4 %zext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 71 'sub' 'sub_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %select_ln54" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 72 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i4 %sub_ln60, i4 %zext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 73 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i4 %add_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 74 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 75 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution4/directives.tcl:8]   --->   Operation 76 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 77 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 78 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 79 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 80 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100000]
i                   (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
br_ln54             (br               ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
icmp_ln54           (icmp             ) [ 0111110]
add_ln54_1          (add              ) [ 0000000]
br_ln54             (br               ) [ 0000000]
j_load              (load             ) [ 0000000]
i_load              (load             ) [ 0000000]
add_ln54            (add              ) [ 0000000]
icmp_ln56           (icmp             ) [ 0000000]
select_ln54         (select           ) [ 0111111]
select_ln54_1       (select           ) [ 0111111]
zext_ln54           (zext             ) [ 0000000]
zext_ln56           (zext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0110000]
b_addr              (getelementptr    ) [ 0110000]
add_ln56            (add              ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
a_load              (load             ) [ 0000000]
empty_8             (trunc            ) [ 0101100]
tmp                 (partselect       ) [ 0101000]
tmp_s               (partselect       ) [ 0000000]
sext_ln60_2         (sext             ) [ 0101100]
b_load              (load             ) [ 0000000]
trunc_ln60          (trunc            ) [ 0101100]
tmp_1               (partselect       ) [ 0101000]
tmp_2               (partselect       ) [ 0000000]
sext_ln60_5         (sext             ) [ 0101100]
sext_ln60_1         (sext             ) [ 0100110]
sext_ln60_4         (sext             ) [ 0100110]
sext_ln60           (sext             ) [ 0000000]
sext_ln60_3         (sext             ) [ 0000000]
mul_ln60            (mul              ) [ 0100010]
mul_ln60_2          (mul              ) [ 0100010]
mul_ln60_1          (mul              ) [ 0100001]
add_ln60            (add              ) [ 0100001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
zext_ln60           (zext             ) [ 0000000]
tmp_4               (bitconcatenate   ) [ 0000000]
sub_ln60            (sub              ) [ 0000000]
zext_ln60_1         (zext             ) [ 0000000]
add_ln60_2          (add              ) [ 0000000]
zext_ln60_2         (zext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
specpipeline_ln8    (specpipeline     ) [ 0000000]
specloopname_ln56   (specloopname     ) [ 0000000]
add_ln60_1          (add              ) [ 0000000]
store_ln60          (store            ) [ 0000000]
br_ln56             (br               ) [ 0000000]
ret_ln65            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="2" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="b_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="res_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln60_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln54_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln54_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln54_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln54_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln54_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln54_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln56_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="select_ln54_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln54_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln54_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln56_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln56_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln56_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln56_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln56_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="empty_8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln60_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln60_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="5" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln60_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln60_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln60_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln60_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="2"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln60_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2"/>
<pin id="275" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mul_ln60_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln60_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="5"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="2" slack="5"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln60_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln60_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="5"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln60_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln60_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/6 "/>
</bind>
</comp>

<comp id="312" class="1007" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="320" class="1007" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/3 add_ln60_1/5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln54_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="4"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="354" class="1005" name="select_ln54_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="5"/>
<pin id="356" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln54_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="5"/>
<pin id="361" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="a_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="b_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="empty_8_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2"/>
<pin id="377" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="385" class="1005" name="sext_ln60_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="trunc_ln60_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2"/>
<pin id="392" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sext_ln60_5_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="405" class="1005" name="sext_ln60_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="sext_ln60_4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="415" class="1005" name="mul_ln60_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="420" class="1005" name="add_ln60_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="143" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="155" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="149" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="185"><net_src comp="161" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="137" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="169" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="187" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="81" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="81" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="81" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="94" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="94" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="94" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="282" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="317"><net_src comp="260" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="232" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="276" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="267" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="264" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="312" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="332"><net_src comp="62" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="339"><net_src comp="66" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="346"><net_src comp="70" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="353"><net_src comp="131" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="161" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="362"><net_src comp="169" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="368"><net_src comp="74" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="373"><net_src comp="87" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="378"><net_src comp="208" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="383"><net_src comp="212" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="388"><net_src comp="232" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="393"><net_src comp="236" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="398"><net_src comp="240" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="403"><net_src comp="260" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="408"><net_src comp="264" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="413"><net_src comp="267" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="418"><net_src comp="276" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="423"><net_src comp="312" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul : a | {1 2 }
	Port: matrixmul : b | {1 2 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54_1 : 2
		br_ln54 : 3
		j_load : 1
		i_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		select_ln54_1 : 3
		zext_ln54 : 4
		zext_ln56 : 4
		a_addr : 5
		a_load : 6
		b_addr : 5
		b_load : 6
		add_ln56 : 4
		store_ln56 : 3
		store_ln56 : 4
		store_ln56 : 5
	State 2
		empty_8 : 1
		tmp : 1
		tmp_s : 1
		sext_ln60_2 : 2
		trunc_ln60 : 1
		tmp_1 : 1
		tmp_2 : 1
		sext_ln60_5 : 2
		mul_ln60_2 : 3
	State 3
		mul_ln60_1 : 1
	State 4
		mul_ln60 : 1
		add_ln60 : 2
	State 5
		add_ln60_1 : 1
	State 6
		sub_ln60 : 1
		add_ln60_2 : 2
		zext_ln60_2 : 3
		res_addr : 4
		store_ln60 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln60_fu_276   |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln54_1_fu_137  |    0    |    0    |    12   |
|    add   |    add_ln54_fu_149   |    0    |    0    |    9    |
|          |    add_ln56_fu_187   |    0    |    0    |    9    |
|          |   add_ln60_2_fu_301  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_131   |    0    |    0    |    9    |
|          |   icmp_ln56_fu_155   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln60_fu_292   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln54_fu_161  |    0    |    0    |    2    |
|          | select_ln54_1_fu_169 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_312      |    1    |    0    |    0    |
|          |      grp_fu_320      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln54_fu_177   |    0    |    0    |    0    |
|          |   zext_ln56_fu_182   |    0    |    0    |    0    |
|   zext   |   zext_ln60_fu_282   |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_298  |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_307  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_8_fu_208    |    0    |    0    |    0    |
|          |   trunc_ln60_fu_236  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_212      |    0    |    0    |    0    |
|partselect|     tmp_s_fu_222     |    0    |    0    |    0    |
|          |     tmp_1_fu_240     |    0    |    0    |    0    |
|          |     tmp_2_fu_250     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln60_2_fu_232  |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_260  |    0    |    0    |    0    |
|   sext   |  sext_ln60_1_fu_264  |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_267  |    0    |    0    |    0    |
|          |   sext_ln60_fu_270   |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_273  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_4_fu_285     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   105   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_addr_reg_365    |    2   |
|   add_ln60_reg_420   |   16   |
|    b_addr_reg_370    |    2   |
|    empty_8_reg_375   |    8   |
|       i_reg_336      |    2   |
|   icmp_ln54_reg_350  |    1   |
|indvar_flatten_reg_343|    4   |
|       j_reg_329      |    2   |
|   mul_ln60_reg_415   |   16   |
| select_ln54_1_reg_359|    2   |
|  select_ln54_reg_354 |    2   |
|  sext_ln60_1_reg_405 |   16   |
|  sext_ln60_2_reg_385 |   16   |
|  sext_ln60_4_reg_410 |   16   |
|  sext_ln60_5_reg_400 |   16   |
|     tmp_1_reg_395    |    8   |
|      tmp_reg_380     |    8   |
|  trunc_ln60_reg_390  |    8   |
+----------------------+--------+
|         Total        |   145  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_94 |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_312    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_312    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_320    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_320    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   || 2.38771 ||    64   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   145  |   169  |
+-----------+--------+--------+--------+--------+
