<stg><name>obj_detector_maxpool</name>


<trans_list>

<trans id="912" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="2" to="27">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="2" to="3">
<condition id="89">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="3" to="4">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="4" to="5">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="5" to="6">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="6" to="7">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="7" to="8">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="8" to="9">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="9" to="10">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="10" to="11">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="11" to="12">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="12" to="13">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="13" to="14">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="14" to="15">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="15" to="16">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="16" to="17">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="17" to="18">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="18" to="19">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="19" to="20">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="20" to="21">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="21" to="22">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="22" to="23">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="23" to="24">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="24" to="25">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="25" to="26">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="26" to="2">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_61_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_61)

]]></node>
<StgValue><ssdm name="tmp_61_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_6_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_6)

]]></node>
<StgValue><ssdm name="tmp_6_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_6_read, i5 0)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="9" op_0_bw="8">
<![CDATA[
:3  %p_shl2_cast = zext i8 %tmp_22 to i9

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  %tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6_read, i3 0)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="6">
<![CDATA[
:5  %p_shl3_cast = zext i6 %tmp_24 to i9

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %p_addr = sub i9 %p_shl2_cast, %p_shl3_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="9">
<![CDATA[
:7  %p_addr_cast = sext i9 %p_addr to i10

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:8  %tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_61_read, i4 0)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="7">
<![CDATA[
:9  %p_shl_cast = zext i7 %tmp_31 to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:10  %tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_61_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="5">
<![CDATA[
:11  %p_shl4_cast = zext i5 %tmp_33 to i8

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %p_addr12 = sub i8 %p_shl_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="8">
<![CDATA[
:13  %p_addr12_cast = sext i8 %p_addr12 to i9

]]></node>
<StgValue><ssdm name="p_addr12_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_6, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_6 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %2, label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge.0:4  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i, i1 false)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0:5  %tmp_1 = or i5 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.0:6  %tmp_trn_cast = zext i5 %tmp to i10

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0:7  %p_addr13 = add i10 %p_addr_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.0:8  %tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_addr13, i5 0)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.0:9  %p_shl5 = sext i15 %tmp_13 to i32

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.0:10  %tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_addr13, i3 0)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge.0:11  %p_shl6 = sext i13 %tmp_15 to i32

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:12  %p_addr15 = sub i32 %p_shl5, %p_shl6

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:13  %tmp_40 = zext i32 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:14  %inp_addr = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="inp_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:15  %inp_load = load float* %inp_addr, align 4

]]></node>
<StgValue><ssdm name="inp_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:16  %p_addr16 = or i32 %p_addr15, 1

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:17  %tmp_42 = zext i32 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:18  %inp_addr_1 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="inp_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:19  %inp_load_1 = load float* %inp_addr_1, align 4

]]></node>
<StgValue><ssdm name="inp_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.0:36  %tmp_2_trn_cast = zext i5 %tmp_1 to i10

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0:37  %p_addr17 = add i10 %p_addr_cast, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="9" op_0_bw="4">
<![CDATA[
._crit_edge.0:82  %tmp_3_trn_cast = zext i4 %i to i9

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:83  %p_addr21 = add i9 %p_addr12_cast, %tmp_3_trn_cast

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:15  %inp_load = load float* %inp_addr, align 4

]]></node>
<StgValue><ssdm name="inp_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:19  %inp_load_1 = load float* %inp_addr_1, align 4

]]></node>
<StgValue><ssdm name="inp_load_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:20  %inp_load_to_int = bitcast float %inp_load to i32

]]></node>
<StgValue><ssdm name="inp_load_to_int"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:21  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_49 = trunc i32 %inp_load_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:23  %inp_load_1_to_int = bitcast float %inp_load_1 to i32

]]></node>
<StgValue><ssdm name="inp_load_1_to_int"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:24  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:25  %tmp_51 = trunc i32 %inp_load_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:26  %notlhs = icmp ne i8 %tmp_4, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:27  %notrhs = icmp eq i23 %tmp_49, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:28  %tmp_s = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:29  %notlhs1 = icmp ne i8 %tmp_8, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:30  %notrhs2 = icmp eq i23 %tmp_51, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:31  %tmp_2 = or i1 %notrhs2, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:32  %tmp_3 = and i1 %tmp_s, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:33  %tmp_10 = fcmp ogt float %inp_load, %inp_load_1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:34  %tmp_11 = and i1 %tmp_3, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:35  %max4 = select i1 %tmp_11, float %inp_load, float %inp_load_1

]]></node>
<StgValue><ssdm name="max4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:88  %p_addr22 = or i32 %p_addr15, 2

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:89  %tmp_97 = zext i32 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:90  %inp_addr_4 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_97

]]></node>
<StgValue><ssdm name="inp_addr_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:91  %inp_load_4 = load float* %inp_addr_4, align 4

]]></node>
<StgValue><ssdm name="inp_load_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:92  %p_addr23 = or i32 %p_addr15, 3

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:93  %tmp_104 = zext i32 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:94  %inp_addr_5 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="inp_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:95  %inp_load_5 = load float* %inp_addr_5, align 4

]]></node>
<StgValue><ssdm name="inp_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:91  %inp_load_4 = load float* %inp_addr_4, align 4

]]></node>
<StgValue><ssdm name="inp_load_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:95  %inp_load_5 = load float* %inp_addr_5, align 4

]]></node>
<StgValue><ssdm name="inp_load_5"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %inp_load_4_to_int = bitcast float %inp_load_4 to i32

]]></node>
<StgValue><ssdm name="inp_load_4_to_int"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:97  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:98  %tmp_106 = trunc i32 %inp_load_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:99  %inp_load_5_to_int = bitcast float %inp_load_5 to i32

]]></node>
<StgValue><ssdm name="inp_load_5_to_int"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:100  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_5_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:101  %tmp_113 = trunc i32 %inp_load_5_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:102  %notlhs2 = icmp ne i8 %tmp_30, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:103  %notrhs3 = icmp eq i23 %tmp_106, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:104  %tmp_34 = or i1 %notrhs3, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:105  %notlhs4 = icmp ne i8 %tmp_32, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:106  %notrhs5 = icmp eq i23 %tmp_113, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:107  %tmp_35 = or i1 %notrhs5, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:108  %tmp_36 = and i1 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:109  %tmp_37 = fcmp ogt float %inp_load_4, %inp_load_5

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:110  %tmp_38 = and i1 %tmp_36, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:111  %max4_1 = select i1 %tmp_38, float %inp_load_4, float %inp_load_5

]]></node>
<StgValue><ssdm name="max4_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:154  %p_addr27 = or i32 %p_addr15, 4

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:155  %tmp_142 = zext i32 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:156  %inp_addr_8 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="inp_addr_8"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:157  %inp_load_8 = load float* %inp_addr_8, align 4

]]></node>
<StgValue><ssdm name="inp_load_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:158  %p_addr28 = or i32 %p_addr15, 5

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:159  %tmp_149 = zext i32 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:160  %inp_addr_9 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_149

]]></node>
<StgValue><ssdm name="inp_addr_9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:161  %inp_load_9 = load float* %inp_addr_9, align 4

]]></node>
<StgValue><ssdm name="inp_load_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:157  %inp_load_8 = load float* %inp_addr_8, align 4

]]></node>
<StgValue><ssdm name="inp_load_8"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:161  %inp_load_9 = load float* %inp_addr_9, align 4

]]></node>
<StgValue><ssdm name="inp_load_9"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %inp_load_8_to_int = bitcast float %inp_load_8 to i32

]]></node>
<StgValue><ssdm name="inp_load_8_to_int"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:163  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_8_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:164  %tmp_151 = trunc i32 %inp_load_8_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:165  %inp_load_9_to_int = bitcast float %inp_load_9 to i32

]]></node>
<StgValue><ssdm name="inp_load_9_to_int"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:166  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_9_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:167  %tmp_158 = trunc i32 %inp_load_9_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:168  %notlhs12 = icmp ne i8 %tmp_57, -1

]]></node>
<StgValue><ssdm name="notlhs12"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:169  %notrhs12 = icmp eq i23 %tmp_151, 0

]]></node>
<StgValue><ssdm name="notrhs12"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:170  %tmp_62 = or i1 %notrhs12, %notlhs12

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:171  %notlhs13 = icmp ne i8 %tmp_59, -1

]]></node>
<StgValue><ssdm name="notlhs13"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:172  %notrhs13 = icmp eq i23 %tmp_158, 0

]]></node>
<StgValue><ssdm name="notrhs13"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:173  %tmp_63 = or i1 %notrhs13, %notlhs13

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:174  %tmp_64 = and i1 %tmp_62, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %tmp_65 = fcmp ogt float %inp_load_8, %inp_load_9

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:176  %tmp_66 = and i1 %tmp_64, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:177  %max4_2 = select i1 %tmp_66, float %inp_load_8, float %inp_load_9

]]></node>
<StgValue><ssdm name="max4_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:220  %p_addr31 = or i32 %p_addr15, 6

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:221  %tmp_187 = zext i32 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:222  %inp_addr_12 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_187

]]></node>
<StgValue><ssdm name="inp_addr_12"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:223  %inp_load_12 = load float* %inp_addr_12, align 4

]]></node>
<StgValue><ssdm name="inp_load_12"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:224  %p_addr33 = or i32 %p_addr15, 7

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:225  %tmp_194 = zext i32 %p_addr33 to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:226  %inp_addr_13 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="inp_addr_13"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:227  %inp_load_13 = load float* %inp_addr_13, align 4

]]></node>
<StgValue><ssdm name="inp_load_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:223  %inp_load_12 = load float* %inp_addr_12, align 4

]]></node>
<StgValue><ssdm name="inp_load_12"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:227  %inp_load_13 = load float* %inp_addr_13, align 4

]]></node>
<StgValue><ssdm name="inp_load_13"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %inp_load_12_to_int = bitcast float %inp_load_12 to i32

]]></node>
<StgValue><ssdm name="inp_load_12_to_int"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:229  %tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_12_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:230  %tmp_196 = trunc i32 %inp_load_12_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:231  %inp_load_13_to_int = bitcast float %inp_load_13 to i32

]]></node>
<StgValue><ssdm name="inp_load_13_to_int"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:232  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_13_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:233  %tmp_203 = trunc i32 %inp_load_13_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:234  %notlhs18 = icmp ne i8 %tmp_85, -1

]]></node>
<StgValue><ssdm name="notlhs18"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:235  %notrhs18 = icmp eq i23 %tmp_196, 0

]]></node>
<StgValue><ssdm name="notrhs18"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:236  %tmp_89 = or i1 %notrhs18, %notlhs18

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:237  %notlhs19 = icmp ne i8 %tmp_87, -1

]]></node>
<StgValue><ssdm name="notlhs19"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:238  %notrhs19 = icmp eq i23 %tmp_203, 0

]]></node>
<StgValue><ssdm name="notrhs19"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:239  %tmp_90 = or i1 %notrhs19, %notlhs19

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:240  %tmp_91 = and i1 %tmp_89, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:241  %tmp_92 = fcmp ogt float %inp_load_12, %inp_load_13

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:242  %tmp_93 = and i1 %tmp_91, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:243  %max4_3 = select i1 %tmp_93, float %inp_load_12, float %inp_load_13

]]></node>
<StgValue><ssdm name="max4_3"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:286  %p_addr36 = or i32 %p_addr15, 8

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:287  %tmp_232 = zext i32 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:288  %inp_addr_16 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_232

]]></node>
<StgValue><ssdm name="inp_addr_16"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:289  %inp_load_16 = load float* %inp_addr_16, align 4

]]></node>
<StgValue><ssdm name="inp_load_16"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:290  %p_addr37 = or i32 %p_addr15, 9

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:291  %tmp_239 = zext i32 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:292  %inp_addr_17 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_239

]]></node>
<StgValue><ssdm name="inp_addr_17"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:293  %inp_load_17 = load float* %inp_addr_17, align 4

]]></node>
<StgValue><ssdm name="inp_load_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:289  %inp_load_16 = load float* %inp_addr_16, align 4

]]></node>
<StgValue><ssdm name="inp_load_16"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:293  %inp_load_17 = load float* %inp_addr_17, align 4

]]></node>
<StgValue><ssdm name="inp_load_17"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:294  %inp_load_16_to_int = bitcast float %inp_load_16 to i32

]]></node>
<StgValue><ssdm name="inp_load_16_to_int"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:295  %tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_16_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:296  %tmp_241 = trunc i32 %inp_load_16_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:297  %inp_load_17_to_int = bitcast float %inp_load_17 to i32

]]></node>
<StgValue><ssdm name="inp_load_17_to_int"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:298  %tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_17_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:299  %tmp_248 = trunc i32 %inp_load_17_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:300  %notlhs24 = icmp ne i8 %tmp_112, -1

]]></node>
<StgValue><ssdm name="notlhs24"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:301  %notrhs24 = icmp eq i23 %tmp_241, 0

]]></node>
<StgValue><ssdm name="notrhs24"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:302  %tmp_116 = or i1 %notrhs24, %notlhs24

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:303  %notlhs25 = icmp ne i8 %tmp_114, -1

]]></node>
<StgValue><ssdm name="notlhs25"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:304  %notrhs25 = icmp eq i23 %tmp_248, 0

]]></node>
<StgValue><ssdm name="notrhs25"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:305  %tmp_117 = or i1 %notrhs25, %notlhs25

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:306  %tmp_118 = and i1 %tmp_116, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %tmp_119 = fcmp ogt float %inp_load_16, %inp_load_17

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:308  %tmp_120 = and i1 %tmp_118, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:309  %max4_4 = select i1 %tmp_120, float %inp_load_16, float %inp_load_17

]]></node>
<StgValue><ssdm name="max4_4"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %p_addr41 = or i32 %p_addr15, 10

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:353  %tmp_277 = zext i32 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:354  %inp_addr_20 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_277

]]></node>
<StgValue><ssdm name="inp_addr_20"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:355  %inp_load_20 = load float* %inp_addr_20, align 4

]]></node>
<StgValue><ssdm name="inp_load_20"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:356  %p_addr42 = or i32 %p_addr15, 11

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_284 = zext i32 %p_addr42 to i64

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:358  %inp_addr_21 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_284

]]></node>
<StgValue><ssdm name="inp_addr_21"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:359  %inp_load_21 = load float* %inp_addr_21, align 4

]]></node>
<StgValue><ssdm name="inp_load_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:355  %inp_load_20 = load float* %inp_addr_20, align 4

]]></node>
<StgValue><ssdm name="inp_load_20"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:359  %inp_load_21 = load float* %inp_addr_21, align 4

]]></node>
<StgValue><ssdm name="inp_load_21"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:360  %inp_load_20_to_int = bitcast float %inp_load_20 to i32

]]></node>
<StgValue><ssdm name="inp_load_20_to_int"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:361  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_20_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:362  %tmp_286 = trunc i32 %inp_load_20_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:363  %inp_load_21_to_int = bitcast float %inp_load_21 to i32

]]></node>
<StgValue><ssdm name="inp_load_21_to_int"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:364  %tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_21_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:365  %tmp_293 = trunc i32 %inp_load_21_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:366  %notlhs30 = icmp ne i8 %tmp_139, -1

]]></node>
<StgValue><ssdm name="notlhs30"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:367  %notrhs30 = icmp eq i23 %tmp_286, 0

]]></node>
<StgValue><ssdm name="notrhs30"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:368  %tmp_143 = or i1 %notrhs30, %notlhs30

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:369  %notlhs31 = icmp ne i8 %tmp_141, -1

]]></node>
<StgValue><ssdm name="notlhs31"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:370  %notrhs31 = icmp eq i23 %tmp_293, 0

]]></node>
<StgValue><ssdm name="notrhs31"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:371  %tmp_144 = or i1 %notrhs31, %notlhs31

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:372  %tmp_145 = and i1 %tmp_143, %tmp_144

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:373  %tmp_146 = fcmp ogt float %inp_load_20, %inp_load_21

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:374  %tmp_147 = and i1 %tmp_145, %tmp_146

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:375  %max4_5 = select i1 %tmp_147, float %inp_load_20, float %inp_load_21

]]></node>
<StgValue><ssdm name="max4_5"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:418  %p_addr46 = or i32 %p_addr15, 12

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:419  %tmp_322 = zext i32 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:420  %inp_addr_24 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_322

]]></node>
<StgValue><ssdm name="inp_addr_24"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:421  %inp_load_24 = load float* %inp_addr_24, align 4

]]></node>
<StgValue><ssdm name="inp_load_24"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:422  %p_addr47 = or i32 %p_addr15, 13

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:423  %tmp_328 = zext i32 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:424  %inp_addr_25 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_328

]]></node>
<StgValue><ssdm name="inp_addr_25"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:425  %inp_load_25 = load float* %inp_addr_25, align 4

]]></node>
<StgValue><ssdm name="inp_load_25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:421  %inp_load_24 = load float* %inp_addr_24, align 4

]]></node>
<StgValue><ssdm name="inp_load_24"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:425  %inp_load_25 = load float* %inp_addr_25, align 4

]]></node>
<StgValue><ssdm name="inp_load_25"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:426  %inp_load_24_to_int = bitcast float %inp_load_24 to i32

]]></node>
<StgValue><ssdm name="inp_load_24_to_int"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:427  %tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_24_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:428  %tmp_329 = trunc i32 %inp_load_24_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:429  %inp_load_25_to_int = bitcast float %inp_load_25 to i32

]]></node>
<StgValue><ssdm name="inp_load_25_to_int"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:430  %tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_25_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:431  %tmp_330 = trunc i32 %inp_load_25_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:432  %notlhs36 = icmp ne i8 %tmp_166, -1

]]></node>
<StgValue><ssdm name="notlhs36"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:433  %notrhs36 = icmp eq i23 %tmp_329, 0

]]></node>
<StgValue><ssdm name="notrhs36"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:434  %tmp_170 = or i1 %notrhs36, %notlhs36

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:435  %notlhs37 = icmp ne i8 %tmp_168, -1

]]></node>
<StgValue><ssdm name="notlhs37"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:436  %notrhs37 = icmp eq i23 %tmp_330, 0

]]></node>
<StgValue><ssdm name="notrhs37"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:437  %tmp_171 = or i1 %notrhs37, %notlhs37

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:438  %tmp_172 = and i1 %tmp_170, %tmp_171

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:439  %tmp_173 = fcmp ogt float %inp_load_24, %inp_load_25

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:440  %tmp_174 = and i1 %tmp_172, %tmp_173

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:441  %max4_6 = select i1 %tmp_174, float %inp_load_24, float %inp_load_25

]]></node>
<StgValue><ssdm name="max4_6"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:484  %p_addr51 = or i32 %p_addr15, 14

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:485  %tmp_337 = zext i32 %p_addr51 to i64

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:486  %inp_addr_28 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_337

]]></node>
<StgValue><ssdm name="inp_addr_28"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:487  %inp_load_28 = load float* %inp_addr_28, align 4

]]></node>
<StgValue><ssdm name="inp_load_28"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:488  %p_addr52 = or i32 %p_addr15, 15

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:489  %tmp_338 = zext i32 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:490  %inp_addr_29 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_338

]]></node>
<StgValue><ssdm name="inp_addr_29"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:491  %inp_load_29 = load float* %inp_addr_29, align 4

]]></node>
<StgValue><ssdm name="inp_load_29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="249" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:487  %inp_load_28 = load float* %inp_addr_28, align 4

]]></node>
<StgValue><ssdm name="inp_load_28"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:491  %inp_load_29 = load float* %inp_addr_29, align 4

]]></node>
<StgValue><ssdm name="inp_load_29"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:492  %inp_load_28_to_int = bitcast float %inp_load_28 to i32

]]></node>
<StgValue><ssdm name="inp_load_28_to_int"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:493  %tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_28_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:494  %tmp_339 = trunc i32 %inp_load_28_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:495  %inp_load_29_to_int = bitcast float %inp_load_29 to i32

]]></node>
<StgValue><ssdm name="inp_load_29_to_int"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:496  %tmp_195 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_29_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:497  %tmp_340 = trunc i32 %inp_load_29_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:498  %notlhs42 = icmp ne i8 %tmp_193, -1

]]></node>
<StgValue><ssdm name="notlhs42"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:499  %notrhs42 = icmp eq i23 %tmp_339, 0

]]></node>
<StgValue><ssdm name="notrhs42"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:500  %tmp_197 = or i1 %notrhs42, %notlhs42

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:501  %notlhs43 = icmp ne i8 %tmp_195, -1

]]></node>
<StgValue><ssdm name="notlhs43"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:502  %notrhs43 = icmp eq i23 %tmp_340, 0

]]></node>
<StgValue><ssdm name="notrhs43"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:503  %tmp_198 = or i1 %notrhs43, %notlhs43

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:504  %tmp_199 = and i1 %tmp_197, %tmp_198

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:505  %tmp_200 = fcmp ogt float %inp_load_28, %inp_load_29

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:506  %tmp_201 = and i1 %tmp_199, %tmp_200

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:507  %max4_7 = select i1 %tmp_201, float %inp_load_28, float %inp_load_29

]]></node>
<StgValue><ssdm name="max4_7"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:550  %p_addr55 = add i32 16, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:551  %tmp_347 = zext i32 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:552  %inp_addr_32 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_347

]]></node>
<StgValue><ssdm name="inp_addr_32"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:553  %inp_load_32 = load float* %inp_addr_32, align 4

]]></node>
<StgValue><ssdm name="inp_load_32"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:554  %p_addr57 = add i32 17, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:555  %tmp_348 = zext i32 %p_addr57 to i64

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:556  %inp_addr_33 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_348

]]></node>
<StgValue><ssdm name="inp_addr_33"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:557  %inp_load_33 = load float* %inp_addr_33, align 4

]]></node>
<StgValue><ssdm name="inp_load_33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="275" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:553  %inp_load_32 = load float* %inp_addr_32, align 4

]]></node>
<StgValue><ssdm name="inp_load_32"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:557  %inp_load_33 = load float* %inp_addr_33, align 4

]]></node>
<StgValue><ssdm name="inp_load_33"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:558  %inp_load_32_to_int = bitcast float %inp_load_32 to i32

]]></node>
<StgValue><ssdm name="inp_load_32_to_int"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:559  %tmp_220 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_32_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:560  %tmp_349 = trunc i32 %inp_load_32_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:561  %inp_load_33_to_int = bitcast float %inp_load_33 to i32

]]></node>
<StgValue><ssdm name="inp_load_33_to_int"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:562  %tmp_222 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_33_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:563  %tmp_350 = trunc i32 %inp_load_33_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:564  %notlhs48 = icmp ne i8 %tmp_220, -1

]]></node>
<StgValue><ssdm name="notlhs48"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:565  %notrhs48 = icmp eq i23 %tmp_349, 0

]]></node>
<StgValue><ssdm name="notrhs48"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:566  %tmp_224 = or i1 %notrhs48, %notlhs48

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:567  %notlhs49 = icmp ne i8 %tmp_222, -1

]]></node>
<StgValue><ssdm name="notlhs49"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:568  %notrhs49 = icmp eq i23 %tmp_350, 0

]]></node>
<StgValue><ssdm name="notrhs49"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:569  %tmp_225 = or i1 %notrhs49, %notlhs49

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:570  %tmp_226 = and i1 %tmp_224, %tmp_225

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:571  %tmp_227 = fcmp ogt float %inp_load_32, %inp_load_33

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:572  %tmp_228 = and i1 %tmp_226, %tmp_227

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:573  %max4_8 = select i1 %tmp_228, float %inp_load_32, float %inp_load_33

]]></node>
<StgValue><ssdm name="max4_8"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:616  %p_addr60 = add i32 18, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:617  %tmp_357 = zext i32 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:618  %inp_addr_36 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_357

]]></node>
<StgValue><ssdm name="inp_addr_36"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:619  %inp_load_36 = load float* %inp_addr_36, align 4

]]></node>
<StgValue><ssdm name="inp_load_36"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:620  %p_addr61 = add i32 19, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:621  %tmp_358 = zext i32 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:622  %inp_addr_37 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_358

]]></node>
<StgValue><ssdm name="inp_addr_37"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:623  %inp_load_37 = load float* %inp_addr_37, align 4

]]></node>
<StgValue><ssdm name="inp_load_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="301" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:619  %inp_load_36 = load float* %inp_addr_36, align 4

]]></node>
<StgValue><ssdm name="inp_load_36"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:623  %inp_load_37 = load float* %inp_addr_37, align 4

]]></node>
<StgValue><ssdm name="inp_load_37"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:624  %inp_load_36_to_int = bitcast float %inp_load_36 to i32

]]></node>
<StgValue><ssdm name="inp_load_36_to_int"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:625  %tmp_247 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_36_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:626  %tmp_359 = trunc i32 %inp_load_36_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:627  %inp_load_37_to_int = bitcast float %inp_load_37 to i32

]]></node>
<StgValue><ssdm name="inp_load_37_to_int"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:628  %tmp_249 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_37_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:629  %tmp_360 = trunc i32 %inp_load_37_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:630  %notlhs54 = icmp ne i8 %tmp_247, -1

]]></node>
<StgValue><ssdm name="notlhs54"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:631  %notrhs54 = icmp eq i23 %tmp_359, 0

]]></node>
<StgValue><ssdm name="notrhs54"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:632  %tmp_251 = or i1 %notrhs54, %notlhs54

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:633  %notlhs55 = icmp ne i8 %tmp_249, -1

]]></node>
<StgValue><ssdm name="notlhs55"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:634  %notrhs55 = icmp eq i23 %tmp_360, 0

]]></node>
<StgValue><ssdm name="notrhs55"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:635  %tmp_252 = or i1 %notrhs55, %notlhs55

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:636  %tmp_253 = and i1 %tmp_251, %tmp_252

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:637  %tmp_254 = fcmp ogt float %inp_load_36, %inp_load_37

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:638  %tmp_255 = and i1 %tmp_253, %tmp_254

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:639  %max4_9 = select i1 %tmp_255, float %inp_load_36, float %inp_load_37

]]></node>
<StgValue><ssdm name="max4_9"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:682  %p_addr44 = add i32 20, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:683  %tmp_367 = zext i32 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:684  %inp_addr_40 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_367

]]></node>
<StgValue><ssdm name="inp_addr_40"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:685  %inp_load_40 = load float* %inp_addr_40, align 4

]]></node>
<StgValue><ssdm name="inp_load_40"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:686  %p_addr38 = add i32 21, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:687  %tmp_368 = zext i32 %p_addr38 to i64

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:688  %inp_addr_41 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_368

]]></node>
<StgValue><ssdm name="inp_addr_41"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:689  %inp_load_41 = load float* %inp_addr_41, align 4

]]></node>
<StgValue><ssdm name="inp_load_41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="327" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:685  %inp_load_40 = load float* %inp_addr_40, align 4

]]></node>
<StgValue><ssdm name="inp_load_40"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:689  %inp_load_41 = load float* %inp_addr_41, align 4

]]></node>
<StgValue><ssdm name="inp_load_41"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:690  %inp_load_40_to_int = bitcast float %inp_load_40 to i32

]]></node>
<StgValue><ssdm name="inp_load_40_to_int"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:691  %tmp_274 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_40_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:692  %tmp_369 = trunc i32 %inp_load_40_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:693  %inp_load_41_to_int = bitcast float %inp_load_41 to i32

]]></node>
<StgValue><ssdm name="inp_load_41_to_int"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:694  %tmp_276 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_41_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:695  %tmp_370 = trunc i32 %inp_load_41_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:696  %notlhs60 = icmp ne i8 %tmp_274, -1

]]></node>
<StgValue><ssdm name="notlhs60"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:697  %notrhs60 = icmp eq i23 %tmp_369, 0

]]></node>
<StgValue><ssdm name="notrhs60"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:698  %tmp_278 = or i1 %notrhs60, %notlhs60

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:699  %notlhs61 = icmp ne i8 %tmp_276, -1

]]></node>
<StgValue><ssdm name="notlhs61"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:700  %notrhs61 = icmp eq i23 %tmp_370, 0

]]></node>
<StgValue><ssdm name="notrhs61"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:701  %tmp_279 = or i1 %notrhs61, %notlhs61

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:702  %tmp_280 = and i1 %tmp_278, %tmp_279

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:703  %tmp_281 = fcmp ogt float %inp_load_40, %inp_load_41

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:704  %tmp_282 = and i1 %tmp_280, %tmp_281

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:705  %max4_s = select i1 %tmp_282, float %inp_load_40, float %inp_load_41

]]></node>
<StgValue><ssdm name="max4_s"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:748  %p_addr20 = add i32 22, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:749  %tmp_377 = zext i32 %p_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:750  %inp_addr_44 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_377

]]></node>
<StgValue><ssdm name="inp_addr_44"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:751  %inp_load_44 = load float* %inp_addr_44, align 4

]]></node>
<StgValue><ssdm name="inp_load_44"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:752  %p_addr14 = add i32 23, %p_addr15

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:753  %tmp_378 = zext i32 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:754  %inp_addr_45 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_378

]]></node>
<StgValue><ssdm name="inp_addr_45"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:755  %inp_load_45 = load float* %inp_addr_45, align 4

]]></node>
<StgValue><ssdm name="inp_load_45"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.0:38  %tmp_58 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_addr17, i5 0)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.0:39  %p_shl7 = sext i15 %tmp_58 to i32

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.0:40  %tmp_60 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_addr17, i3 0)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge.0:41  %p_shl8 = sext i13 %tmp_60 to i32

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:42  %p_addr18 = sub i32 %p_shl7, %p_shl8

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:43  %tmp_68 = zext i32 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:44  %inp_addr_2 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="inp_addr_2"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:45  %inp_load_2 = load float* %inp_addr_2, align 4

]]></node>
<StgValue><ssdm name="inp_load_2"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:112  %p_addr24 = or i32 %p_addr18, 2

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:113  %tmp_115 = zext i32 %p_addr24 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:114  %inp_addr_6 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_115

]]></node>
<StgValue><ssdm name="inp_addr_6"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:115  %inp_load_6 = load float* %inp_addr_6, align 4

]]></node>
<StgValue><ssdm name="inp_load_6"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:751  %inp_load_44 = load float* %inp_addr_44, align 4

]]></node>
<StgValue><ssdm name="inp_load_44"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:755  %inp_load_45 = load float* %inp_addr_45, align 4

]]></node>
<StgValue><ssdm name="inp_load_45"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:756  %inp_load_44_to_int = bitcast float %inp_load_44 to i32

]]></node>
<StgValue><ssdm name="inp_load_44_to_int"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:757  %tmp_301 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_44_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:758  %tmp_379 = trunc i32 %inp_load_44_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:759  %inp_load_45_to_int = bitcast float %inp_load_45 to i32

]]></node>
<StgValue><ssdm name="inp_load_45_to_int"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:760  %tmp_303 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_45_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:761  %tmp_380 = trunc i32 %inp_load_45_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:762  %notlhs66 = icmp ne i8 %tmp_301, -1

]]></node>
<StgValue><ssdm name="notlhs66"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:763  %notrhs66 = icmp eq i23 %tmp_379, 0

]]></node>
<StgValue><ssdm name="notrhs66"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:764  %tmp_305 = or i1 %notrhs66, %notlhs66

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:765  %notlhs67 = icmp ne i8 %tmp_303, -1

]]></node>
<StgValue><ssdm name="notlhs67"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:766  %notrhs67 = icmp eq i23 %tmp_380, 0

]]></node>
<StgValue><ssdm name="notrhs67"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:767  %tmp_306 = or i1 %notrhs67, %notlhs67

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:768  %tmp_307 = and i1 %tmp_305, %tmp_306

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:769  %tmp_308 = fcmp ogt float %inp_load_44, %inp_load_45

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:770  %tmp_309 = and i1 %tmp_307, %tmp_308

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:771  %max4_10 = select i1 %tmp_309, float %inp_load_44, float %inp_load_45

]]></node>
<StgValue><ssdm name="max4_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="383" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:45  %inp_load_2 = load float* %inp_addr_2, align 4

]]></node>
<StgValue><ssdm name="inp_load_2"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:46  %inp_load_2_to_int = bitcast float %inp_load_2 to i32

]]></node>
<StgValue><ssdm name="inp_load_2_to_int"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:47  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:48  %tmp_70 = trunc i32 %inp_load_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:49  %max4_to_int = bitcast float %max4 to i32

]]></node>
<StgValue><ssdm name="max4_to_int"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:50  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:51  %tmp_77 = trunc i32 %max4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:52  %notlhs3 = icmp ne i8 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:53  %notrhs4 = icmp eq i23 %tmp_70, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:54  %tmp_16 = or i1 %notrhs4, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:55  %notlhs5 = icmp ne i8 %tmp_14, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:56  %notrhs6 = icmp eq i23 %tmp_77, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:57  %tmp_17 = or i1 %notrhs6, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:58  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %tmp_19 = fcmp ogt float %inp_load_2, %max4

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:60  %tmp_20 = and i1 %tmp_18, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:61  %max_1 = select i1 %tmp_20, float %inp_load_2, float %max4

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:115  %inp_load_6 = load float* %inp_addr_6, align 4

]]></node>
<StgValue><ssdm name="inp_load_6"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:116  %inp_load_6_to_int = bitcast float %inp_load_6 to i32

]]></node>
<StgValue><ssdm name="inp_load_6_to_int"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:117  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:118  %tmp_122 = trunc i32 %inp_load_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:119  %max4_1_to_int = bitcast float %max4_1 to i32

]]></node>
<StgValue><ssdm name="max4_1_to_int"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:120  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:121  %tmp_124 = trunc i32 %max4_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:122  %notlhs6 = icmp ne i8 %tmp_39, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:123  %notrhs7 = icmp eq i23 %tmp_122, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:124  %tmp_43 = or i1 %notrhs7, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:125  %notlhs8 = icmp ne i8 %tmp_41, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:126  %notrhs9 = icmp eq i23 %tmp_124, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:127  %tmp_44 = or i1 %notrhs9, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:128  %tmp_45 = and i1 %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:129  %tmp_46 = fcmp ogt float %inp_load_6, %max4_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:130  %tmp_47 = and i1 %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:131  %max_1_1 = select i1 %tmp_47, float %inp_load_6, float %max4_1

]]></node>
<StgValue><ssdm name="max_1_1"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:178  %p_addr29 = or i32 %p_addr18, 4

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:179  %tmp_160 = zext i32 %p_addr29 to i64

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:180  %inp_addr_10 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_160

]]></node>
<StgValue><ssdm name="inp_addr_10"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:181  %inp_load_10 = load float* %inp_addr_10, align 4

]]></node>
<StgValue><ssdm name="inp_load_10"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:244  %p_addr34 = or i32 %p_addr18, 6

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:245  %tmp_205 = zext i32 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:246  %inp_addr_14 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_205

]]></node>
<StgValue><ssdm name="inp_addr_14"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:247  %inp_load_14 = load float* %inp_addr_14, align 4

]]></node>
<StgValue><ssdm name="inp_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="425" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:181  %inp_load_10 = load float* %inp_addr_10, align 4

]]></node>
<StgValue><ssdm name="inp_load_10"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:182  %inp_load_10_to_int = bitcast float %inp_load_10 to i32

]]></node>
<StgValue><ssdm name="inp_load_10_to_int"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:183  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:184  %tmp_167 = trunc i32 %inp_load_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:185  %max4_2_to_int = bitcast float %max4_2 to i32

]]></node>
<StgValue><ssdm name="max4_2_to_int"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:187  %tmp_169 = trunc i32 %max4_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:188  %notlhs14 = icmp ne i8 %tmp_67, -1

]]></node>
<StgValue><ssdm name="notlhs14"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:189  %notrhs14 = icmp eq i23 %tmp_167, 0

]]></node>
<StgValue><ssdm name="notrhs14"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:190  %tmp_71 = or i1 %notrhs14, %notlhs14

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:191  %notlhs15 = icmp ne i8 %tmp_69, -1

]]></node>
<StgValue><ssdm name="notlhs15"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:192  %notrhs15 = icmp eq i23 %tmp_169, 0

]]></node>
<StgValue><ssdm name="notrhs15"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:193  %tmp_72 = or i1 %notrhs15, %notlhs15

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:194  %tmp_73 = and i1 %tmp_71, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %tmp_74 = fcmp ogt float %inp_load_10, %max4_2

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:196  %tmp_75 = and i1 %tmp_73, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:197  %max_1_2 = select i1 %tmp_75, float %inp_load_10, float %max4_2

]]></node>
<StgValue><ssdm name="max_1_2"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:247  %inp_load_14 = load float* %inp_addr_14, align 4

]]></node>
<StgValue><ssdm name="inp_load_14"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:248  %inp_load_14_to_int = bitcast float %inp_load_14 to i32

]]></node>
<StgValue><ssdm name="inp_load_14_to_int"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:249  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_14_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:250  %tmp_212 = trunc i32 %inp_load_14_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:251  %max4_3_to_int = bitcast float %max4_3 to i32

]]></node>
<StgValue><ssdm name="max4_3_to_int"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:252  %tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:253  %tmp_214 = trunc i32 %max4_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:254  %notlhs20 = icmp ne i8 %tmp_94, -1

]]></node>
<StgValue><ssdm name="notlhs20"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:255  %notrhs20 = icmp eq i23 %tmp_212, 0

]]></node>
<StgValue><ssdm name="notrhs20"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:256  %tmp_98 = or i1 %notrhs20, %notlhs20

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:257  %notlhs21 = icmp ne i8 %tmp_96, -1

]]></node>
<StgValue><ssdm name="notlhs21"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:258  %notrhs21 = icmp eq i23 %tmp_214, 0

]]></node>
<StgValue><ssdm name="notrhs21"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:259  %tmp_99 = or i1 %notrhs21, %notlhs21

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:260  %tmp_100 = and i1 %tmp_98, %tmp_99

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:261  %tmp_101 = fcmp ogt float %inp_load_14, %max4_3

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:262  %tmp_102 = and i1 %tmp_100, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:263  %max_1_3 = select i1 %tmp_102, float %inp_load_14, float %max4_3

]]></node>
<StgValue><ssdm name="max_1_3"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %p_addr39 = add i32 8, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:311  %tmp_250 = zext i32 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:312  %inp_addr_18 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_250

]]></node>
<StgValue><ssdm name="inp_addr_18"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:313  %inp_load_18 = load float* %inp_addr_18, align 4

]]></node>
<StgValue><ssdm name="inp_load_18"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:376  %p_addr43 = add i32 10, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:377  %tmp_295 = zext i32 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:378  %inp_addr_22 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_295

]]></node>
<StgValue><ssdm name="inp_addr_22"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:379  %inp_load_22 = load float* %inp_addr_22, align 4

]]></node>
<StgValue><ssdm name="inp_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="467" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:313  %inp_load_18 = load float* %inp_addr_18, align 4

]]></node>
<StgValue><ssdm name="inp_load_18"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:314  %inp_load_18_to_int = bitcast float %inp_load_18 to i32

]]></node>
<StgValue><ssdm name="inp_load_18_to_int"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:315  %tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_18_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:316  %tmp_257 = trunc i32 %inp_load_18_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:317  %max4_4_to_int = bitcast float %max4_4 to i32

]]></node>
<StgValue><ssdm name="max4_4_to_int"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:319  %tmp_259 = trunc i32 %max4_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:320  %notlhs26 = icmp ne i8 %tmp_121, -1

]]></node>
<StgValue><ssdm name="notlhs26"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:321  %notrhs26 = icmp eq i23 %tmp_257, 0

]]></node>
<StgValue><ssdm name="notrhs26"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:322  %tmp_125 = or i1 %notrhs26, %notlhs26

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:323  %notlhs27 = icmp ne i8 %tmp_123, -1

]]></node>
<StgValue><ssdm name="notlhs27"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:324  %notrhs27 = icmp eq i23 %tmp_259, 0

]]></node>
<StgValue><ssdm name="notrhs27"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:325  %tmp_126 = or i1 %notrhs27, %notlhs27

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:326  %tmp_127 = and i1 %tmp_125, %tmp_126

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %tmp_128 = fcmp ogt float %inp_load_18, %max4_4

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:328  %tmp_129 = and i1 %tmp_127, %tmp_128

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:329  %max_1_4 = select i1 %tmp_129, float %inp_load_18, float %max4_4

]]></node>
<StgValue><ssdm name="max_1_4"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:379  %inp_load_22 = load float* %inp_addr_22, align 4

]]></node>
<StgValue><ssdm name="inp_load_22"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:380  %inp_load_22_to_int = bitcast float %inp_load_22 to i32

]]></node>
<StgValue><ssdm name="inp_load_22_to_int"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:381  %tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_22_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:382  %tmp_302 = trunc i32 %inp_load_22_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:383  %max4_5_to_int = bitcast float %max4_5 to i32

]]></node>
<StgValue><ssdm name="max4_5_to_int"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:384  %tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_5_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:385  %tmp_304 = trunc i32 %max4_5_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:386  %notlhs32 = icmp ne i8 %tmp_148, -1

]]></node>
<StgValue><ssdm name="notlhs32"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:387  %notrhs32 = icmp eq i23 %tmp_302, 0

]]></node>
<StgValue><ssdm name="notrhs32"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:388  %tmp_152 = or i1 %notrhs32, %notlhs32

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:389  %notlhs33 = icmp ne i8 %tmp_150, -1

]]></node>
<StgValue><ssdm name="notlhs33"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:390  %notrhs33 = icmp eq i23 %tmp_304, 0

]]></node>
<StgValue><ssdm name="notrhs33"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:391  %tmp_153 = or i1 %notrhs33, %notlhs33

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:392  %tmp_154 = and i1 %tmp_152, %tmp_153

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:393  %tmp_155 = fcmp ogt float %inp_load_22, %max4_5

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:394  %tmp_156 = and i1 %tmp_154, %tmp_155

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:395  %max_1_5 = select i1 %tmp_156, float %inp_load_22, float %max4_5

]]></node>
<StgValue><ssdm name="max_1_5"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:442  %p_addr48 = add i32 12, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:443  %tmp_331 = zext i32 %p_addr48 to i64

]]></node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:444  %inp_addr_26 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_331

]]></node>
<StgValue><ssdm name="inp_addr_26"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:445  %inp_load_26 = load float* %inp_addr_26, align 4

]]></node>
<StgValue><ssdm name="inp_load_26"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:508  %p_addr53 = add i32 14, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:509  %tmp_341 = zext i32 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:510  %inp_addr_30 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_341

]]></node>
<StgValue><ssdm name="inp_addr_30"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:511  %inp_load_30 = load float* %inp_addr_30, align 4

]]></node>
<StgValue><ssdm name="inp_load_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="509" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:445  %inp_load_26 = load float* %inp_addr_26, align 4

]]></node>
<StgValue><ssdm name="inp_load_26"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:446  %inp_load_26_to_int = bitcast float %inp_load_26 to i32

]]></node>
<StgValue><ssdm name="inp_load_26_to_int"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:447  %tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_26_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:448  %tmp_332 = trunc i32 %inp_load_26_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:449  %max4_6_to_int = bitcast float %max4_6 to i32

]]></node>
<StgValue><ssdm name="max4_6_to_int"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:450  %tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:451  %tmp_333 = trunc i32 %max4_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:452  %notlhs38 = icmp ne i8 %tmp_175, -1

]]></node>
<StgValue><ssdm name="notlhs38"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:453  %notrhs38 = icmp eq i23 %tmp_332, 0

]]></node>
<StgValue><ssdm name="notrhs38"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:454  %tmp_179 = or i1 %notrhs38, %notlhs38

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:455  %notlhs39 = icmp ne i8 %tmp_177, -1

]]></node>
<StgValue><ssdm name="notlhs39"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:456  %notrhs39 = icmp eq i23 %tmp_333, 0

]]></node>
<StgValue><ssdm name="notrhs39"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:457  %tmp_180 = or i1 %notrhs39, %notlhs39

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:458  %tmp_181 = and i1 %tmp_179, %tmp_180

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:459  %tmp_182 = fcmp ogt float %inp_load_26, %max4_6

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:460  %tmp_183 = and i1 %tmp_181, %tmp_182

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:461  %max_1_6 = select i1 %tmp_183, float %inp_load_26, float %max4_6

]]></node>
<StgValue><ssdm name="max_1_6"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:511  %inp_load_30 = load float* %inp_addr_30, align 4

]]></node>
<StgValue><ssdm name="inp_load_30"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:512  %inp_load_30_to_int = bitcast float %inp_load_30 to i32

]]></node>
<StgValue><ssdm name="inp_load_30_to_int"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:513  %tmp_202 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_30_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:514  %tmp_342 = trunc i32 %inp_load_30_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:515  %max4_7_to_int = bitcast float %max4_7 to i32

]]></node>
<StgValue><ssdm name="max4_7_to_int"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:516  %tmp_204 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_7_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:517  %tmp_343 = trunc i32 %max4_7_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:518  %notlhs44 = icmp ne i8 %tmp_202, -1

]]></node>
<StgValue><ssdm name="notlhs44"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:519  %notrhs44 = icmp eq i23 %tmp_342, 0

]]></node>
<StgValue><ssdm name="notrhs44"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:520  %tmp_206 = or i1 %notrhs44, %notlhs44

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:521  %notlhs45 = icmp ne i8 %tmp_204, -1

]]></node>
<StgValue><ssdm name="notlhs45"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:522  %notrhs45 = icmp eq i23 %tmp_343, 0

]]></node>
<StgValue><ssdm name="notrhs45"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:523  %tmp_207 = or i1 %notrhs45, %notlhs45

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:524  %tmp_208 = and i1 %tmp_206, %tmp_207

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:525  %tmp_209 = fcmp ogt float %inp_load_30, %max4_7

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:526  %tmp_210 = and i1 %tmp_208, %tmp_209

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:527  %max_1_7 = select i1 %tmp_210, float %inp_load_30, float %max4_7

]]></node>
<StgValue><ssdm name="max_1_7"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:574  %p_addr58 = add i32 16, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:575  %tmp_351 = zext i32 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:576  %inp_addr_34 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_351

]]></node>
<StgValue><ssdm name="inp_addr_34"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:577  %inp_load_34 = load float* %inp_addr_34, align 4

]]></node>
<StgValue><ssdm name="inp_load_34"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:640  %p_addr56 = add i32 18, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:641  %tmp_361 = zext i32 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:642  %inp_addr_38 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_361

]]></node>
<StgValue><ssdm name="inp_addr_38"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:643  %inp_load_38 = load float* %inp_addr_38, align 4

]]></node>
<StgValue><ssdm name="inp_load_38"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="551" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:577  %inp_load_34 = load float* %inp_addr_34, align 4

]]></node>
<StgValue><ssdm name="inp_load_34"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:578  %inp_load_34_to_int = bitcast float %inp_load_34 to i32

]]></node>
<StgValue><ssdm name="inp_load_34_to_int"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:579  %tmp_229 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_34_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:580  %tmp_352 = trunc i32 %inp_load_34_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:581  %max4_8_to_int = bitcast float %max4_8 to i32

]]></node>
<StgValue><ssdm name="max4_8_to_int"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:582  %tmp_231 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_8_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:583  %tmp_353 = trunc i32 %max4_8_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:584  %notlhs50 = icmp ne i8 %tmp_229, -1

]]></node>
<StgValue><ssdm name="notlhs50"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:585  %notrhs50 = icmp eq i23 %tmp_352, 0

]]></node>
<StgValue><ssdm name="notrhs50"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:586  %tmp_233 = or i1 %notrhs50, %notlhs50

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:587  %notlhs51 = icmp ne i8 %tmp_231, -1

]]></node>
<StgValue><ssdm name="notlhs51"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:588  %notrhs51 = icmp eq i23 %tmp_353, 0

]]></node>
<StgValue><ssdm name="notrhs51"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:589  %tmp_234 = or i1 %notrhs51, %notlhs51

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:590  %tmp_235 = and i1 %tmp_233, %tmp_234

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:591  %tmp_236 = fcmp ogt float %inp_load_34, %max4_8

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:592  %tmp_237 = and i1 %tmp_235, %tmp_236

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:593  %max_1_8 = select i1 %tmp_237, float %inp_load_34, float %max4_8

]]></node>
<StgValue><ssdm name="max_1_8"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:643  %inp_load_38 = load float* %inp_addr_38, align 4

]]></node>
<StgValue><ssdm name="inp_load_38"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:644  %inp_load_38_to_int = bitcast float %inp_load_38 to i32

]]></node>
<StgValue><ssdm name="inp_load_38_to_int"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:645  %tmp_256 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_38_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:646  %tmp_362 = trunc i32 %inp_load_38_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:647  %max4_9_to_int = bitcast float %max4_9 to i32

]]></node>
<StgValue><ssdm name="max4_9_to_int"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:648  %tmp_258 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_9_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:649  %tmp_363 = trunc i32 %max4_9_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:650  %notlhs56 = icmp ne i8 %tmp_256, -1

]]></node>
<StgValue><ssdm name="notlhs56"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:651  %notrhs56 = icmp eq i23 %tmp_362, 0

]]></node>
<StgValue><ssdm name="notrhs56"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:652  %tmp_260 = or i1 %notrhs56, %notlhs56

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:653  %notlhs57 = icmp ne i8 %tmp_258, -1

]]></node>
<StgValue><ssdm name="notlhs57"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:654  %notrhs57 = icmp eq i23 %tmp_363, 0

]]></node>
<StgValue><ssdm name="notrhs57"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:655  %tmp_261 = or i1 %notrhs57, %notlhs57

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:656  %tmp_262 = and i1 %tmp_260, %tmp_261

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:657  %tmp_263 = fcmp ogt float %inp_load_38, %max4_9

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:658  %tmp_264 = and i1 %tmp_262, %tmp_263

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:659  %max_1_9 = select i1 %tmp_264, float %inp_load_38, float %max4_9

]]></node>
<StgValue><ssdm name="max_1_9"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:706  %p_addr32 = add i32 20, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:707  %tmp_371 = zext i32 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:708  %inp_addr_42 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_371

]]></node>
<StgValue><ssdm name="inp_addr_42"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:709  %inp_load_42 = load float* %inp_addr_42, align 4

]]></node>
<StgValue><ssdm name="inp_load_42"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:772  %p_addr9 = add i32 22, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:773  %tmp_381 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:774  %inp_addr_46 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_381

]]></node>
<StgValue><ssdm name="inp_addr_46"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:775  %inp_load_46 = load float* %inp_addr_46, align 4

]]></node>
<StgValue><ssdm name="inp_load_46"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="593" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:62  %p_addr19 = or i32 %p_addr18, 1

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:63  %tmp_79 = zext i32 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:64  %inp_addr_3 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="inp_addr_3"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:65  %inp_load_3 = load float* %inp_addr_3, align 4

]]></node>
<StgValue><ssdm name="inp_load_3"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:132  %p_addr25 = or i32 %p_addr18, 3

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:133  %tmp_131 = zext i32 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:134  %inp_addr_7 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_131

]]></node>
<StgValue><ssdm name="inp_addr_7"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:135  %inp_load_7 = load float* %inp_addr_7, align 4

]]></node>
<StgValue><ssdm name="inp_load_7"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:709  %inp_load_42 = load float* %inp_addr_42, align 4

]]></node>
<StgValue><ssdm name="inp_load_42"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:710  %inp_load_42_to_int = bitcast float %inp_load_42 to i32

]]></node>
<StgValue><ssdm name="inp_load_42_to_int"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:711  %tmp_283 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_42_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:712  %tmp_372 = trunc i32 %inp_load_42_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:713  %max4_to_int_12 = bitcast float %max4_s to i32

]]></node>
<StgValue><ssdm name="max4_to_int_12"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:714  %tmp_285 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_to_int_12, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:715  %tmp_373 = trunc i32 %max4_to_int_12 to i23

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:716  %notlhs62 = icmp ne i8 %tmp_283, -1

]]></node>
<StgValue><ssdm name="notlhs62"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:717  %notrhs62 = icmp eq i23 %tmp_372, 0

]]></node>
<StgValue><ssdm name="notrhs62"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:718  %tmp_287 = or i1 %notrhs62, %notlhs62

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:719  %notlhs63 = icmp ne i8 %tmp_285, -1

]]></node>
<StgValue><ssdm name="notlhs63"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:720  %notrhs63 = icmp eq i23 %tmp_373, 0

]]></node>
<StgValue><ssdm name="notrhs63"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:721  %tmp_288 = or i1 %notrhs63, %notlhs63

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:722  %tmp_289 = and i1 %tmp_287, %tmp_288

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:723  %tmp_290 = fcmp ogt float %inp_load_42, %max4_s

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:724  %tmp_291 = and i1 %tmp_289, %tmp_290

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:725  %max_1_s = select i1 %tmp_291, float %inp_load_42, float %max4_s

]]></node>
<StgValue><ssdm name="max_1_s"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:775  %inp_load_46 = load float* %inp_addr_46, align 4

]]></node>
<StgValue><ssdm name="inp_load_46"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:776  %inp_load_46_to_int = bitcast float %inp_load_46 to i32

]]></node>
<StgValue><ssdm name="inp_load_46_to_int"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:777  %tmp_310 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_46_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:778  %tmp_382 = trunc i32 %inp_load_46_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:779  %max4_10_to_int = bitcast float %max4_10 to i32

]]></node>
<StgValue><ssdm name="max4_10_to_int"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:780  %tmp_312 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max4_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:781  %tmp_383 = trunc i32 %max4_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:782  %notlhs68 = icmp ne i8 %tmp_310, -1

]]></node>
<StgValue><ssdm name="notlhs68"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:783  %notrhs68 = icmp eq i23 %tmp_382, 0

]]></node>
<StgValue><ssdm name="notrhs68"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:784  %tmp_314 = or i1 %notrhs68, %notlhs68

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:785  %notlhs69 = icmp ne i8 %tmp_312, -1

]]></node>
<StgValue><ssdm name="notlhs69"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:786  %notrhs69 = icmp eq i23 %tmp_383, 0

]]></node>
<StgValue><ssdm name="notrhs69"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:787  %tmp_315 = or i1 %notrhs69, %notlhs69

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:788  %tmp_316 = and i1 %tmp_314, %tmp_315

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:789  %tmp_317 = fcmp ogt float %inp_load_46, %max4_10

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:790  %tmp_318 = and i1 %tmp_316, %tmp_317

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:791  %max_1_10 = select i1 %tmp_318, float %inp_load_46, float %max4_10

]]></node>
<StgValue><ssdm name="max_1_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="635" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:65  %inp_load_3 = load float* %inp_addr_3, align 4

]]></node>
<StgValue><ssdm name="inp_load_3"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:66  %inp_load_3_to_int = bitcast float %inp_load_3 to i32

]]></node>
<StgValue><ssdm name="inp_load_3_to_int"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:67  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:68  %tmp_86 = trunc i32 %inp_load_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:69  %max_1_to_int = bitcast float %max_1 to i32

]]></node>
<StgValue><ssdm name="max_1_to_int"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:70  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:71  %tmp_88 = trunc i32 %max_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:72  %notlhs7 = icmp ne i8 %tmp_21, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:73  %notrhs8 = icmp eq i23 %tmp_86, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:74  %tmp_25 = or i1 %notrhs8, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:75  %notlhs9 = icmp ne i8 %tmp_23, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:76  %notrhs1 = icmp eq i23 %tmp_88, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:77  %tmp_26 = or i1 %notrhs1, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:78  %tmp_27 = and i1 %tmp_25, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %tmp_28 = fcmp ogt float %inp_load_3, %max_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:80  %tmp_29 = and i1 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:81  %max_2 = select i1 %tmp_29, float %inp_load_3, float %max_1

]]></node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0:84  %p_addr21_cast = sext i9 %p_addr21 to i32

]]></node>
<StgValue><ssdm name="p_addr21_cast"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:85  %tmp_95 = zext i32 %p_addr21_cast to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:86  %out_0_addr = getelementptr [72 x float]* %out_0, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:87  store float %max_2, float* %out_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:135  %inp_load_7 = load float* %inp_addr_7, align 4

]]></node>
<StgValue><ssdm name="inp_load_7"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:136  %inp_load_7_to_int = bitcast float %inp_load_7 to i32

]]></node>
<StgValue><ssdm name="inp_load_7_to_int"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:137  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_7_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:138  %tmp_133 = trunc i32 %inp_load_7_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:139  %max_1_1_to_int = bitcast float %max_1_1 to i32

]]></node>
<StgValue><ssdm name="max_1_1_to_int"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:140  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:141  %tmp_140 = trunc i32 %max_1_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:142  %notlhs10 = icmp ne i8 %tmp_48, -1

]]></node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:143  %notrhs10 = icmp eq i23 %tmp_133, 0

]]></node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:144  %tmp_52 = or i1 %notrhs10, %notlhs10

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:145  %notlhs11 = icmp ne i8 %tmp_50, -1

]]></node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:146  %notrhs11 = icmp eq i23 %tmp_140, 0

]]></node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:147  %tmp_53 = or i1 %notrhs11, %notlhs11

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:148  %tmp_54 = and i1 %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:149  %tmp_55 = fcmp ogt float %inp_load_7, %max_1_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:150  %tmp_56 = and i1 %tmp_54, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:151  %max_2_1 = select i1 %tmp_56, float %inp_load_7, float %max_1_1

]]></node>
<StgValue><ssdm name="max_2_1"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:152  %out_1_addr = getelementptr [72 x float]* %out_1, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:153  store float %max_2_1, float* %out_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:198  %p_addr30 = or i32 %p_addr18, 5

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:199  %tmp_176 = zext i32 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:200  %inp_addr_11 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="inp_addr_11"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:201  %inp_load_11 = load float* %inp_addr_11, align 4

]]></node>
<StgValue><ssdm name="inp_load_11"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:264  %p_addr35 = or i32 %p_addr18, 7

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:265  %tmp_221 = zext i32 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:266  %inp_addr_15 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_221

]]></node>
<StgValue><ssdm name="inp_addr_15"/></StgValue>
</operation>

<operation id="682" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:267  %inp_load_15 = load float* %inp_addr_15, align 4

]]></node>
<StgValue><ssdm name="inp_load_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="683" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:201  %inp_load_11 = load float* %inp_addr_11, align 4

]]></node>
<StgValue><ssdm name="inp_load_11"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:202  %inp_load_11_to_int = bitcast float %inp_load_11 to i32

]]></node>
<StgValue><ssdm name="inp_load_11_to_int"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:203  %tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_11_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:204  %tmp_178 = trunc i32 %inp_load_11_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:205  %max_1_2_to_int = bitcast float %max_1_2 to i32

]]></node>
<StgValue><ssdm name="max_1_2_to_int"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:206  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:207  %tmp_185 = trunc i32 %max_1_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:208  %notlhs16 = icmp ne i8 %tmp_76, -1

]]></node>
<StgValue><ssdm name="notlhs16"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:209  %notrhs16 = icmp eq i23 %tmp_178, 0

]]></node>
<StgValue><ssdm name="notrhs16"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:210  %tmp_80 = or i1 %notrhs16, %notlhs16

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:211  %notlhs17 = icmp ne i8 %tmp_78, -1

]]></node>
<StgValue><ssdm name="notlhs17"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:212  %notrhs17 = icmp eq i23 %tmp_185, 0

]]></node>
<StgValue><ssdm name="notrhs17"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:213  %tmp_81 = or i1 %notrhs17, %notlhs17

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:214  %tmp_82 = and i1 %tmp_80, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %tmp_83 = fcmp ogt float %inp_load_11, %max_1_2

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:216  %tmp_84 = and i1 %tmp_82, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:217  %max_2_2 = select i1 %tmp_84, float %inp_load_11, float %max_1_2

]]></node>
<StgValue><ssdm name="max_2_2"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:218  %out_2_addr = getelementptr [72 x float]* %out_2, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:219  store float %max_2_2, float* %out_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:267  %inp_load_15 = load float* %inp_addr_15, align 4

]]></node>
<StgValue><ssdm name="inp_load_15"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:268  %inp_load_15_to_int = bitcast float %inp_load_15 to i32

]]></node>
<StgValue><ssdm name="inp_load_15_to_int"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:269  %tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_15_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:270  %tmp_223 = trunc i32 %inp_load_15_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:271  %max_1_3_to_int = bitcast float %max_1_3 to i32

]]></node>
<StgValue><ssdm name="max_1_3_to_int"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:272  %tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:273  %tmp_230 = trunc i32 %max_1_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:274  %notlhs22 = icmp ne i8 %tmp_103, -1

]]></node>
<StgValue><ssdm name="notlhs22"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:275  %notrhs22 = icmp eq i23 %tmp_223, 0

]]></node>
<StgValue><ssdm name="notrhs22"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:276  %tmp_107 = or i1 %notrhs22, %notlhs22

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:277  %notlhs23 = icmp ne i8 %tmp_105, -1

]]></node>
<StgValue><ssdm name="notlhs23"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:278  %notrhs23 = icmp eq i23 %tmp_230, 0

]]></node>
<StgValue><ssdm name="notrhs23"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:279  %tmp_108 = or i1 %notrhs23, %notlhs23

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:280  %tmp_109 = and i1 %tmp_107, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="716" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:281  %tmp_110 = fcmp ogt float %inp_load_15, %max_1_3

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="717" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:282  %tmp_111 = and i1 %tmp_109, %tmp_110

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:283  %max_2_3 = select i1 %tmp_111, float %inp_load_15, float %max_1_3

]]></node>
<StgValue><ssdm name="max_2_3"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:284  %out_3_addr = getelementptr [72 x float]* %out_3, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:285  store float %max_2_3, float* %out_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %p_addr40 = add i32 9, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:331  %tmp_266 = zext i32 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:332  %inp_addr_19 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_266

]]></node>
<StgValue><ssdm name="inp_addr_19"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:333  %inp_load_19 = load float* %inp_addr_19, align 4

]]></node>
<StgValue><ssdm name="inp_load_19"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:396  %p_addr45 = add i32 11, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:397  %tmp_311 = zext i32 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:398  %inp_addr_23 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_311

]]></node>
<StgValue><ssdm name="inp_addr_23"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:399  %inp_load_23 = load float* %inp_addr_23, align 4

]]></node>
<StgValue><ssdm name="inp_load_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="729" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:333  %inp_load_19 = load float* %inp_addr_19, align 4

]]></node>
<StgValue><ssdm name="inp_load_19"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:334  %inp_load_19_to_int = bitcast float %inp_load_19 to i32

]]></node>
<StgValue><ssdm name="inp_load_19_to_int"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:335  %tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_19_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:336  %tmp_268 = trunc i32 %inp_load_19_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:337  %max_1_4_to_int = bitcast float %max_1_4 to i32

]]></node>
<StgValue><ssdm name="max_1_4_to_int"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:338  %tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:339  %tmp_275 = trunc i32 %max_1_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:340  %notlhs28 = icmp ne i8 %tmp_130, -1

]]></node>
<StgValue><ssdm name="notlhs28"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:341  %notrhs28 = icmp eq i23 %tmp_268, 0

]]></node>
<StgValue><ssdm name="notrhs28"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:342  %tmp_134 = or i1 %notrhs28, %notlhs28

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:343  %notlhs29 = icmp ne i8 %tmp_132, -1

]]></node>
<StgValue><ssdm name="notlhs29"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:344  %notrhs29 = icmp eq i23 %tmp_275, 0

]]></node>
<StgValue><ssdm name="notrhs29"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:345  %tmp_135 = or i1 %notrhs29, %notlhs29

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:346  %tmp_136 = and i1 %tmp_134, %tmp_135

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %tmp_137 = fcmp ogt float %inp_load_19, %max_1_4

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:348  %tmp_138 = and i1 %tmp_136, %tmp_137

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:349  %max_2_4 = select i1 %tmp_138, float %inp_load_19, float %max_1_4

]]></node>
<StgValue><ssdm name="max_2_4"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:350  %out_4_addr = getelementptr [72 x float]* %out_4, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:351  store float %max_2_4, float* %out_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:399  %inp_load_23 = load float* %inp_addr_23, align 4

]]></node>
<StgValue><ssdm name="inp_load_23"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:400  %inp_load_23_to_int = bitcast float %inp_load_23 to i32

]]></node>
<StgValue><ssdm name="inp_load_23_to_int"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_23_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_313 = trunc i32 %inp_load_23_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:403  %max_1_5_to_int = bitcast float %max_1_5 to i32

]]></node>
<StgValue><ssdm name="max_1_5_to_int"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:404  %tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_5_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:405  %tmp_320 = trunc i32 %max_1_5_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:406  %notlhs34 = icmp ne i8 %tmp_157, -1

]]></node>
<StgValue><ssdm name="notlhs34"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:407  %notrhs34 = icmp eq i23 %tmp_313, 0

]]></node>
<StgValue><ssdm name="notrhs34"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:408  %tmp_161 = or i1 %notrhs34, %notlhs34

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="758" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:409  %notlhs35 = icmp ne i8 %tmp_159, -1

]]></node>
<StgValue><ssdm name="notlhs35"/></StgValue>
</operation>

<operation id="759" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:410  %notrhs35 = icmp eq i23 %tmp_320, 0

]]></node>
<StgValue><ssdm name="notrhs35"/></StgValue>
</operation>

<operation id="760" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:411  %tmp_162 = or i1 %notrhs35, %notlhs35

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="761" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:412  %tmp_163 = and i1 %tmp_161, %tmp_162

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="762" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:413  %tmp_164 = fcmp ogt float %inp_load_23, %max_1_5

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="763" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:414  %tmp_165 = and i1 %tmp_163, %tmp_164

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="764" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:415  %max_2_5 = select i1 %tmp_165, float %inp_load_23, float %max_1_5

]]></node>
<StgValue><ssdm name="max_2_5"/></StgValue>
</operation>

<operation id="765" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:416  %out_5_addr = getelementptr [72 x float]* %out_5, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="766" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:417  store float %max_2_5, float* %out_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:462  %p_addr49 = add i32 13, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:463  %tmp_334 = zext i32 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="769" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:464  %inp_addr_27 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_334

]]></node>
<StgValue><ssdm name="inp_addr_27"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:465  %inp_load_27 = load float* %inp_addr_27, align 4

]]></node>
<StgValue><ssdm name="inp_load_27"/></StgValue>
</operation>

<operation id="771" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:528  %p_addr54 = add i32 15, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:529  %tmp_344 = zext i32 %p_addr54 to i64

]]></node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:530  %inp_addr_31 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_344

]]></node>
<StgValue><ssdm name="inp_addr_31"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:531  %inp_load_31 = load float* %inp_addr_31, align 4

]]></node>
<StgValue><ssdm name="inp_load_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="775" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:465  %inp_load_27 = load float* %inp_addr_27, align 4

]]></node>
<StgValue><ssdm name="inp_load_27"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:466  %inp_load_27_to_int = bitcast float %inp_load_27 to i32

]]></node>
<StgValue><ssdm name="inp_load_27_to_int"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:467  %tmp_184 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_27_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:468  %tmp_335 = trunc i32 %inp_load_27_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:469  %max_1_6_to_int = bitcast float %max_1_6 to i32

]]></node>
<StgValue><ssdm name="max_1_6_to_int"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:470  %tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:471  %tmp_336 = trunc i32 %max_1_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:472  %notlhs40 = icmp ne i8 %tmp_184, -1

]]></node>
<StgValue><ssdm name="notlhs40"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:473  %notrhs40 = icmp eq i23 %tmp_335, 0

]]></node>
<StgValue><ssdm name="notrhs40"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:474  %tmp_188 = or i1 %notrhs40, %notlhs40

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:475  %notlhs41 = icmp ne i8 %tmp_186, -1

]]></node>
<StgValue><ssdm name="notlhs41"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:476  %notrhs41 = icmp eq i23 %tmp_336, 0

]]></node>
<StgValue><ssdm name="notrhs41"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:477  %tmp_189 = or i1 %notrhs41, %notlhs41

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:478  %tmp_190 = and i1 %tmp_188, %tmp_189

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:479  %tmp_191 = fcmp ogt float %inp_load_27, %max_1_6

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:480  %tmp_192 = and i1 %tmp_190, %tmp_191

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:481  %max_2_6 = select i1 %tmp_192, float %inp_load_27, float %max_1_6

]]></node>
<StgValue><ssdm name="max_2_6"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:482  %out_6_addr = getelementptr [72 x float]* %out_6, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_6_addr"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:483  store float %max_2_6, float* %out_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:531  %inp_load_31 = load float* %inp_addr_31, align 4

]]></node>
<StgValue><ssdm name="inp_load_31"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:532  %inp_load_31_to_int = bitcast float %inp_load_31 to i32

]]></node>
<StgValue><ssdm name="inp_load_31_to_int"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:533  %tmp_211 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_31_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:534  %tmp_345 = trunc i32 %inp_load_31_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="798" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:535  %max_1_7_to_int = bitcast float %max_1_7 to i32

]]></node>
<StgValue><ssdm name="max_1_7_to_int"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:536  %tmp_213 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_7_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:537  %tmp_346 = trunc i32 %max_1_7_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:538  %notlhs46 = icmp ne i8 %tmp_211, -1

]]></node>
<StgValue><ssdm name="notlhs46"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:539  %notrhs46 = icmp eq i23 %tmp_345, 0

]]></node>
<StgValue><ssdm name="notrhs46"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:540  %tmp_215 = or i1 %notrhs46, %notlhs46

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:541  %notlhs47 = icmp ne i8 %tmp_213, -1

]]></node>
<StgValue><ssdm name="notlhs47"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:542  %notrhs47 = icmp eq i23 %tmp_346, 0

]]></node>
<StgValue><ssdm name="notrhs47"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:543  %tmp_216 = or i1 %notrhs47, %notlhs47

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:544  %tmp_217 = and i1 %tmp_215, %tmp_216

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:545  %tmp_218 = fcmp ogt float %inp_load_31, %max_1_7

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:546  %tmp_219 = and i1 %tmp_217, %tmp_218

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:547  %max_2_7 = select i1 %tmp_219, float %inp_load_31, float %max_1_7

]]></node>
<StgValue><ssdm name="max_2_7"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:548  %out_7_addr = getelementptr [72 x float]* %out_7, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_7_addr"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:549  store float %max_2_7, float* %out_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:594  %p_addr59 = add i32 17, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:595  %tmp_354 = zext i32 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:596  %inp_addr_35 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_354

]]></node>
<StgValue><ssdm name="inp_addr_35"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:597  %inp_load_35 = load float* %inp_addr_35, align 4

]]></node>
<StgValue><ssdm name="inp_load_35"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:660  %p_addr50 = add i32 19, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:661  %tmp_364 = zext i32 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:662  %inp_addr_39 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_364

]]></node>
<StgValue><ssdm name="inp_addr_39"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:663  %inp_load_39 = load float* %inp_addr_39, align 4

]]></node>
<StgValue><ssdm name="inp_load_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="821" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:597  %inp_load_35 = load float* %inp_addr_35, align 4

]]></node>
<StgValue><ssdm name="inp_load_35"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:598  %inp_load_35_to_int = bitcast float %inp_load_35 to i32

]]></node>
<StgValue><ssdm name="inp_load_35_to_int"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:599  %tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_35_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:600  %tmp_355 = trunc i32 %inp_load_35_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="825" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:601  %max_1_8_to_int = bitcast float %max_1_8 to i32

]]></node>
<StgValue><ssdm name="max_1_8_to_int"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:602  %tmp_240 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_8_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:603  %tmp_356 = trunc i32 %max_1_8_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:604  %notlhs52 = icmp ne i8 %tmp_238, -1

]]></node>
<StgValue><ssdm name="notlhs52"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:605  %notrhs52 = icmp eq i23 %tmp_355, 0

]]></node>
<StgValue><ssdm name="notrhs52"/></StgValue>
</operation>

<operation id="830" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:606  %tmp_242 = or i1 %notrhs52, %notlhs52

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="831" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:607  %notlhs53 = icmp ne i8 %tmp_240, -1

]]></node>
<StgValue><ssdm name="notlhs53"/></StgValue>
</operation>

<operation id="832" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:608  %notrhs53 = icmp eq i23 %tmp_356, 0

]]></node>
<StgValue><ssdm name="notrhs53"/></StgValue>
</operation>

<operation id="833" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:609  %tmp_243 = or i1 %notrhs53, %notlhs53

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="834" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:610  %tmp_244 = and i1 %tmp_242, %tmp_243

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="835" st_id="25" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:611  %tmp_245 = fcmp ogt float %inp_load_35, %max_1_8

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="836" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:612  %tmp_246 = and i1 %tmp_244, %tmp_245

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="837" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:613  %max_2_8 = select i1 %tmp_246, float %inp_load_35, float %max_1_8

]]></node>
<StgValue><ssdm name="max_2_8"/></StgValue>
</operation>

<operation id="838" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:614  %out_8_addr = getelementptr [72 x float]* %out_8, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_8_addr"/></StgValue>
</operation>

<operation id="839" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:615  store float %max_2_8, float* %out_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:663  %inp_load_39 = load float* %inp_addr_39, align 4

]]></node>
<StgValue><ssdm name="inp_load_39"/></StgValue>
</operation>

<operation id="841" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:664  %inp_load_39_to_int = bitcast float %inp_load_39 to i32

]]></node>
<StgValue><ssdm name="inp_load_39_to_int"/></StgValue>
</operation>

<operation id="842" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:665  %tmp_265 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_39_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="843" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:666  %tmp_365 = trunc i32 %inp_load_39_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="844" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:667  %max_1_9_to_int = bitcast float %max_1_9 to i32

]]></node>
<StgValue><ssdm name="max_1_9_to_int"/></StgValue>
</operation>

<operation id="845" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:668  %tmp_267 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_9_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="846" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:669  %tmp_366 = trunc i32 %max_1_9_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="847" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:670  %notlhs58 = icmp ne i8 %tmp_265, -1

]]></node>
<StgValue><ssdm name="notlhs58"/></StgValue>
</operation>

<operation id="848" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:671  %notrhs58 = icmp eq i23 %tmp_365, 0

]]></node>
<StgValue><ssdm name="notrhs58"/></StgValue>
</operation>

<operation id="849" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:672  %tmp_269 = or i1 %notrhs58, %notlhs58

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="850" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:673  %notlhs59 = icmp ne i8 %tmp_267, -1

]]></node>
<StgValue><ssdm name="notlhs59"/></StgValue>
</operation>

<operation id="851" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:674  %notrhs59 = icmp eq i23 %tmp_366, 0

]]></node>
<StgValue><ssdm name="notrhs59"/></StgValue>
</operation>

<operation id="852" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:675  %tmp_270 = or i1 %notrhs59, %notlhs59

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="853" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:676  %tmp_271 = and i1 %tmp_269, %tmp_270

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="854" st_id="25" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:677  %tmp_272 = fcmp ogt float %inp_load_39, %max_1_9

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="855" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:678  %tmp_273 = and i1 %tmp_271, %tmp_272

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="856" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:679  %max_2_9 = select i1 %tmp_273, float %inp_load_39, float %max_1_9

]]></node>
<StgValue><ssdm name="max_2_9"/></StgValue>
</operation>

<operation id="857" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:680  %out_9_addr = getelementptr [72 x float]* %out_9, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_9_addr"/></StgValue>
</operation>

<operation id="858" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:681  store float %max_2_9, float* %out_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:726  %p_addr26 = add i32 21, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="860" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:727  %tmp_374 = zext i32 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="861" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:728  %inp_addr_43 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_374

]]></node>
<StgValue><ssdm name="inp_addr_43"/></StgValue>
</operation>

<operation id="862" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:729  %inp_load_43 = load float* %inp_addr_43, align 4

]]></node>
<StgValue><ssdm name="inp_load_43"/></StgValue>
</operation>

<operation id="863" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:792  %p_addr3 = add i32 23, %p_addr18

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="864" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:793  %tmp_384 = zext i32 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="865" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:794  %inp_addr_47 = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_384

]]></node>
<StgValue><ssdm name="inp_addr_47"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:795  %inp_load_47 = load float* %inp_addr_47, align 4

]]></node>
<StgValue><ssdm name="inp_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge.0:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.0:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="870" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
._crit_edge.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:729  %inp_load_43 = load float* %inp_addr_43, align 4

]]></node>
<StgValue><ssdm name="inp_load_43"/></StgValue>
</operation>

<operation id="872" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:730  %inp_load_43_to_int = bitcast float %inp_load_43 to i32

]]></node>
<StgValue><ssdm name="inp_load_43_to_int"/></StgValue>
</operation>

<operation id="873" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:731  %tmp_292 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_43_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="874" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:732  %tmp_375 = trunc i32 %inp_load_43_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="875" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:733  %max_1_to_int_13 = bitcast float %max_1_s to i32

]]></node>
<StgValue><ssdm name="max_1_to_int_13"/></StgValue>
</operation>

<operation id="876" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:734  %tmp_294 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int_13, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="877" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:735  %tmp_376 = trunc i32 %max_1_to_int_13 to i23

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="878" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:736  %notlhs64 = icmp ne i8 %tmp_292, -1

]]></node>
<StgValue><ssdm name="notlhs64"/></StgValue>
</operation>

<operation id="879" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:737  %notrhs64 = icmp eq i23 %tmp_375, 0

]]></node>
<StgValue><ssdm name="notrhs64"/></StgValue>
</operation>

<operation id="880" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:738  %tmp_296 = or i1 %notrhs64, %notlhs64

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:739  %notlhs65 = icmp ne i8 %tmp_294, -1

]]></node>
<StgValue><ssdm name="notlhs65"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:740  %notrhs65 = icmp eq i23 %tmp_376, 0

]]></node>
<StgValue><ssdm name="notrhs65"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:741  %tmp_297 = or i1 %notrhs65, %notlhs65

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:742  %tmp_298 = and i1 %tmp_296, %tmp_297

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:743  %tmp_299 = fcmp ogt float %inp_load_43, %max_1_s

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:744  %tmp_300 = and i1 %tmp_298, %tmp_299

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:745  %max_2_s = select i1 %tmp_300, float %inp_load_43, float %max_1_s

]]></node>
<StgValue><ssdm name="max_2_s"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:746  %out_10_addr = getelementptr [72 x float]* %out_10, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_10_addr"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:747  store float %max_2_s, float* %out_10_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.0:795  %inp_load_47 = load float* %inp_addr_47, align 4

]]></node>
<StgValue><ssdm name="inp_load_47"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:796  %inp_load_47_to_int = bitcast float %inp_load_47 to i32

]]></node>
<StgValue><ssdm name="inp_load_47_to_int"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:797  %tmp_319 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_47_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="893" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:798  %tmp_385 = trunc i32 %inp_load_47_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:799  %max_1_10_to_int = bitcast float %max_1_10 to i32

]]></node>
<StgValue><ssdm name="max_1_10_to_int"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:800  %tmp_321 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:801  %tmp_386 = trunc i32 %max_1_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="897" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:802  %notlhs70 = icmp ne i8 %tmp_319, -1

]]></node>
<StgValue><ssdm name="notlhs70"/></StgValue>
</operation>

<operation id="898" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:803  %notrhs70 = icmp eq i23 %tmp_385, 0

]]></node>
<StgValue><ssdm name="notrhs70"/></StgValue>
</operation>

<operation id="899" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:804  %tmp_323 = or i1 %notrhs70, %notlhs70

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:805  %notlhs71 = icmp ne i8 %tmp_321, -1

]]></node>
<StgValue><ssdm name="notlhs71"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:806  %notrhs71 = icmp eq i23 %tmp_386, 0

]]></node>
<StgValue><ssdm name="notrhs71"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:807  %tmp_324 = or i1 %notrhs71, %notlhs71

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:808  %tmp_325 = and i1 %tmp_323, %tmp_324

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:809  %tmp_326 = fcmp ogt float %inp_load_47, %max_1_10

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:810  %tmp_327 = and i1 %tmp_325, %tmp_326

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:811  %max_2_10 = select i1 %tmp_327, float %inp_load_47, float %max_1_10

]]></node>
<StgValue><ssdm name="max_2_10"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:812  %out_11_addr = getelementptr [72 x float]* %out_11, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="out_11_addr"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge.0:813  store float %max_2_10, float* %out_11_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.0:814  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str12, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:815  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="911" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
