# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lista1a_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a {C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/lista1a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:52 on Aug 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a" C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/lista1a.sv 
# -- Compiling module lista1a
# 
# Top level modules:
# 	lista1a
# End time: 10:39:52 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/Testbenches {C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/Testbenches/lista1a_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:52 on Aug 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/Testbenches" C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/Testbenches/lista1a_tb.sv 
# -- Compiling module lista1a_tb
# 
# Top level modules:
# 	lista1a_tb
# End time: 10:39:52 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" lista1a_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lista1a_tb 
# Start time: 10:39:55 on Aug 08,2023
# Loading sv_std.std
# Loading work.lista1a_tb
# Loading work.lista1a
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Teste 1 | x = 0, z = 5
# saidas em binario | x = 0000000, z = 000000000000000000000000000101
# ** Error: O teste 1 nao passou na validacao do assert
#    Time: 10 ns  Scope: lista1a_tb File: C:/Users/pedroCavalcante/Documents/CircuitosLogicosll/lista1a/Testbenches/lista1a_tb.sv Line: 16
# Teste 2 | x = 2, z = 9
# saidas em binario | x = 0000010, z = 000000000000000000000000001001
# Teste 3 | x = 4, z = 13
# saidas em binario | x = 0000100, z = 000000000000000000000000001101
# Teste 4 | x = 5, z = 150
# saidas em binario | x = 0000101, z = 000000000000000000000010010110
# Teste 5 | x = 7, z = 378
# saidas em binario | x = 0000111, z = 000000000000000000000101111010
# Teste 6 | x = 15, z = 3450
# saidas em binario | x = 0001111, z = 000000000000000000110101111010
# Teste 7 | x = 1, z= 7
# saidas em binario | x = 0000001, z = 000000000000000000000000000111
# End time: 10:41:50 on Aug 08,2023, Elapsed time: 0:01:55
# Errors: 1, Warnings: 0
