INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/1/clock_div/clock_div.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/1/clock_div/clock_div.srcs/sources_1/new/clock_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div_tb'
