# Description and features of the Delay Block (DLYB)

**Source**: Page 23, Chunk 154  
**Category**: Description and features of the Delay Block (DLYB)  
**Chunk Index**: 154

---

24.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907
24.2 DLYB main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907
24.3 DLYB functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907
24.3.1 DLYB diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 907
24.3.2 DLYB pins and internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 908
24.3.3 General description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 908
24.3.4 Delay line length configuration procedure . . . . . . . . . . . . . . . . . . . . . . 909
24.3.5 Output clock phase configuration procedure . . . . . . . . . . . . . . . . . . . . 909
24.4 DLYB registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 910
24.4.1 DLYB control register (DLYB_CR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 910
24.4.2 DLYB configuration register (DLYB_CFGR) . . . . . . . . . . . . . . . . . . . . 910
24.4.3 DLYB register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 911
25 Analog-to-digital converters (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . 912

---

**AI Reasoning**: The content chunk provides an introduction, features, functional description, and register details of the Delay Block (DLYB). It fits well under 'features' as it describes the characteristics and functionalities of a specific component. The filename 'delay_block_dlyb.md' captures the essence of the content, making it easily discoverable.
