// Seed: 3917263290
macromodule module_0 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input tri id_5,
    output wire id_6,
    input tri id_7,
    input wor id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    output tri0 id_14
);
  assign id_0 = -1;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wire id_3,
    output supply0 id_4,
    input wire id_5,
    input uwire id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    output uwire id_13,
    input tri id_14,
    input tri1 id_15,
    output tri id_16,
    input supply0 id_17,
    input supply1 id_18,
    input wand id_19,
    output uwire id_20,
    input tri0 id_21
);
  logic [1 : -1] id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13,
      id_10,
      id_11,
      id_0,
      id_13,
      id_19,
      id_19,
      id_9,
      id_11,
      id_8,
      id_7,
      id_2,
      id_11
  );
endmodule
