INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.srcs/sim_1/new/Sim_N1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim_N1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab2/project_2_Met2/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
