#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 17:38:13 2021
# Process ID: 9872
# Current directory: C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clk' (1#1) [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:10]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:18]
WARNING: [Synth 8-614] signal 'input_digit0' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'input_digit1' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'input_digit2' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'input_digit3' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'Rel_startup' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'pass_digit0' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'pass_digit1' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'pass_digit2' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-614] signal 'pass_digit3' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'comparator' (2#1) [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:18]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/keyboard.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (3#1) [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/keyboard.vhd:21]
INFO: [Synth 8-638] synthesizing module 'D_7seg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:14]
WARNING: [Synth 8-614] signal 'display_s' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:19]
WARNING: [Synth 8-614] signal 'data0_i' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:19]
WARNING: [Synth 8-614] signal 'data3_i' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:19]
WARNING: [Synth 8-614] signal 'data2_i' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:19]
WARNING: [Synth 8-614] signal 'data1_i' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:19]
WARNING: [Synth 8-614] signal 'display_s' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'D_7seg' (4#1) [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.992 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/constrs_1/new/artya7.xdc]
Finished Parsing XDC File [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/constrs_1/new/artya7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/constrs_1/new/artya7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1061.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'clk_o_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'Rel_startup_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'input_digit0_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'input_digit1_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'input_digit2_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'input_digit3_reg' [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/comparator.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.082 ; gain = 44.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_16/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_16/I0 (LUT2)
     2: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     3: i_8/I1 (LUT2)
     4: i_0/O (LUT6)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     5: i_0/I5 (LUT6)
     6: i_16/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I0 -to O i_16"
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/I1 (LUT2)
     2: i_0/O (LUT6)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     3: i_0/I5 (LUT6)
     4: i_16/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     5: i_16/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_8"
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Found timing loop:
     0: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_8/I0 (LUT2)
     2: i_2/O (LUT6)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     3: i_2/I3 (LUT6)
     4: i_8/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I0 -to O i_8"
Found timing loop:
     0: i_22/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: i_22/I1 (LUT2)
     2: i_7/O (LUT1)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     3: i_7/I0 (LUT1)
     4: i_22/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_22"
Found timing loop:
     0: i_61/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
     1: i_61/I1 (LUT2)
     2: i_67/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     3: i_67/I1 (LUT2)
     4: i_61/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_61"
Found timing loop:
     0: i_67/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     1: i_67/I1 (LUT2)
     2: i_61/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
     3: i_61/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_67"
Found timing loop:
     0: i_60/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
     1: i_60/I1 (LUT2)
     2: i_67/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     3: i_67/I0 (LUT2)
     4: i_60/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_60"
Found timing loop:
     0: i_61/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
     1: i_61/I0 (LUT2)
     2: i_68/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     3: i_68/I1 (LUT2)
     4: i_60/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/D_7seg.vhd:21]
     5: i_60/I0 (LUT2)
     6: i_68/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I0 -to O i_61"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1066.820 ; gain = 49.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
Found timing loop:
     0: f_reduction0_carry_i_1/O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/clk.vhd:15]
     1: f_reduction0_carry_i_1/I0 (LUT2)
     2: f_reduction0_carry_i_1/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I0 -to O f_reduction0_carry_i_1"
Found timing loop:
     0: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     1: \Seven_seg_OBUF[1]_inst_i_3 /I1 (LUT2)
     2: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O \Seven_seg_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     1: \Seven_seg_OBUF[1]_inst_i_3 /I0 (LUT2)
     2: \Seven_seg_OBUF[1]_inst_i_2 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     3: \Seven_seg_OBUF[1]_inst_i_2 /I1 (LUT2)
     4: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I0 -to O \Seven_seg_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \Seven_seg_OBUF[1]_inst_i_2 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     1: \Seven_seg_OBUF[1]_inst_i_2 /I1 (LUT2)
     2: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
      [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
     3: \Seven_seg_OBUF[1]_inst_i_3 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.srcs/sources_1/new/top.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O \Seven_seg_OBUF[1]_inst_i_2 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |    23|
|4     |LUT3   |     4|
|5     |LUT4   |    11|
|6     |LUT5   |     9|
|7     |LUT6   |    16|
|8     |FDRE   |    10|
|9     |LD     |    18|
|10    |IBUF   |    13|
|11    |OBUF   |    14|
|12    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.512 ; gain = 13.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.512 ; gain = 57.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 17 instances
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 21 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1091.672 ; gain = 74.680
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/filip/OneDrive/Plocha/Lab_12/project_123/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  4 17:38:45 2021...
