// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\velocityControlHdl\velocityControlHdl_Reset_Delay.v
// Created: 2014-08-25 21:11:09
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: velocityControlHdl_Reset_Delay
// Source Path: velocityControlHdl/Control_DQ_Currents/Control_Current/Reset_Delay
// Hierarchy Level: 6
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module velocityControlHdl_Reset_Delay
          (
           CLK_IN,
           reset,
           enb_1_2000_0,
           Reset_1,
           In,
           Out
          );


  input   CLK_IN;
  input   reset;
  input   enb_1_2000_0;
  input   Reset_1;
  input   signed [31:0] In;  // sfix32_En26
  output  signed [31:0] Out;  // sfix32_En26


  wire signed [31:0] Constant1_out1;  // sfix32_En26
  wire signed [31:0] Reset_Switch1_out1;  // sfix32_En26
  reg signed [31:0] In_Delay_out1;  // sfix32_En26
  wire signed [31:0] Constant_out1;  // sfix32_En26
  wire signed [31:0] Reset_Switch_out1;  // sfix32_En26


  // <S13>/Constant1
  assign Constant1_out1 = 32'sb00000000000000000000000000000000;



  // <S13>/Reset_Switch1
  assign Reset_Switch1_out1 = (Reset_1 == 1'b0 ? In :
              Constant1_out1);



  // <S13>/In_Delay
  always @(posedge CLK_IN)
    begin : In_Delay_process
      if (reset == 1'b1) begin
        In_Delay_out1 <= 32'sb00000000000000000000000000000000;
      end
      else if (enb_1_2000_0) begin
        In_Delay_out1 <= Reset_Switch1_out1;
      end
    end



  // <S13>/Constant
  assign Constant_out1 = 32'sb00000000000000000000000000000000;



  // <S13>/Reset_Switch
  assign Reset_Switch_out1 = (Reset_1 == 1'b0 ? In_Delay_out1 :
              Constant_out1);



  assign Out = Reset_Switch_out1;

endmodule  // velocityControlHdl_Reset_Delay

