// Seed: 3018659775
module module_0;
  parameter id_1 = 1 - 1;
  wire id_2 = id_1;
  logic id_3 = {1'b0{-1'h0}} == 1, id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  wor  id_2,
    output tri1 id_3
);
  parameter id_5 = -1;
  assign {-1 != 1, 1, {-1'b0{id_2}}, 1, id_1} = "";
  parameter id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_18 = 32'd93,
    parameter id_20 = 32'd0,
    parameter id_29 = 32'd34,
    parameter id_5  = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire _id_20;
  output wire id_19;
  input wire _id_18;
  input logic [7:0] id_17;
  output wire id_16;
  output wand id_15;
  inout wire id_14;
  output supply1 id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  input wire _id_5;
  inout reg id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_24;
  ;
  wire id_25 = id_24[id_18];
  struct packed {logic [-1 'b0 ==  -1 'h0 : 1] id_26;} id_27;
  assign id_15 = 1'b0;
  parameter id_28 = 1;
  assign id_13 = id_3 & {id_27, 1'b0};
  wor _id_29 = 1;
  assign id_24 = id_7;
  always @(posedge id_9 or posedge id_17[id_29 : id_20]) begin : LABEL_0
    id_4 = id_11;
  end
endmodule
