{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645880353638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645880353643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 26 20:59:12 2022 " "Processing started: Sat Feb 26 20:59:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645880353643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880353643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cos_48M -c cos_48M " "Command: quartus_map --read_settings_files=on --write_settings_files=off cos_48M -c cos_48M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880353643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645880353940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645880353940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/fifo_48to8/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/fifo_48to8/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_48to8 " "Found entity 1: fifo_48to8" {  } { { "../../fifo_48to8/rtl/fifo.v" "" { Text "D:/FPGA_test/fifo_48to8/rtl/fifo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/wm8978_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/wm8978_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8978_cfg " "Found entity 1: wm8978_cfg" {  } { { "../rtl/audio/wm8978_cfg.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_NUM reg_num i2c_reg_cfg.v(36) " "Verilog HDL Declaration information at i2c_reg_cfg.v(36): object \"REG_NUM\" differs only in case from object \"reg_num\" in the same scope" {  } { { "../rtl/audio/i2c_reg_cfg.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_reg_cfg.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645880362658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/i2c_reg_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/i2c_reg_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_reg_cfg " "Found entity 1: i2c_reg_cfg" {  } { { "../rtl/audio/i2c_reg_cfg.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_reg_cfg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645880362660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645880362660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/audio_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_send " "Found entity 1: audio_send" {  } { { "../rtl/audio/audio_send.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_send.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/audio_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_rcv " "Found entity 1: audio_rcv" {  } { { "../rtl/audio/audio_rcv.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_rcv.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/audio/audio_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_loopback " "Found entity 1: audio_loopback" {  } { { "../rtl/audio/audio_loopback.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/mixer/mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/mixer/mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "../rtl/mixer/mixer.v" "" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/mixer/dds_make.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/mixer/dds_make.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_make " "Found entity 1: dds_make" {  } { { "../rtl/mixer/dds_make.v" "" { Text "D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/fm/fm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/fm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 FM_top " "Found entity 1: FM_top" {  } { { "../rtl/FM/FM_top.v" "" { Text "D:/FPGA_test/cos_48M/rtl/FM/FM_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/fm/fm_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/fm_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 FM_Mod " "Found entity 1: FM_Mod" {  } { { "../rtl/FM/FM_Mod.v" "" { Text "D:/FPGA_test/cos_48M/rtl/FM/FM_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/fm/dds_low.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/dds_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_low " "Found entity 1: dds_low" {  } { { "../rtl/FM/dds_low.v" "" { Text "D:/FPGA_test/cos_48M/rtl/FM/dds_low.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/sin_make.v " "Can't analyze file -- file ../rtl/sin_make.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645880362676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_test/cos_48m/rtl/tb_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/tb_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds " "Found entity 1: tb_dds" {  } { { "../rtl/tb_dds.v" "" { Text "D:/FPGA_test/cos_48M/rtl/tb_dds.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom/sin.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "ip_core/ROM/sin.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip_core/PLL/pll.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/mult1/mult1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/mult1/mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT1 " "Found entity 1: MULT1" {  } { { "ip_core/MULT1/MULT1.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362683 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MULT2 ip_core/MULT2/MULT2.v " "Entity \"MULT2\" obtained from \"ip_core/MULT2/MULT2.v\" instead of from Quartus Prime megafunction library" {  } { { "ip_core/MULT2/MULT2.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v" 39 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1645880362685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/mult2/mult2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/mult2/mult2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT2 " "Found entity 1: MULT2" {  } { { "ip_core/MULT2/MULT2.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fm_mult/fm_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fm_mult/fm_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FM_mult " "Found entity 1: FM_mult" {  } { { "ip_core/FM_mult/FM_mult.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rcv_done audio_loopback.v(66) " "Verilog HDL Implicit Net warning at audio_loopback.v(66): created implicit net for \"rcv_done\"" {  } { { "../rtl/audio/audio_loopback.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1645880362689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1645880362689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1645880362689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mixer " "Elaborating entity \"mixer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645880362828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_make dds_make:dds_make_inst " "Elaborating entity \"dds_make\" for hierarchy \"dds_make:dds_make_inst\"" {  } { { "../rtl/mixer/mixer.v" "dds_make_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362846 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fre_add dds_make.v(29) " "Verilog HDL Always Construct warning at dds_make.v(29): inferring latch(es) for variable \"fre_add\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mixer/dds_make.v" "" { Text "D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645880362847 "|mixer|dds_make:dds_make_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll dds_make:dds_make_inst\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"dds_make:dds_make_inst\|pll:pll_inst\"" {  } { { "../rtl/mixer/dds_make.v" "pll_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll.v" "altpll_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362882 ""}  } { { "ip_core/PLL/pll.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880362882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA_test/cos_48M/project/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880362926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880362926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"dds_make:dds_make_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin dds_make:dds_make_inst\|sin:sin_inst0 " "Elaborating entity \"sin\" for hierarchy \"dds_make:dds_make_inst\|sin:sin_inst0\"" {  } { { "../rtl/mixer/dds_make.v" "sin_inst0" { Text "D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ROM/sin.v" "altsyncram_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ROM/sin.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880362967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_HEX_16.mif " "Parameter \"init_file\" = \"sin_HEX_16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880362967 ""}  } { { "ip_core/ROM/sin.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880362967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ml91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ml91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ml91 " "Found entity 1: altsyncram_ml91" {  } { { "db/altsyncram_ml91.tdf" "" { Text "D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880363008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ml91 dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component\|altsyncram_ml91:auto_generated " "Elaborating entity \"altsyncram_ml91\" for hierarchy \"dds_make:dds_make_inst\|sin:sin_inst0\|altsyncram:altsyncram_component\|altsyncram_ml91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT1 MULT1:MULT1_inst " "Elaborating entity \"MULT1\" for hierarchy \"MULT1:MULT1_inst\"" {  } { { "../rtl/mixer/mixer.v" "MULT1_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MULT1:MULT1_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MULT1:MULT1_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/MULT1/MULT1.v" "lpm_mult_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT1:MULT1_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MULT1:MULT1_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/MULT1/MULT1.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT1:MULT1_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MULT1:MULT1_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363044 ""}  } { { "ip_core/MULT1/MULT1.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880363044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8n " "Found entity 1: mult_l8n" {  } { { "db/mult_l8n.tdf" "" { Text "D:/FPGA_test/cos_48M/project/db/mult_l8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880363079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8n MULT1:MULT1_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated " "Elaborating entity \"mult_l8n\" for hierarchy \"MULT1:MULT1_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT2 MULT2:MULT2_inst " "Elaborating entity \"MULT2\" for hierarchy \"MULT2:MULT2_inst\"" {  } { { "../rtl/mixer/mixer.v" "MULT2_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MULT2:MULT2_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MULT2:MULT2_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/MULT2/MULT2.v" "lpm_mult_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULT2:MULT2_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MULT2:MULT2_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/MULT2/MULT2.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULT2:MULT2_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MULT2:MULT2_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363094 ""}  } { { "ip_core/MULT2/MULT2.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880363094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q8n " "Found entity 1: mult_q8n" {  } { { "db/mult_q8n.tdf" "" { Text "D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880363130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_q8n MULT2:MULT2_inst\|lpm_mult:lpm_mult_component\|mult_q8n:auto_generated " "Elaborating entity \"mult_q8n\" for hierarchy \"MULT2:MULT2_inst\|lpm_mult:lpm_mult_component\|mult_q8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_top FM_top:FM_top_inst " "Elaborating entity \"FM_top\" for hierarchy \"FM_top:FM_top_inst\"" {  } { { "../rtl/mixer/mixer.v" "FM_top_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_loopback FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst " "Elaborating entity \"audio_loopback\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\"" {  } { { "../rtl/FM/FM_top.v" "audio_loopback_inst" { Text "D:/FPGA_test/cos_48M/rtl/FM/FM_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\"" {  } { { "../rtl/audio/audio_loopback.v" "clk_gen_inst" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen.v" "altpll_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363152 ""}  } { { "ip_core/clk_gen.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880363152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/FPGA_test/cos_48M/project/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880363194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_rcv FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|audio_rcv:audio_rcv_inst " "Elaborating entity \"audio_rcv\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|audio_rcv:audio_rcv_inst\"" {  } { { "../rtl/audio/audio_loopback.v" "audio_rcv_inst" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8978_cfg FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst " "Elaborating entity \"wm8978_cfg\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst\"" {  } { { "../rtl/audio/audio_loopback.v" "wm8978_cfg_inst" { Text "D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/audio/wm8978_cfg.v" "i2c_ctrl_inst" { Text "D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363200 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363201 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/audio/i2c_ctrl.v" "" { Text "D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 "|mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_reg_cfg FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst\|i2c_reg_cfg:i2c_reg_cfg_inst " "Elaborating entity \"i2c_reg_cfg\" for hierarchy \"FM_top:FM_top_inst\|audio_loopback:audio_loopback_inst\|wm8978_cfg:wm8978_cfg_inst\|i2c_reg_cfg:i2c_reg_cfg_inst\"" {  } { { "../rtl/audio/wm8978_cfg.v" "i2c_reg_cfg_inst" { Text "D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_Mod FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst " "Elaborating entity \"FM_Mod\" for hierarchy \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\"" {  } { { "../rtl/FM/FM_top.v" "FM_Mod_inst" { Text "D:/FPGA_test/cos_48M/rtl/FM/FM_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_mult FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst " "Elaborating entity \"FM_mult\" for hierarchy \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\"" {  } { { "../rtl/FM/FM_Mod.v" "FM_mult_inst" { Text "D:/FPGA_test/cos_48M/rtl/FM/FM_Mod.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/FM_mult/FM_mult.v" "lpm_mult_component" { Text "D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/FM_mult/FM_mult.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645880363219 ""}  } { { "ip_core/FM_mult/FM_mult.v" "" { Text "D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645880363219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r8n " "Found entity 1: mult_r8n" {  } { { "db/mult_r8n.tdf" "" { Text "D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645880363256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_r8n FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component\|mult_r8n:auto_generated " "Elaborating entity \"mult_r8n\" for hierarchy \"FM_top:FM_top_inst\|FM_Mod:FM_Mod_inst\|FM_mult:FM_mult_inst\|lpm_mult:lpm_mult_component\|mult_r8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645880363257 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fifo_inst fifo " "Node instance \"fifo_inst\" instantiates undefined entity \"fifo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/mixer/mixer.v" "fifo_inst" { Text "D:/FPGA_test/cos_48M/rtl/mixer/mixer.v" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1645880363282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_test/cos_48M/project/output_files/cos_48M.map.smsg " "Generated suppressed messages file D:/FPGA_test/cos_48M/project/output_files/cos_48M.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363384 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645880363424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 26 20:59:23 2022 " "Processing ended: Sat Feb 26 20:59:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645880363424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645880363424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645880363424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880363424 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645880364062 ""}
