(NETLIST)
(FOR DRAWING: C:/Users/mmatusek/Documents/GitHub/parallella-hw/parallella/src/parallella_layout.brd)
(GENERATED BY: ALLEGRO 17.4 S007 (3864529))
(Fri Jun 26 16:32:22 2020)
$PACKAGES
BEAD_0603 ! BLM18SG121TN1D ! '120-OHM_3A' ; FB1 FB2 FB12 
BGA324_15SQX1P5_P8MMP ! EPIPHANY_E16G301 ! '16-CORE MICROPROCESSOR' ; U23 
C0402 ! CAP0402_0P1UF_X5R_35V ! '0.1UF' ; C7 C9 C10 C11 C16 C24 C25 C26 C27 ,
        C28 C31 C32 C35 C36 C37 C39 C41 C42 C43 C44 C45 C46 C47 C50 C51 C52 ,
        C55 C56 C58 C59 C60 C64 C65 C67 C68 C69 C83 C96 C144 C145 C196 C197 ,
        C199 C201 C203 C205 C207 C209 C211 C213 C215 C217 C219 C221 C223 ,
        C225 C227 C239 C258 C259 C260 C261 C263 C264 C288 C289 C290 C291 ,
        C297 C298 
C0402 ! CAP0402_0P47UF_X5R ! '0.47UF' ; C14 C15 C20 C21 C22 C75 C76 C77 C78 ,
        C79 C80 C81 C100 C101 C102 C103 C126 C127 C128 C129 C130 C135 C136 ,
        C137 C138 C139 C154 C155 C156 C157 C158 C159 C160 C164 C165 C170 ,
        C171 C176 C177 C178 C183 C184 C185 C186 C187 C188 C189 C190 C191 ,
        C268 C269 C270 C271 C272 C273 C274 C275 C276 C277 C278 C279 C283 ,
        C285 C292 C293 C294 C295 C307 
C0402 ! CAP0402_0P047UF_X5R ! '0.047UF' ; C104 C105 C106 C107 C108 C109 ,
        C110 C111 C112 C113 C242 C244 
C0402 ! CAP0402_2P2UF_X5R ! '2.2UF' ; C57 C66 
C0402 ! CAP0402_4P7UF_X5R ! '4.7UF' ; C13 C18 C19 C72 C73 C74 C97 C98 C99 ,
        C131 C132 C133 C140 C141 C142 C149 C150 C151 C152 C153 C162 C169 ,
        C174 C175 C180 C181 C182 C192 C193 C282 C284 
C0402 ! CAP0402_6PF_NPO_50V ! 6pF ; C54 C61 C62 C85 
C0402 ! CAP0402_10NF_X7R_16V_C0402_10NF ! 10nF ; C23 C82 C95 C198 C200 C202 ,
        C204 C206 C208 C210 C212 C230 C231 C233 C234 C262 C265 C266 
C0603 ! CAP0603 ! 1UF ; C251 C252 C254 
C0603 ! CAP0603_4P7UF_16V_X5R ! '4.7UF' ; C63 C287 
C0603 ! CAP0603_10UF_X5R ! 10UF ; C33 C34 C38 C40 C48 C49 C53 C172 C232 ,
        C235 C257 C267 C296 
C0805 ! CAP0805_10UF_16V_X5R ! 10UF ; C238 C241 C243 C245 C247 C248 C250 ,
        C253 C255 C256 
C0805 ! CAP0805_6800PF_X7R ! 6800PF ; C236 C237 
C1210 ! CAP1210_100UF_X5R_LOESR ! 100uF ; C12 C17 C70 C71 C84 C134 C143 ,
        C168 C173 C179 C194 C195 C214 C216 C218 C281 C286 
CBGA400_17SQ_1P6H_P8MMP ! ZYNQ_7Z020_CLG400 ! '7Z020-CLG400' ; U2 
CONN_BSH60P_13P59X25P88_P5P_V ! CON_BSH_030_VERT ! 'BSH-030-01-F-D-A' ; J8 ,
        J9 J11 J13 
DC_PWR_JCK_9X14P4X11MMH ! CON_POWER_PJ002A_TH ! 'PJ-002A' ; J12 
F0603 ! FUSE0603_4A ! 4A ; F1 
FBEAD_0402 ! BLM15AG121SN1D ! '120-OHM@100MHz' ; FB3 FB4 FB5 FB6 FB7 FB14 ,
        FB15 FB16 FB17 FB18 
FBGA136_11X14X1P1_P8MMP ! DDR3_256MX32 ! DDR3_256MX32 ; U20 
HDMI_MICRO19_6P5X7P5X2P9H_P4P ! HDMI_MICRO_D_RA_SMT ! HDMI_MICRO_D_RA ; J10 
HDR_1X2_TH_VER ! HDR_1X2_TH_VER ! HDR_1X2_TH_VER ; J15 
HDR_1X3_TH_VER ! 'HDR_1X3_TH_VER_0.1P' ! HDR_1X3_TH_VER ; J2 J14 
IND2_2X2P5X1P2MMH ! IND_1P5UH_2A ! '1.5uH' ; L8 L9 L10 L11 
LED_0603 ! LED_0603_5MA_GRN_LED_0603_GREEN ! GREEN ; CR4 CR6 CR8 CR10 
LED_0603 ! LED_0603_5MA_RED_LED_0603_RED ! RED ; CR1 CR5 
LQFP64_10SQX1P6MMH_P5MMP ! HDMI_DVI_XCVR_ADV7513 ! 'HDMI/DVI XMTR' ; U26 
OSC4_1P6X2X7MMH ! CRYSTAL_4P_24MHZ ! 24MHZ ; Y1 
OSC4_1P6X2X7MMH ! XTAL_4P_25MHZ ! 25MHZ ; Y2 
PTH125_200PAD ! PTH125_200PAD ! PTH125_200PAD ; PTH1 PTH2 PTH3 PTH4 
QFN32_5SQXP9H_P5MMP_3P45PAD ! USB3320_ULPI_XCVR ! USB_ULPI_XCVR ; U12 U17 
QFN48_7SQXP5PX1MMH_3P1PAD ! 88E1318_QFN48 ! '88E1318_1.8V IO' ; U9 
'QFN-10_1P55X2P05XP6XP5MMP' ! SN65LVDS4 ! 'DIFF LINE RECEIVER' ; U38 
R0402 ! RES0402_0 ! 0 ; R59 R60 R71 R74 R75 R76 R77 R78 R80 R81 R85 R95 R96 ,
        R97 R98 R101 R116 R219 R220 R221 R222 R238 R239 R286 R287 R289 R290 ,
        R291 R292 R293 R296 R297 R329 R330 R331 R332 R333 R334 R335 
R0402 ! RES0402_1K ! 1K ; R11 R28 R62 R63 R66 R67 R69 R70 R86 R160 R165 ,
        R166 R167 R168 R169 R170 R171 R178 R223 R237 R294 R295 R327 R328 
R0402 ! RES0402_4K75 ! '4.75K' ; R4 R8 R9 R10 R12 R18 R19 R20 R21 R22 R24 ,
        R33 R34 R35 R36 R37 R38 R39 R40 R61 R111 R156 R157 R158 R159 R161 ,
        R162 R163 R164 R179 R300 
R0402 ! RES0402_4K99 ! '4.99K' ; R79 
R0402 ! RES0402_8K06 ! '8.06K' ; R90 R106 
R0402 ! RES0402_10 ! 10 ; R325 
R0402 ! RES0402_10K ! 10K ; R103 R240 R241 R242 R243 R244 R245 R246 R247 ,
        R273 R276 R277 R280 R283 R284 R285 R298 R299 R301 R326 
R0402 ! RES0402_20K ! 20K ; R43 R45 R46 R47 R48 R49 R50 R51 R52 
R0402 ! RES0402_22R1 ! '22.1' ; R41 R42 R44 R55 R56 R82 R94 R99 R110 R114 
R0402 ! RES0402_27K4 ! '27.4K' ; R225 
R0402 ! RES0402_33 ! 33 ; R32 R302 R303 R304 R305 R306 R307 R308 R309 R310 ,
        R311 R312 R313 R314 R315 R316 R317 R318 R319 R320 R321 R322 R323 ,
        R324 
R0402 ! RES0402_56K2 ! '56.2K' ; R281 
R0402 ! RES0402_80P6 ! '80.6' ; R112 R113 R115 
R0402 ! RES0402_100 ! 100 ; R72 R73 R180 R181 R182 R183 R184 R185 R186 R187 ,
        R188 R189 R190 R191 R192 R193 R194 R195 R196 R197 R198 R199 R200 ,
        R201 R202 R203 R204 R205 R206 R207 R208 R209 R210 R211 R212 R213 ,
        R214 R215 R216 R217 R218 R226 R227 R228 R229 R230 R231 R232 R233 ,
        R234 R235 R236 
R0402 ! RES0402_240 ! 240 ; R1 R3 R30 R89 R119 R120 
R0402 ! RES0402_620 ! 620 ; R84 R100 R288 
R0402 ! RES0402_887 ! 887 ; R224 
R0603 ! RES0603_24K9 ! '24.9K' ; R278 
R0603 ! RES0603_69K8 ! '69.8K' ; R282 
R0603 ! RES0603_100K ! 100K ; R279 
RJ45_17PINS_2LED ! 'RJ45-10_100_1000-BELFUSE' ! 'RJ-45' ; J5 
SC_70_6PSMT ! NC7WZ16 ! NC7WZ16 ; U5 U11 U14 
SDMICRO_8PIN_REV_15SQX1P51MMH ! CONN_MICROSD_CARD ! MicroSD_CARD ; J3 
'SOD-523' ! DIODE_BAS16XV2T1G ! 2mA_75V ; D1 
SOIC8_33P94X4P93X1P63H_P65P ! MIC2025_1_USB_SW ! 'USB PWR DIST' ; U13 
SOT_5PIN ! NC7SZ125 ! NC7SZ125 ; U33 U36 
SWITCH_2P5X4X1P6MMH ! SW_PB_SPST_2PIN ! SW_PB_VERT ; SW2 
TP55 ! TEST_TERM_BLK ! BLACK ; TP12 TP14 
TP55 ! TEST_TERM_RED ! RED ; TP13 TP15 
TQFN16_4SQXP75H_P65P ! IC_ISL9305_DCDC_CONV ! 'DC-TO-DC PWR SUPPLY' ; U30 
TQFN16_4SQXP75H_P65P ! IC_ISL9307_DCDC_CONV ! 'DC-TO-DC PWR SUPPLY' ; U29 
TSSOP8_3SQX1P1H_P65P ! VOLTMON_4IN_3P3 ! VOLT_MONITOR ; U34 
TSSOP8_3X4P4X1P2H_P65MMP ! IC_SI51219_TSSOP8_3X4P4X1P2H_P6 ,
        ! 'CLOCK GENERATOR' ; U35 
TSSOP24_6P4X7P9X1P2MMH_P65P ! TPD12S016 ! 'ESD PROT & LEVEL SHIFT' ; U37 
USB_MICRO5P_5X7X3P07MMH ! USB_MICRO_AB_RA_SMT ! USB_MICRO_AB_RA ; J6 
USB_MICROB_5P05X7P86X3P1MMH_R ! USB_MICRO_B_RA_SMT ! USB_MICRO_B_RA ; J7 
'VPDFN-8_6X8XP85H_1P27MMP' ! IC_SPI_FLASH_QUAD_128MB ! 'SPI-FLASH-QUAD' ; ,
        U7 
$NETS
1P0V ; C149.1 C150.1 C151.1 C152.1 C153.1 C154.1 C155.1 C156.1 C157.1 ,
        C158.1 C159.1 C160.1 C168.1 C169.1 C170.1 C171.1 C179.1 C180.1 ,
        C181.1 C182.1 C183.1 C184.1 C185.1 C186.1 C187.1 C195.1 C214.1 ,
        C216.1 C275.1 C282.1 C283.1 FB4.1 J13.43 J13.44 R286.2 R300.2 ,
        TP13.1 U2.G7 U2.G11 U2.G13 U2.H10 U2.H12 U2.J7 U2.J13 U2.K12 U2.L7 ,
        U2.L13 U2.M12 U2.N7 U2.N13 U2.P8 U2.P12 U2.R7 U2.R13 
1P0V_FLTR_PHY ; C32.1 C33.1 C34.1 C35.1 FB4.2 U9.6 U9.34 
1P8V ; C9.2 C17.1 C18.1 C19.1 C20.1 C21.1 C22.1 C31.2 C55.1 C56.1 C60.1 ,
        C64.1 C65.1 C69.1 C162.1 C164.1 C165.1 C173.1 C174.1 C175.1 C176.1 ,
        C177.1 C178.1 C197.1 C198.1 C199.1 C200.1 C201.1 C202.1 C203.1 ,
        C204.1 C205.1 C206.1 C207.1 C208.1 C209.1 C210.1 C211.1 C212.1 ,
        C270.1 C271.1 C272.1 C273.1 C278.1 C281.1 C290.1 CR1.2 FB1.1 FB3.2 ,
        FB5.2 FB6.1 FB7.2 FB12.1 FB14.1 FB15.1 FB17.1 FB18.1 J8.1 J8.2 J9.1 ,
        J9.2 J13.49 J13.50 R61.2 R62.1 R156.2 R157.2 R158.2 R159.2 R161.2 ,
        R162.2 R163.2 R164.2 R179.2 R220.1 R222.1 R238.2 R241.2 R242.1 ,
        R244.2 R247.1 R287.2 R290.1 R292.1 R295.1 U2.A13 U2.B10 U2.B16 ,
        U2.D12 U2.E15 U2.F8 U2.G9 U2.H8 U2.J11 U2.K8 U2.L11 U2.M8 U2.N9 ,
        U2.N11 U2.P10 U2.R9 U11.5 U12.8 U12.11 U12.14 U12.28 U12.30 U12.32 ,
        U14.5 U17.8 U17.11 U17.14 U17.28 U17.30 U17.32 U23.G5 U23.G7 U23.G9 ,
        U23.G11 U23.G13 U23.H14 U23.J5 U23.K14 U23.L5 U23.M14 U23.N5 U23.P6 ,
        U23.P8 U23.P10 U23.P12 U23.P14 U34.3 
1P8V_FLTR_PHY ; C40.1 C41.1 C42.1 C43.1 FB6.2 U9.7 U9.43 U9.46 
1P35V ; C70.1 C71.1 C72.1 C73.1 C74.1 C75.1 C76.1 C77.1 C78.1 C79.1 C80.1 ,
        C81.1 C97.1 C98.1 C99.1 C100.1 C101.1 C102.1 C103.1 C104.1 C105.1 ,
        C106.1 C107.1 C108.1 C109.1 C110.1 C111.1 C112.1 C113.1 C276.1 ,
        J13.47 J13.48 R66.1 R69.1 R112.2 R298.1 R331.2 U2.A3 U2.D2 U2.E5 ,
        U2.G1 U2.H4 U2.L3 U2.P2 U2.R5 U2.U1 U2.V4 U20.A1 U20.A12 U20.B1 ,
        U20.B12 U20.C1 U20.C12 U20.D2 U20.D11 U20.E3 U20.E10 U20.F3 U20.F10 ,
        U20.G1 U20.G12 U20.L1 U20.L12 U20.M3 U20.M10 U20.N3 U20.N10 U20.P2 ,
        U20.P11 U20.R1 U20.R12 U20.T1 U20.T12 U20.U1 U20.U12 
2P5V ; C135.1 C136.1 C137.1 C138.1 C139.1 C140.1 C141.1 C142.1 C143.1 ,
        C294.1 C297.2 C298.1 J13.57 J13.58 R329.2 U2.C19 U2.F18 U2.H14 ,
        U2.J17 U2.K20 U2.M16 U38.5 U38.10 
3P3V ; C7.2 C10.2 C11.2 C12.1 C13.1 C14.1 C15.1 C24.1 C53.1 C259.2 C286.1 ,
        C288.2 C291.1 C295.1 FB16.2 J3.4 J5.14 J5.16 J13.59 J13.60 R3.2 ,
        R4.2 R8.2 R9.2 R10.2 R12.2 R28.1 R33.2 R34.2 R35.2 R36.2 R37.2 ,
        R38.2 R39.2 R43.1 R46.2 R48.2 R52.1 R89.1 R225.1 R293.2 R326.2 ,
        U2.B6 U2.D7 U2.K6 U2.M6 U2.N6 U2.R6 U2.T6 U5.5 U7.8 U33.5 U34.2 ,
        U35.1 U35.8 U36.5 
5P0V ; C238.1 F1.2 J14.1 R273.1 U36.1 
5P0V_IN ; C236.1 C237.1 F1.1 J12.1 J15.2 
AVDDC_18 ; C36.1 C37.1 C38.1 C39.1 FB5.1 U9.30 U9.31 
AVDD_18 ; C44.1 C45.1 C46.1 C47.1 C48.1 C49.1 C50.1 FB7.1 U9.15 U9.22 U9.32 ,
        U9.33 
BOARD_RESET_L ; R295.2 U9.12 U12.27 U17.27 U33.4 
DDC_SCL ; J10.17 R19.1 U26.33 
DDC_SDA ; J10.18 R21.1 U26.34 
DDR3_A0 ; R316.1 U2.N2 
DDR3_A1 ; R315.1 U2.K2 
DDR3_A2 ; R314.1 U2.M3 
DDR3_A3 ; R313.1 U2.K3 
DDR3_A4 ; R312.1 U2.M4 
DDR3_A5 ; R311.1 U2.L1 
DDR3_A6 ; R310.1 U2.L4 
DDR3_A7 ; R309.1 U2.K4 
DDR3_A8 ; R308.1 U2.K1 
DDR3_A9 ; R307.1 U2.J4 
DDR3_A10 ; R306.1 U2.F5 
DDR3_A11 ; R305.1 U2.G4 
DDR3_A12 ; R304.1 U2.E4 
DDR3_A13 ; R303.1 U2.D4 
DDR3_A14 ; R302.1 U2.F4 
DDR3_BA0 ; R319.1 U2.L5 
DDR3_BA1 ; R318.1 U2.R4 
DDR3_BA2 ; R317.1 U2.J5 
DDR3_CAS_L ; R323.1 U2.P5 
DDR3_CKE ; R325.1 U2.N3 
DDR3_CS_L ; R321.1 U2.N1 
DDR3_ODT ; R320.1 U2.N5 
DDR3_RAS_L ; R324.1 U2.P4 
DDR3_WE_L ; R322.1 U2.M5 
DDR_A0 ; R316.2 U20.K4 
DDR_A1 ; R315.2 U20.J9 
DDR_A2 ; R314.2 U20.K3 
DDR_A3 ; R313.2 U20.L4 
DDR_A4 ; R312.2 U20.K9 
DDR_A5 ; R311.2 U20.L3 
DDR_A6 ; R310.2 U20.K10 
DDR_A7 ; R309.2 U20.L2 
DDR_A8 ; R308.2 U20.L9 
DDR_A9 ; R307.2 U20.K2 
DDR_A10 ; R306.2 U20.H9 
DDR_A11 ; R305.2 U20.L10 
DDR_A12 ; R304.2 U20.K11 
DDR_A13 ; R303.2 U20.L11 
DDR_A14 ; R302.2 U20.H10 
DDR_BA0 ; R319.2 U20.K1 
DDR_BA1 ; R318.2 U20.K12 
DDR_BA2 ; R317.2 U20.H2 
DDR_CAS_L ; R323.2 U20.G3 
DDR_CKE ; R325.2 U20.G11 
DDR_CLK_N ; R115.2 U2.M2 U20.G10 
DDR_CLK_P ; R115.1 U2.L2 U20.G9 
DDR_CS_L ; R321.2 U20.H4 
DDR_DM0 ; U2.A1 U20.C4 
DDR_DM1 ; U2.F1 U20.C9 
DDR_DM2 ; U2.T1 U20.R9 
DDR_DM3 ; U2.Y1 U20.R4 
DDR_DQ0 ; U2.C3 U20.B2 
DDR_DQ1 ; U2.B3 U20.A4 
DDR_DQ2 ; U2.A2 U20.C2 
DDR_DQ3 ; U2.A4 U20.B4 
DDR_DQ4 ; U2.D3 U20.E2 
DDR_DQ5 ; U2.D1 U20.E4 
DDR_DQ6 ; U2.C1 U20.F2 
DDR_DQ7 ; U2.E1 U20.F4 
DDR_DQ8 ; U2.E2 U20.B11 
DDR_DQ9 ; U2.E3 U20.A9 
DDR_DQ10 ; U2.G3 U20.C11 
DDR_DQ11 ; U2.H3 U20.B9 
DDR_DQ12 ; U2.J3 U20.E11 
DDR_DQ13 ; U2.H2 U20.E9 
DDR_DQ14 ; U2.H1 U20.F11 
DDR_DQ15 ; U2.J1 U20.F9 
DDR_DQ16 ; U2.P1 U20.M11 
DDR_DQ17 ; U2.P3 U20.M9 
DDR_DQ18 ; U2.R3 U20.N11 
DDR_DQ19 ; U2.R1 U20.N9 
DDR_DQ20 ; U2.T4 U20.R11 
DDR_DQ21 ; U2.U4 U20.T9 
DDR_DQ22 ; U2.U2 U20.T11 
DDR_DQ23 ; U2.U3 U20.U9 
DDR_DQ24 ; U2.V1 U20.M2 
DDR_DQ25 ; U2.Y3 U20.M4 
DDR_DQ26 ; U2.W1 U20.N2 
DDR_DQ27 ; U2.Y4 U20.N4 
DDR_DQ28 ; U2.Y2 U20.R2 
DDR_DQ29 ; U2.W3 U20.T4 
DDR_DQ30 ; U2.V2 U20.T2 
DDR_DQ31 ; U2.V3 U20.U4 
DDR_DQS_N0 ; U2.B2 U20.D4 
DDR_DQS_N1 ; U2.F2 U20.D9 
DDR_DQS_N2 ; U2.T2 U20.P9 
DDR_DQS_N3 ; U2.W4 U20.P4 
DDR_DQS_P0 ; U2.C2 U20.D3 
DDR_DQS_P1 ; U2.G2 U20.D10 
DDR_DQS_P2 ; U2.R2 U20.P10 
DDR_DQS_P3 ; U2.W5 U20.P3 
DDR_ODT ; R320.2 U20.H3 
DDR_RAS_L ; R324.2 U20.G4 
DDR_RST_L ; R111.1 U2.B4 U20.H1 
DDR_VREF ; C82.1 C83.2 R66.2 R67.1 U2.H6 U2.P6 
DDR_WE_L ; R322.2 U20.J4 
DSP_FLAG ; J13.23 R1.1 R179.1 U23.E12 
DSP_MVDD ; U23.F8 
DSP_MVSS ; U23.F7 
DSP_RESET_L ; R178.2 U2.G14 U23.F11 
DSP_XID0 ; J13.13 R156.1 R160.1 U23.F12 
DSP_XID1 ; J13.15 R157.1 R165.1 U23.E8 
DSP_XID2 ; J13.17 R158.1 R166.1 U23.F10 
DSP_XID3 ; J13.19 R159.1 R167.1 U23.E7 
DSP_YID0 ; J13.14 R161.1 R168.1 U23.E10 
DSP_YID1 ; J13.16 R162.1 R169.1 U23.E11 
DSP_YID2 ; J13.18 R163.1 R170.1 U23.E9 
DSP_YID3 ; J13.20 R164.1 R171.1 U23.F9 
ETH_MDC ; R60.2 U9.4 
ETH_MDIO ; R61.1 U2.C11 U9.5 
ETH_RXCLK ; R71.1 U2.B17 
ETH_RXCTL ; R297.1 U2.D13 
ETH_RXD0 ; U2.D11 U9.38 
ETH_RXD1 ; U2.A16 U9.39 
ETH_RXD2 ; U2.F15 U9.41 
ETH_RXD3 ; U2.A15 U9.42 
ETH_TXCLK ; R59.2 U9.47 
ETH_TXCTL ; R296.2 U9.2 
ETH_TXD0 ; U2.E14 U9.44 
ETH_TXD1 ; U2.B18 U9.45 
ETH_TXD2 ; U2.D10 U9.48 
ETH_TXD3 ; U2.A17 U9.1 
ETH_XTAL_IN ; C62.1 U9.29 Y2.1 
ETH_XTAL_OUT ; C85.1 U9.28 Y2.3 
GND ; C7.1 C9.1 C10.1 C11.1 C12.2 C13.2 C14.2 C15.2 C17.2 C18.2 C19.2 C20.2 ,
        C21.2 C22.2 C23.2 C24.2 C25.2 C26.2 C27.2 C28.2 C31.1 C32.2 C33.2 ,
        C34.2 C35.2 C36.2 C37.2 C38.2 C39.2 C40.2 C41.2 C42.2 C43.2 C44.2 ,
        C45.2 C46.2 C47.2 C48.2 C49.2 C50.2 C51.2 C52.2 C53.2 C54.2 C55.2 ,
        C56.2 C57.2 C58.2 C59.2 C60.2 C61.2 C62.2 C63.2 C64.2 C65.2 C66.2 ,
        C67.2 C68.2 C69.2 C70.2 C71.2 C72.2 C73.2 C74.2 C75.2 C76.2 C77.2 ,
        C78.2 C79.2 C80.2 C81.2 C82.2 C83.1 C84.2 C85.2 C95.2 C96.1 C97.2 ,
        C98.2 C99.2 C100.2 C101.2 C102.2 C103.2 C104.2 C105.2 C106.2 C107.2 ,
        C108.2 C109.2 C110.2 C111.2 C112.2 C113.2 C126.2 C127.2 C128.2 ,
        C129.2 C130.2 C131.2 C132.2 C133.2 C134.2 C135.2 C136.2 C137.2 ,
        C138.2 C139.2 C140.2 C141.2 C142.2 C143.2 C144.2 C145.2 C149.2 ,
        C150.2 C151.2 C152.2 C153.2 C154.2 C155.2 C156.2 C157.2 C158.2 ,
        C159.2 C160.2 C162.2 C164.2 C165.2 C168.2 C169.2 C170.2 C171.2 ,
        C172.2 C173.2 C174.2 C175.2 C176.2 C177.2 C178.2 C179.2 C180.2 ,
        C181.2 C182.2 C183.2 C184.2 C185.2 C186.2 C187.2 C188.2 C189.2 ,
        C190.2 C191.2 C192.2 C193.2 C194.2 C195.2 C196.2 C197.2 C198.2 ,
        C199.2 C200.2 C201.2 C202.2 C203.2 C204.2 C205.2 C206.2 C207.2 ,
        C208.2 C209.2 C210.2 C211.2 C212.2 C213.2 C214.2 C215.2 C216.2 ,
        C217.2 C218.2 C219.2 C221.2 C223.2 C225.2 C227.2 C230.2 C231.2 ,
        C232.2 C233.2 C234.2 C235.2 C236.2 C237.2 C238.2 C239.2 C241.2 ,
        C243.2 C245.2 C247.2 C248.2 C250.2 C251.2 C252.2 C253.2 C254.2 ,
        C255.2 C256.2 C257.2 C258.2 C259.1 C260.2 C261.2 C262.2 C263.2 ,
        C264.2 C265.2 C266.2 C267.2 C268.2 C269.2 C270.2 C271.2 C272.2 ,
        C273.2 C274.2 C275.2 C276.2 C277.2 C278.2 C279.2 C281.2 C282.2 ,
        C283.2 C284.2 C285.2 C286.2 C287.2 C288.1 C289.2 C290.2 C291.2 ,
        C292.2 C293.2 C294.2 C295.2 C296.2 C297.1 C298.2 C307.2 CR4.1 CR6.1 ,
        CR8.1 FB2.1 J2.3 J3.6 J3.9 J3.GND1 J3.GND2 J3.GND3 J3.GND4 J3.GND5 ,
        J3.GND6 J5.GND1 J5.GND2 J6.5 J7.5 J8.11 J8.12 J8.21 J8.22 J8.31 ,
        J8.32 J8.41 J8.42 J8.51 J8.52 J9.11 J9.12 J9.21 J9.22 J9.31 J9.32 ,
        J9.41 J9.42 J9.51 J9.52 J10.4 J10.7 J10.10 J10.13 J10.16 J10.GND1 ,
        J10.GND2 J10.GND3 J10.GND4 J11.11 J11.12 J11.21 J11.22 J11.31 ,
        J11.32 J11.41 J11.42 J11.51 J11.52 J12.2 J12.3 J13.11 J13.12 J13.21 ,
        J13.22 J13.31 J13.32 J13.35 J13.36 J13.41 J13.42 J13.51 J13.52 ,
        PTH2.1 PTH3.1 PTH4.1 R11.2 R24.2 R30.2 R40.1 R45.1 R47.2 R49.2 ,
        R50.1 R51.1 R63.2 R67.2 R70.2 R74.2 R76.1 R79.2 R80.1 R81.1 R90.2 ,
        R106.2 R111.2 R113.2 R116.2 R119.2 R120.2 R160.2 R165.2 R166.2 ,
        R167.2 R168.2 R169.2 R170.2 R171.2 R178.1 R219.1 R221.1 R223.1 ,
        R224.2 R237.2 R239.2 R240.2 R243.1 R245.2 R246.1 R273.2 R279.2 ,
        R281.2 R289.1 R291.1 R294.2 R299.1 R301.1 R327.2 SW2.1 TP12.1 ,
        TP14.1 U2.A8 U2.A18 U2.B1 U2.B11 U2.C4 U2.C9 U2.C14 U2.D17 U2.E10 ,
        U2.E20 U2.F3 U2.F7 U2.F10 U2.F11 U2.G10 U2.G12 U2.G16 U2.H7 U2.H9 ,
        U2.H11 U2.H13 U2.H19 U2.J2 U2.J8 U2.J12 U2.K5 U2.K7 U2.K11 U2.K13 ,
        U2.K15 U2.L8 U2.L12 U2.L18 U2.M1 U2.M7 U2.M9 U2.M10 U2.M11 U2.M13 ,
        U2.N4 U2.N8 U2.N10 U2.N12 U2.N14 U2.P7 U2.P9 U2.P11 U2.P13 U2.P17 ,
        U2.R8 U2.R12 U2.R20 U2.T3 U2.T7 U2.T13 U2.U6 U2.U16 U2.V9 U2.V19 ,
        U2.W2 U2.W12 U2.Y5 U2.Y15 U5.2 U7.4 U7.9 U9.35 U9.36 U9.49 U11.2 ,
        U12.33 U13.3 U14.2 U14.3 U17.33 U20.A2 U20.A3 U20.A10 U20.A11 ,
        U20.B3 U20.B10 U20.C3 U20.C10 U20.D1 U20.D12 U20.E1 U20.E12 U20.F1 ,
        U20.F12 U20.J2 U20.J11 U20.M1 U20.M12 U20.N1 U20.N12 U20.P1 U20.P12 ,
        U20.R3 U20.R10 U20.T3 U20.T10 U20.U2 U20.U3 U20.U10 U20.U11 U23.A1 ,
        U23.A8 U23.A11 U23.A18 U23.B2 U23.B17 U23.C3 U23.C16 U23.D4 U23.D15 ,
        U23.E5 U23.E6 U23.E13 U23.E14 U23.F5 U23.F6 U23.F13 U23.F14 U23.G6 ,
        U23.G8 U23.G10 U23.G12 U23.G14 U23.H1 U23.H5 U23.H7 U23.H9 U23.H11 ,
        U23.H13 U23.H18 U23.J6 U23.J8 U23.J10 U23.J12 U23.J14 U23.K5 U23.K7 ,
        U23.K9 U23.K11 U23.K13 U23.L1 U23.L6 U23.L8 U23.L10 U23.L12 U23.L14 ,
        U23.L18 U23.M5 U23.M7 U23.M9 U23.M11 U23.M13 U23.N6 U23.N8 U23.N10 ,
        U23.N12 U23.N14 U23.P5 U23.P7 U23.P9 U23.P11 U23.P13 U23.R4 U23.R15 ,
        U23.T3 U23.T16 U23.U2 U23.U17 U23.V1 U23.V8 U23.V11 U23.V18 U26.4 ,
        U26.5 U26.6 U26.7 U26.8 U26.9 U26.10 U26.65 U29.9 U29.14 U29.15 ,
        U29.17 U30.9 U30.14 U30.15 U30.17 U33.3 U34.4 U34.7 U35.5 U36.3 ,
        U37.6 U37.14 U37.19 U38.1 U38.7 
GPIO0_N ; J11.3 U2.U17 
GPIO0_P ; J11.5 U2.T16 
GPIO1_N ; J11.4 U2.W16 
GPIO1_P ; J11.6 U2.V16 
GPIO2_N ; J11.7 U2.P16 
GPIO2_P ; J11.9 U2.P15 
GPIO3_N ; J11.8 U2.U19 
GPIO3_P ; J11.10 U2.U18 
GPIO4_N ; J11.13 U2.R14 
GPIO4_P ; J11.15 U2.P14 
GPIO5_N ; J11.14 U2.T15 
GPIO5_P ; J11.16 U2.T14 
GPIO6_N ; J11.17 U2.U15 
GPIO6_P ; J11.19 U2.U14 
GPIO7_N ; J11.18 U2.Y14 
GPIO7_P ; J11.20 U2.W14 
GPIO8_N ; J11.23 U2.V13 
GPIO8_P ; J11.25 R223.2 U2.U13 
GPIO9_N ; J11.24 U2.W13 
GPIO9_P ; J11.26 U2.V12 
GPIO10_N ; J11.27 U2.U12 
GPIO10_P ; J11.29 U2.T12 
GPIO11_N ; J11.28 U2.T10 
GPIO11_P ; J11.30 U2.T11 
GPIO12_N ; J11.33 U2.Y13 
GPIO12_P ; J11.35 U2.Y12 
GPIO13_N ; J11.34 U2.Y11 
GPIO13_P ; J11.36 U2.W11 
GPIO14_N ; J11.37 U2.V10 
GPIO14_P ; J11.39 U2.V11 
GPIO15_N ; J11.38 U2.U10 
GPIO15_P ; J11.40 U2.T9 
GPIO16_N ; J11.43 U2.W9 
GPIO16_P ; J11.45 U2.W10 
GPIO17_N ; J11.44 U2.U8 
GPIO17_P ; J11.46 U2.U9 
GPIO18_N ; J11.47 U2.W8 
GPIO18_P ; J11.49 U2.V8 
GPIO19_N ; J11.48 U2.Y8 
GPIO19_P ; J11.50 U2.Y9 
GPIO20_N ; J11.53 U2.Y6 
GPIO20_P ; J11.55 U2.Y7 
GPIO21_N ; J11.54 U2.V7 
GPIO21_P ; J11.56 U2.U7 
GPIO22_N ; J11.57 U2.W6 
GPIO22_P ; J11.59 U2.V6 
GPIO23_N ; J11.58 U2.U5 
GPIO23_P ; J11.60 U2.T5 
HDMI_5V ; C289.1 J10.19 R19.2 R21.2 U37.13 
HDMI_24M_CES_CLK ; R114.2 U26.32 
HDMI_AVDD ; C144.1 C145.1 C233.1 C234.1 C235.1 FB15.2 U26.15 U26.19 U26.25 
HDMI_BGVDD ; C263.1 C266.1 C267.1 FB17.2 U26.13 
HDMI_CEC ; D1.1 U26.30 U37.1 
HDMI_CEC_B ; J10.15 U37.7 
HDMI_CLK ; R41.2 U26.53 
HDMI_CLK_25065215 ; R56.2 U11.1 U11.3 U14.1 
HDMI_D8 ; U2.Y18 U26.54 
HDMI_D9 ; U2.W18 U26.52 
HDMI_D10 ; U2.V18 U26.50 
HDMI_D11 ; U2.V15 U26.49 
HDMI_D12 ; U2.R18 U26.48 
HDMI_D13 ; U2.P18 U26.47 
HDMI_D14 ; U2.Y19 U26.46 
HDMI_D15 ; U2.W19 U26.45 
HDMI_D16 ; U2.W15 U26.44 
HDMI_D17 ; U2.T19 U26.43 
HDMI_D18 ; U2.R19 U26.42 
HDMI_D19 ; U2.P19 U26.41 
HDMI_D20 ; U2.W20 U26.40 
HDMI_D21 ; U2.V20 U26.39 
HDMI_D22 ; U2.U20 U26.38 
HDMI_D23 ; U2.T20 U26.37 
HDMI_DE ; R94.2 U26.63 
HDMI_DVDD ; C58.1 C67.1 C230.1 C231.1 C232.1 FB14.2 U26.1 U26.11 U26.31 ,
        U26.51 
HDMI_HPD ; U26.16 U37.4 
HDMI_HPD_B ; J10.1 R24.1 U37.10 
HDMI_HSYNC ; R44.2 U26.64 
HDMI_INT ; R22.1 U2.P20 U26.28 
HDMI_PVDD ; C264.1 C265.1 C296.1 FB18.2 U26.12 
HDMI_TX0_N ; J10.11 U26.20 U37.17 
HDMI_TX0_P ; J10.9 U26.21 U37.18 
HDMI_TX1_N ; J10.8 U26.23 U37.20 
HDMI_TX1_P ; J10.6 U26.24 U37.21 
HDMI_TX2_N ; J10.5 U26.26 U37.22 
HDMI_TX2_P ; J10.3 U26.27 U37.23 
HDMI_TXC_N ; J10.14 U26.17 U37.15 
HDMI_TXC_P ; J10.12 U26.18 U37.16 
HDMI_VSYNC ; R42.2 U26.2 
I2C_SCL ; J13.3 R284.2 U26.35 U30.3 U37.8 
I2C_SDA ; J13.4 R285.2 U26.36 U30.4 U37.9 
JTAG_BOOT_EN ; J13.29 R97.2 
JTAG_TCK ; J13.39 R11.1 U2.F9 
JTAG_TDI ; J13.38 R9.1 U2.G6 
JTAG_TDO ; J13.40 R10.1 U2.F6 
JTAG_TMS ; J13.37 R12.1 U2.J6 
MIO_VREF_501 ; C23.1 R62.2 R63.1 U2.E11 
N20734701 ; R4.1 U2.R10 
N20734785 ; R3.1 U2.R11 
N20734865 ; C16.1 FB2.2 U2.J10 U2.K10 U2.L9 
N20879833 ; R32.1 U2.D9 
N20899839 ; R296.1 U2.F14 
N20899988 ; R60.1 U2.C10 
N20900114 ; R59.1 U2.A19 
N20927995 ; C25.1 C26.1 C27.1 C28.1 FB3.1 J5.1 J5.6 J5.7 J5.12 
N20937479 ; R71.2 U9.40 
N21001971 ; R77.1 U9.27 
N21002298 ; R78.1 U9.26 
N21089768 ; C57.1 U12.20 
N21090019 ; R85.1 R116.1 U12.23 
N21090233 ; CR5.2 R89.2 
N21090237 ; R86.1 U12.22 
N21090239 ; C260.1 J6.6 J6.7 J6.8 J6.9 
N21090289 ; R90.1 U12.24 
N21123442 ; C261.1 J7.6 J7.7 J7.8 J7.9 
N21123446 ; C66.1 R101.2 U17.20 
N21123707 ; R101.1 U17.23 
N21123919 ; R103.1 U17.22 
N21123971 ; R106.1 U17.24 
N21274148 ; R112.1 U2.G5 
N21274157 ; R113.1 U2.H5 
N21305139 ; C95.1 C96.2 R69.2 R70.1 U20.J1 U20.J12 
N21307938 ; R119.1 U20.J3 
N21356725 ; R120.1 U20.J10 
N22414199 ; D1.2 R225.2 
N22934179 ; L8.1 U29.16 
N22934548 ; C242.2 R278.2 R279.1 U29.2 
N22939905 ; C242.1 C243.1 L8.2 R278.1 R286.1 
N22955654 ; C248.1 L11.2 R330.1 U30.2 
N22955725 ; C250.1 L10.2 R331.1 U30.11 
N22955745 ; L10.1 U30.13 
N22955797 ; L11.1 U30.16 
N22979034 ; C251.1 R293.1 U29.6 
N22979674 ; C252.1 R329.1 U29.7 
N23028604 ; C255.1 R332.1 U30.6 
N23029208 ; C256.1 R333.1 U30.7 
N23098459 ; CR8.2 R288.1 U30.10 
N23150334 ; R289.2 U23.A10 
N23150336 ; R290.2 U23.A9 
N23155371 ; R291.2 U23.V9 
N23155373 ; R292.2 U23.V10 
N23204370 ; J15.1 PTH1.1 
N23524236 ; U2.B5 U5.4 
N23533198 ; R297.2 U9.37 
N23584454 ; R8.1 U2.L6 
N23601474 ; R294.1 U33.2 
N23613650 ; R298.2 R301.2 U34.5 
N23614416 ; R299.2 R300.1 U34.6 
N23881678 ; R224.1 U26.14 
N23924961 ; C196.1 C257.1 C262.1 FB16.1 U26.29 
N23961346 ; R82.1 U2.Y16 
N23963188 ; R94.1 U2.Y17 
N23969750 ; R42.1 U2.V17 
N23971584 ; R44.1 U2.T17 
N23973428 ; R41.1 U2.R17 
N24967627 ; CR6.2 R100.1 
N24971917 ; CR4.2 R84.1 
N25055901 ; C54.1 U35.3 Y1.1 
N25055972 ; C61.1 U35.2 Y1.3 
N25073534 ; R55.1 U35.7 
N25073620 ; R56.1 U35.4 
N25086531 ; R99.1 U11.6 
N25086552 ; R110.1 U11.4 
N25088109 ; R114.1 U14.6 
N25161882 ; R96.1 U34.8 
N25176046 ; R327.1 U36.2 
N25262962 ; R237.1 U26.22 
N25329408 ; R219.2 U23.L2 
N25329410 ; R220.2 U23.M2 
N25337074 ; CR1.1 R1.2 
N25352411 ; CR10.1 R30.1 
N25693741 ; R75.2 U5.1 
N25830704 ; C244.2 R281.1 R282.2 U29.11 
N25830712 ; C244.1 C245.1 L9.2 R282.1 R287.1 
N25830793 ; L9.1 U29.13 
N26009321 ; R221.2 U23.K18 
N26009323 ; R222.2 U23.J18 
N26021053 ; R238.1 U23.J4 
N26025511 ; R239.1 U23.K4 
P0_USB_24M_REFCLK ; R99.2 U12.26 
P0_USB_CLK ; U2.A11 U12.1 
P0_USB_CPEN ; U12.17 U13.1 
P0_USB_D0 ; U2.A14 U12.3 
P0_USB_D1 ; U2.D15 U12.4 
P0_USB_D2 ; U2.A12 U12.5 
P0_USB_D3 ; U2.F12 U12.6 
P0_USB_D4 ; U2.C16 U12.7 
P0_USB_D5 ; U2.A10 U12.9 
P0_USB_D6 ; U2.E13 U12.10 
P0_USB_D7 ; U2.C18 U12.13 
P0_USB_DIR ; U2.C13 U12.31 
P0_USB_DN ; J6.2 U12.19 
P0_USB_DP ; J6.3 U12.18 
P0_USB_FLAG ; CR5.1 R335.1 U13.2 
P0_USB_ID ; J6.4 R85.2 
P0_USB_NXT ; U2.E16 U12.2 
P0_USB_STP ; U2.C15 U12.29 
P0_VBUS ; C51.1 C84.1 J6.1 R84.2 R86.2 U13.6 U13.8 
P1_USB_24M_REFCLK ; R110.2 U17.26 
P1_USB_CLK ; U2.B12 U17.1 
P1_USB_D0 ; U2.F13 U17.3 
P1_USB_D1 ; U2.B15 U17.4 
P1_USB_D2 ; U2.D16 U17.5 
P1_USB_D3 ; U2.B14 U17.6 
P1_USB_D4 ; U2.D14 U17.7 
P1_USB_D5 ; U2.C12 U17.9 
P1_USB_D6 ; U2.B13 U17.10 
P1_USB_D7 ; U2.B9 U17.13 
P1_USB_DIR ; U2.C17 U17.31 
P1_USB_DN ; J7.2 U17.19 
P1_USB_DP ; J7.3 U17.18 
P1_USB_NXT ; U2.A9 U17.2 
P1_USB_STP ; U2.E12 U17.29 
PB_RESET_L ; R95.1 SW2.2 U34.1 
PHY_ACTIVITY ; J5.13 R73.2 
PHY_CNFG ; R74.1 U9.11 
PHY_LED0 ; R72.1 U9.10 
PHY_LED1 ; R73.1 U9.9 
PHY_LINK ; J5.17 R72.2 
PHY_MDI0N ; J5.10 U9.23 
PHY_MDI0P ; J5.11 U9.24 
PHY_MDI1N ; J5.5 U9.19 
PHY_MDI1P ; J5.4 U9.20 
PHY_MDI2N ; J5.2 U9.17 
PHY_MDI2P ; J5.3 U9.18 
PHY_MDI3N ; J5.9 U9.13 
PHY_MDI3P ; J5.8 U9.14 
PHY_RSET ; R79.1 U9.25 
PROG_IO ; J13.9 U2.N20 
PS_CLK33M ; R55.2 U2.E7 
PS_I2C_SCL ; R20.2 U2.N18 U37.2 
PS_I2C_SDA ; R18.2 U2.N17 U37.3 
PS_MIO7 ; R45.2 R334.1 U2.D8 
PS_POR_L ; R95.2 R96.2 R98.1 R326.1 R335.2 U2.C7 U33.1 
QSPI_CLK ; R46.1 R47.1 U2.A5 U7.6 
QSPI_CS_L ; R28.2 U2.A7 U7.1 
QSPI_IO_0 ; R48.1 R49.1 U2.B8 U7.5 
QSPI_IO_1 ; R51.2 U2.D6 U7.2 
QSPI_IO_2 ; R50.2 U2.B7 U7.3 
QSPI_IO_3 ; R52.2 R76.2 R97.1 U2.A6 U7.7 
REG_EN1 ; J13.5 R276.1 U29.3 
REG_EN2 ; J13.6 R277.1 U29.10 
REG_EN3 ; J13.7 R280.1 U29.4 
REG_EN4 ; J13.8 R283.1 U29.8 
RESET_N ; J13.30 R98.2 
RXI_CCLK_N ; R192.2 U2.H17 U23.K1 
RXI_CCLK_P ; R192.1 U2.H16 U23.J1 
RXI_EA_DATA0_N ; R180.2 U2.A20 U23.T18 
RXI_EA_DATA0_P ; R180.1 U2.B19 U23.U18 
RXI_EA_DATA1_N ; R181.2 U2.B20 U23.R17 
RXI_EA_DATA1_P ; R181.1 U2.C20 U23.T17 
RXI_EA_DATA2_N ; R182.2 U2.D20 U23.P16 
RXI_EA_DATA2_P ; R182.1 U2.D19 U23.R16 
RXI_EA_DATA3_N ; R183.2 U2.E19 U23.N15 
RXI_EA_DATA3_P ; R183.1 U2.E18 U23.P15 
RXI_EA_DATA4_N ; R184.2 U2.D18 U23.P18 
RXI_EA_DATA4_P ; R184.1 U2.E17 U23.R18 
RXI_EA_DATA5_N ; R185.2 U2.F20 U23.N17 
RXI_EA_DATA5_P ; R185.1 U2.F19 U23.P17 
RXI_EA_DATA6_N ; R186.2 U2.G18 U23.M16 
RXI_EA_DATA6_P ; R186.1 U2.G17 U23.N16 
RXI_EA_DATA7_N ; R187.2 U2.G20 U23.L15 
RXI_EA_DATA7_P ; R187.1 U2.G19 U23.M15 
RXI_EA_FRAME_N ; R188.2 U2.G15 U23.L17 
RXI_EA_FRAME_P ; R188.1 U2.H15 U23.M17 
RXI_EA_LCLK_N ; R189.2 U2.F17 U23.M18 
RXI_EA_LCLK_P ; R189.1 U2.F16 U23.N18 
RXI_NO_DATA0_N ; J8.3 R194.2 U23.A2 
RXI_NO_DATA0_P ; J8.5 R194.1 U23.A3 
RXI_NO_DATA1_N ; J8.4 R195.2 U23.B3 
RXI_NO_DATA1_P ; J8.6 R195.1 U23.B4 
RXI_NO_DATA2_N ; J8.7 R196.2 U23.C4 
RXI_NO_DATA2_P ; J8.9 R196.1 U23.C5 
RXI_NO_DATA3_N ; J8.8 R197.2 U23.D5 
RXI_NO_DATA3_P ; J8.10 R197.1 U23.D6 
RXI_NO_DATA4_N ; J8.13 R198.2 U23.A4 
RXI_NO_DATA4_P ; J8.15 R198.1 U23.A5 
RXI_NO_DATA5_N ; J8.14 R199.2 U23.B5 
RXI_NO_DATA5_P ; J8.16 R199.1 U23.B6 
RXI_NO_DATA6_N ; J8.17 R200.2 U23.C6 
RXI_NO_DATA6_P ; J8.19 R200.1 U23.C7 
RXI_NO_DATA7_N ; J8.18 R201.2 U23.D7 
RXI_NO_DATA7_P ; J8.20 R201.1 U23.D8 
RXI_NO_FRAME_N ; J8.24 R202.2 R242.2 U23.B7 
RXI_NO_FRAME_P ; J8.26 R202.1 R243.2 U23.B8 
RXI_NO_LCLK_N ; J8.23 R203.2 U23.A6 
RXI_NO_LCLK_P ; J8.25 R203.1 U23.A7 
RXI_SO_DATA0_N ; J9.3 R207.2 U23.V3 
RXI_SO_DATA0_P ; J9.5 R207.1 U23.V2 
RXI_SO_DATA1_N ; J9.4 R208.2 U23.U4 
RXI_SO_DATA1_P ; J9.6 R208.1 U23.U3 
RXI_SO_DATA2_N ; J9.7 R209.2 U23.T5 
RXI_SO_DATA2_P ; J9.9 R209.1 U23.T4 
RXI_SO_DATA3_N ; J9.8 R210.2 U23.R6 
RXI_SO_DATA3_P ; J9.10 R210.1 U23.R5 
RXI_SO_DATA4_N ; J9.13 R211.2 U23.V5 
RXI_SO_DATA4_P ; J9.15 R211.1 U23.V4 
RXI_SO_DATA5_N ; J9.14 R212.2 U23.U6 
RXI_SO_DATA5_P ; J9.16 R212.1 U23.U5 
RXI_SO_DATA6_N ; J9.17 R213.2 U23.T7 
RXI_SO_DATA6_P ; J9.19 R213.1 U23.T6 
RXI_SO_DATA7_N ; J9.18 R214.2 U23.R8 
RXI_SO_DATA7_P ; J9.20 R214.1 U23.R7 
RXI_SO_FRAME_N ; J9.24 R215.2 R247.2 U23.U8 
RXI_SO_FRAME_P ; J9.26 R215.1 R246.2 U23.U7 
RXI_SO_LCLK_N ; J9.23 R216.2 U23.V7 
RXI_SO_LCLK_P ; J9.25 R216.1 U23.V6 
RXO_EA_RD_WAIT ; U2.J15 U38.8 
RXO_EA_RD_WAIT_N ; R193.2 U23.J17 U38.3 
RXO_EA_RD_WAIT_P ; R193.1 U23.K17 U38.2 
RXO_EA_WR_WAIT_N ; U2.H18 U23.K16 
RXO_EA_WR_WAIT_P ; U2.J18 U23.L16 
RXO_NO_RD_WAIT_N ; J8.27 U23.B9 
RXO_NO_RD_WAIT_P ; J8.29 U23.B10 
RXO_NO_WR_WAIT_N ; J8.28 U23.C8 
RXO_NO_WR_WAIT_P ; J8.30 U23.C9 
RXO_SO_RD_WAIT_N ; J9.27 R234.2 U23.U10 
RXO_SO_RD_WAIT_P ; J9.29 R234.1 U23.U9 
RXO_SO_WR_WAIT_N ; J9.28 R235.2 U23.T9 
RXO_SO_WR_WAIT_P ; J9.30 R235.1 U23.T8 
SD_CLK ; J3.5 R32.2 R33.1 
SD_CMD ; J3.3 R39.1 U2.C6 
SD_DAT0 ; J3.7 R37.1 U2.E9 
SD_DAT1 ; J3.8 R36.1 U2.E8 
SD_DAT2 ; J3.1 R35.1 U2.C5 
SD_DAT3 ; J3.2 R34.1 U2.C8 
SD_DETECT ; J3.10 R38.1 U2.E6 
SPDIF ; J13.27 R82.2 U26.3 
SYS_5P0V ; C52.1 C59.1 C241.1 C247.1 C253.1 C254.1 C258.1 C274.1 C279.1 ,
        J13.1 J13.2 J14.2 R276.2 R277.2 R280.2 R283.2 R284.1 R285.1 R288.2 ,
        TP15.1 U12.21 U13.7 U29.1 U29.5 U29.12 U30.1 U30.5 U30.8 U30.12 ,
        U37.11 
TURBO_MODE ; J13.25 R328.2 U2.R16 U36.4 
TXI_EA_RD_WAIT_N ; R190.2 U2.J14 U23.G17 
TXI_EA_RD_WAIT_P ; R190.1 U2.K14 U23.H17 
TXI_EA_WR_WAIT_N ; R191.2 U2.J16 U23.H16 
TXI_EA_WR_WAIT_P ; R191.1 U2.K16 U23.J16 
TXI_NO_RD_WAIT_N ; J8.38 R204.2 R240.1 U23.B11 
TXI_NO_RD_WAIT_P ; J8.40 R204.1 R241.1 U23.B12 
TXI_NO_WR_WAIT_N ; J8.34 R205.2 U23.C10 
TXI_NO_WR_WAIT_P ; J8.36 R205.1 U23.C11 
TXI_SO_RD_WAIT_N ; J9.38 R217.2 U23.U12 
TXI_SO_RD_WAIT_P ; J9.40 R217.1 U23.U11 
TXI_SO_WR_WAIT_N ; J9.34 R218.2 U23.T11 
TXI_SO_WR_WAIT_P ; J9.36 R218.1 U23.T10 
TXO_EA_DATA0_N ; U2.J19 U23.G15 
TXO_EA_DATA0_P ; U2.K19 U23.H15 
TXO_EA_DATA1_N ; U2.L15 U23.F16 
TXO_EA_DATA1_P ; U2.L14 U23.G16 
TXO_EA_DATA2_N ; U2.L17 U23.E17 
TXO_EA_DATA2_P ; U2.L16 U23.F17 
TXO_EA_DATA3_N ; U2.M15 U23.D18 
TXO_EA_DATA3_P ; U2.M14 U23.E18 
TXO_EA_DATA4_N ; U2.L20 U23.E15 
TXO_EA_DATA4_P ; U2.L19 U23.F15 
TXO_EA_DATA5_N ; U2.M20 U23.D16 
TXO_EA_DATA5_P ; U2.M19 U23.E16 
TXO_EA_DATA6_N ; U2.M18 U23.C17 
TXO_EA_DATA6_P ; U2.M17 U23.D17 
TXO_EA_DATA7_N ; U2.N16 U23.B18 
TXO_EA_DATA7_P ; U2.N15 U23.C18 
TXO_EA_FRAME_N ; U2.H20 U23.J15 
TXO_EA_FRAME_P ; U2.J20 U23.K15 
TXO_EA_LCLK_N ; U2.K18 U23.F18 
TXO_EA_LCLK_P ; U2.K17 U23.G18 
TXO_NO_DATA0_N ; J8.43 R233.2 U23.D11 
TXO_NO_DATA0_P ; J8.45 R233.1 U23.D12 
TXO_NO_DATA1_N ; J8.44 R232.2 U23.C12 
TXO_NO_DATA1_P ; J8.46 R232.1 U23.C13 
TXO_NO_DATA2_N ; J8.47 R231.2 U23.B13 
TXO_NO_DATA2_P ; J8.49 R231.1 U23.B14 
TXO_NO_DATA3_N ; J8.48 R230.2 U23.A14 
TXO_NO_DATA3_P ; J8.50 R230.1 U23.A15 
TXO_NO_DATA4_N ; J8.53 R229.2 U23.D13 
TXO_NO_DATA4_P ; J8.55 R229.1 U23.D14 
TXO_NO_DATA5_N ; J8.54 R228.2 U23.C14 
TXO_NO_DATA5_P ; J8.56 R228.1 U23.C15 
TXO_NO_DATA6_N ; J8.57 R227.2 U23.B15 
TXO_NO_DATA6_P ; J8.59 R227.1 U23.B16 
TXO_NO_DATA7_N ; J8.58 R226.2 U23.A16 
TXO_NO_DATA7_P ; J8.60 R226.1 U23.A17 
TXO_NO_FRAME_N ; J8.33 U23.D9 
TXO_NO_FRAME_P ; J8.35 U23.D10 
TXO_NO_LCLK_N ; J8.37 R206.2 U23.A12 
TXO_NO_LCLK_P ; J8.39 R206.1 U23.A13 
TXO_SO_DATA0_N ; J9.43 U23.R12 
TXO_SO_DATA0_P ; J9.45 U23.R11 
TXO_SO_DATA1_N ; J9.44 U23.T13 
TXO_SO_DATA1_P ; J9.46 U23.T12 
TXO_SO_DATA2_N ; J9.47 U23.U14 
TXO_SO_DATA2_P ; J9.49 U23.U13 
TXO_SO_DATA3_N ; J9.48 U23.V15 
TXO_SO_DATA3_P ; J9.50 U23.V14 
TXO_SO_DATA4_N ; J9.53 U23.R14 
TXO_SO_DATA4_P ; J9.55 U23.R13 
TXO_SO_DATA5_N ; J9.54 U23.T15 
TXO_SO_DATA5_P ; J9.56 U23.T14 
TXO_SO_DATA6_N ; J9.57 U23.U16 
TXO_SO_DATA6_P ; J9.59 U23.U15 
TXO_SO_DATA7_N ; J9.58 U23.V17 
TXO_SO_DATA7_P ; J9.60 U23.V16 
TXO_SO_FRAME_N ; J9.33 R236.2 R244.1 U23.R10 
TXO_SO_FRAME_P ; J9.35 R236.1 R245.1 U23.R9 
TXO_SO_LCLK_N ; J9.37 U23.V13 
TXO_SO_LCLK_P ; J9.39 U23.V12 
UART_RX ; J2.2 J13.24 R40.2 U5.3 
UART_TX ; J2.1 J13.26 U5.6 
USB_VBUS ; C63.1 C68.1 C287.1 J7.1 J14.3 R100.2 R103.2 U17.21 
USER_LED ; CR10.2 J13.28 R334.2 
VADC_N ; J13.33 R80.2 U2.L10 
VADC_P ; J13.34 R81.2 U2.K9 
VCC_XADC ; C16.2 FB1.2 U2.J9 
VDD_ADJ ; C292.1 J13.53 J13.54 R332.2 
VDD_DSP ; C213.1 C215.1 C217.1 C218.1 C219.1 C221.1 C223.1 C225.1 C227.1 ,
        C277.1 J13.45 J13.46 R330.2 U23.H6 U23.H8 U23.H10 U23.H12 U23.J7 ,
        U23.J9 U23.J11 U23.J13 U23.K6 U23.K8 U23.K10 U23.K12 U23.L7 U23.L9 ,
        U23.L11 U23.L13 U23.M6 U23.M8 U23.M10 U23.M12 U23.N7 U23.N9 U23.N11 ,
        U23.N13 
VDD_GPIO ; C126.1 C127.1 C128.1 C129.1 C130.1 C131.1 C132.1 C133.1 C134.1 ,
        C188.1 C189.1 C190.1 C191.1 C192.1 C193.1 C194.1 C239.1 C268.1 ,
        C269.1 C284.1 C285.1 C293.1 J11.1 J11.2 J13.55 J13.56 R18.1 R20.1 ,
        R22.2 R328.1 R333.2 U2.N19 U2.R15 U2.T8 U2.T18 U2.U11 U2.V14 U2.W7 ,
        U2.W17 U2.Y10 U2.Y20 U37.5 U37.12 U37.24 
VMODE_1 ; R43.2 R75.1 U2.D5 
ZYNQ_VCCPLL ; C172.1 C307.1 FB12.2 U2.G8 
$PACKAGES
$A_PROPERTIES
SIGNAL_MODEL 'CAP0402_10NF_X7R_16V_C0402_10NF_10nF'; 'C22' 'C23' 'C43' 'C42'
SIGNAL_MODEL 'RES0402_10_10'; 'R325'
AUTO_RENAME; 'R61' 'R39' 'R38' 'R37' 'R36' 'R35',
           'R34' 'R33' 'R12' 'R85' 'R78' 'R77',
           'R74' 'R96' 'R60' 'R59' 'R94' 'R82',
           'R44' 'R42' 'R41' 'R99' 'R63' 'R62',
           'R70' 'R69' 'R67' 'R66' 'R28' 'R103',
           'R73' 'C99' 'C98' 'C97' 'C74' 'C73',
           'C72' 'C181' 'C180' 'C175' 'C174' 'C169',
           'C162' 'C153' 'C152' 'C151' 'C150' 'C149',
           'C142' 'C141' 'C140' 'C49' 'C48' 'C40',
           'C172' 'C126' 'C81' 'C80' 'C79' 'C78',
           'C77' 'C76' 'C75' 'C178' 'C177' 'C176',
           'C171' 'C170' 'C165' 'C164' 'C160' 'C159',
           'C158' 'C157' 'C156' 'C155' 'C154' 'C129',
           'C128' 'C127' 'C103' 'C102' 'C101' 'C100',
           'C95' 'C82' 'C47' 'C45' 'C44' 'C144',
           'C67' 'C96' 'C83' 'C145' 'C11' 'C10',
           'R49' 'R52' 'R51' 'R50' 'R48' 'R47',
           'R46' 'R45' 'R43' 'U23' 'U12' 'R79',
           'R89' 'R90' 'J3' 'J9' 'J11' 'FB12',
           'FB5' 'FB4' 'FB3' 'FB15' 'FB14' 'D1',
           'C66' 'C113' 'C112' 'C111' 'C110' 'C109',
           'C108' 'C107' 'C106' 'C105' 'C104' 'R32',
           'R100' 'J10' 'C71' 'C70' 'C179' 'C173',
           'C168' 'C143' 'C12'
SIGNAL_MODEL 'CAP0402_0P1UF_X5R_35V_0.1UF'; 'C98' 'C67'
SIGNAL_MODEL 'CAP0_01UF_X7R_0402_0_01UF'; 'C74' 'C77' 'C76' 'C75'
VOLTAGE '6.3V'; 'C73'
SIGNAL_MODEL 'CAP_CC0402SP_0_1UF_0_1uF'; 'C49' 'C48' 'C40' 'C38' 'C34' 'C33',
           'C59' 'C55' 'C39' 'C36' 'C35' 'C27',
           'C25' 'C9' 'C60' 'C58' 'C56' 'C52',
           'C50' 'C37' 'C32' 'C28' 'C26' 'C57',
           'C63' 'C61'
SIGNAL_MODEL 'RES0402_33_33'; 'R324' 'R323' 'R322' 'R321' 'R320' 'R319',
           'R318' 'R317' 'R316' 'R315' 'R314' 'R313',
           'R312' 'R311' 'R310' 'R309' 'R308' 'R307',
           'R306' 'R305' 'R304' 'R303' 'R302'
$NETS
$A_PROPERTIES
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22955654'; 'N22955654'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):user_led'; 'USER_LED'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):uart_rx'; 'UART_RX'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):uart_tx'; 'UART_TX'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n26025511'; 'N26025511'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n26021053'; 'N26021053'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n26009321'; 'N26009321'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n26009323'; 'N26009323'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_ea_rd_wait'; 'RXO_EA_RD_WAIT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):prog_io'; 'PROG_IO'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):jtag_boot_en'; 'JTAG_BOOT_EN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_int'; 'HDMI_INT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):reg_en1'; 'REG_EN1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vdd_gpio'; 'VDD_GPIO'
MIN_LINE_WIDTH '20 MIL'; 'VDD_GPIO'
MIN_NECK_WIDTH '10 MIL'; 'VDD_GPIO'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22955725'; 'N22955725'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23029208'; 'N23029208'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23028604'; 'N23028604'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22979674'; 'N22979674'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22979034'; 'N22979034'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25830712'; 'N25830712'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22939905'; 'N22939905'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):spdif'; 'SPDIF'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):reset_n'; 'RESET_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):reg_en3'; 'REG_EN3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):reg_en4'; 'REG_EN4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):reg_en2'; 'REG_EN2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25693741'; 'N25693741'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_pvdd'; 'HDMI_PVDD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_clk_25065215'; 'HDMI_CLK_25065215'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25262962'; 'N25262962'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25055972'; 'N25055972'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25055901'; 'N25055901'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_cec_b'; 'HDMI_CEC_B'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vadc_p'; 'VADC_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_cke'; 'DDR3_CKE'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23969750'; 'N23969750'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23533198'; 'N23533198'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21123442'; 'N21123442'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_odt'; 'DDR3_ODT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_cas_l'; 'DDR3_CAS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_ba0'; 'DDR3_BA0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_ba2'; 'DDR3_BA2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_lclk_n'; 'RXI_EA_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data3_n'; 'RXI_EA_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data2_p'; 'RXI_EA_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data6_n'; 'TXO_EA_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data5_n'; 'TXO_EA_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a14'; 'DDR3_A14'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data4_p'; 'TXO_EA_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a3'; 'DDR3_A3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data4_n'; 'TXO_EA_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a1'; 'DDR3_A1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data4_n'; 'RXI_EA_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a2'; 'DDR3_A2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data3_p'; 'RXI_EA_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a6'; 'DDR3_A6'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data2_n'; 'RXI_EA_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a11'; 'DDR3_A11'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data2_p'; 'TXO_EA_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a9'; 'DDR3_A9'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data2_n'; 'TXO_EA_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a0'; 'DDR3_A0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data1_n'; 'TXO_EA_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a5'; 'DDR3_A5'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data1_p'; 'TXO_EA_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a10'; 'DDR3_A10'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data0_p'; 'TXO_EA_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a12'; 'DDR3_A12'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data0_n'; 'TXO_EA_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a7'; 'DDR3_A7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data7_p'; 'RXI_EA_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data1_n'; 'RXI_EA_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data7_p'; 'TXO_EA_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_ea_rd_wait_p'; 'RXO_EA_RD_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_frame_p'; 'RXI_EA_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_ea_wr_wait_p'; 'TXI_EA_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data3_p'; 'TXO_EA_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data5_p'; 'RXI_EA_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data0_p'; 'RXI_EA_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_lclk_p'; 'TXO_EA_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_ea_rd_wait_p'; 'TXI_EA_RD_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_ea_wr_wait_n'; 'TXI_EA_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data6_n'; 'RXI_EA_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio23_p'; 'GPIO23_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio23_n'; 'GPIO23_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio22_n'; 'GPIO22_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio22_p'; 'GPIO22_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio21_p'; 'GPIO21_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio21_n'; 'GPIO21_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio20_p'; 'GPIO20_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio20_n'; 'GPIO20_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio19_n'; 'GPIO19_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio19_p'; 'GPIO19_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio18_n'; 'GPIO18_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio18_p'; 'GPIO18_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio17_n'; 'GPIO17_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio17_p'; 'GPIO17_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio16_n'; 'GPIO16_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio16_p'; 'GPIO16_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio15_p'; 'GPIO15_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio15_n'; 'GPIO15_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio14_n'; 'GPIO14_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio14_p'; 'GPIO14_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio13_n'; 'GPIO13_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio13_p'; 'GPIO13_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio12_p'; 'GPIO12_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio12_n'; 'GPIO12_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio11_n'; 'GPIO11_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio11_p'; 'GPIO11_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio10_p'; 'GPIO10_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio10_n'; 'GPIO10_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio9_p'; 'GPIO9_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio9_n'; 'GPIO9_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio8_p'; 'GPIO8_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio8_n'; 'GPIO8_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio7_n'; 'GPIO7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio7_p'; 'GPIO7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio6_p'; 'GPIO6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio6_n'; 'GPIO6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio5_n'; 'GPIO5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio5_p'; 'GPIO5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio4_p'; 'GPIO4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio4_n'; 'GPIO4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio3_p'; 'GPIO3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio3_n'; 'GPIO3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio2_p'; 'GPIO2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio2_n'; 'GPIO2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio1_n'; 'GPIO1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio1_p'; 'GPIO1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio0_n'; 'GPIO0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20734785'; 'N20734785'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vmode_1'; 'VMODE_1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23524236'; 'N23524236'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23973428'; 'N23973428'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\5p0v\'; '5P0V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21305139'; 'N21305139'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ps_i2c_sda'; 'PS_I2C_SDA'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ps_i2c_scl'; 'PS_I2C_SCL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22934548'; 'N22934548'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22934179'; 'N22934179'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23601474'; 'N23601474'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\5p0v_in\'; '5P0V_IN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq13'; 'DDR_DQ13'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data1_p'; 'TXO_NO_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq29'; 'DDR_DQ29'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_frame_n'; 'TXO_NO_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq22'; 'DDR_DQ22'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data0_p'; 'TXO_NO_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq12'; 'DDR_DQ12'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d18'; 'HDMI_D18'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_no_wr_wait_p'; 'TXI_NO_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq16'; 'DDR_DQ16'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi1p'; 'PHY_MDI1P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_no_rd_wait_p'; 'TXI_NO_RD_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq17'; 'DDR_DQ17'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20927995'; 'N20927995'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_xid0'; 'DSP_XID0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq2'; 'DDR_DQ2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq1'; 'DDR_DQ1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d7'; 'P0_USB_D7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d5'; 'P0_USB_D5'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d6'; 'P0_USB_D6'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_activity'; 'PHY_ACTIVITY'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_nxt'; 'P0_USB_NXT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d3'; 'P0_USB_D3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d4'; 'P0_USB_D4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi2n'; 'PHY_MDI2N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_dat1'; 'SD_DAT1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_dat2'; 'SD_DAT2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi3p'; 'PHY_MDI3P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_cs_l'; 'QSPI_CS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_io_0'; 'QSPI_IO_0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_txc_p'; 'HDMI_TXC_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx1_p'; 'HDMI_TX1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx2_p'; 'HDMI_TX2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx0_p'; 'HDMI_TX0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):usb_vbus'; 'USB_VBUS'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxd3'; 'ETH_RXD3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d2'; 'P1_USB_D2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_clk'; 'P1_USB_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_dir'; 'P1_USB_DIR'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_stp'; 'P1_USB_STP'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d5'; 'P1_USB_D5'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_nxt'; 'P1_USB_NXT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d7'; 'P1_USB_D7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d3'; 'P1_USB_D3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d0'; 'P1_USB_D0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d1'; 'P1_USB_D1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20899988'; 'N20899988'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20900114'; 'N20900114'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txclk'; 'ETH_TXCLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_mvss'; 'DSP_MVSS'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\1p0v_fltr_phy\'; '1P0V_FLTR_PHY'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_24m_refclk'; 'P0_USB_24M_REFCLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_id'; 'P0_USB_ID'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ps_mio7'; 'PS_MIO7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_dp'; 'P0_USB_DP'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_avdd'; 'HDMI_AVDD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d19'; 'HDMI_D19'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d20'; 'HDMI_D20'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d21'; 'HDMI_D21'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d22'; 'HDMI_D22'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d23'; 'HDMI_D23'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):avdd_18'; 'AVDD_18'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_clk_p'; 'DDR_CLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a1'; 'DDR_A1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_cas_l'; 'DDR_CAS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a12'; 'DDR_A12'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_so_rd_wait_n'; 'TXI_SO_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_dvdd'; 'HDMI_DVDD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data5_n'; 'TXO_SO_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_cke'; 'DDR_CKE'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_lclk_p'; 'RXI_SO_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a7'; 'DDR_A7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_24m_refclk'; 'P1_USB_24M_REFCLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_frame_n'; 'TXO_SO_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_lclk_n'; 'RXI_SO_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a11'; 'DDR_A11'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_yid3'; 'DSP_YID3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data4_p'; 'RXI_SO_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dm1'; 'DDR_DM1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data3_n'; 'TXO_SO_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a9'; 'DDR_A9'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data3_p'; 'TXO_SO_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data7_n'; 'TXO_SO_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_ba1'; 'DDR_BA1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21090289'; 'N21090289'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data1_p'; 'TXO_SO_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vdd_adj'; 'VDD_ADJ'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_frame_p'; 'RXI_SO_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_so_rd_wait_p'; 'RXO_SO_RD_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a4'; 'DDR_A4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21123707'; 'N21123707'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21090019'; 'N21090019'
RELATIVE_PROPAGATION_DELAY 'DDR_ADDR_MATCH:G:L:S:1900.00 MIL:25.00 MIL:'; 'DDR_CLK_N' 'DDR_CLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_clk_n'; 'DDR_CLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data0_p'; 'RXI_SO_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data2_p'; 'RXI_SO_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_ras_l'; 'DDR_RAS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_frame_n'; 'RXI_SO_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data1_p'; 'RXI_SO_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data6_p'; 'RXI_SO_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data7_p'; 'TXO_SO_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data2_n'; 'TXO_SO_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data6_n'; 'TXO_SO_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data6_p'; 'TXO_SO_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data6_n'; 'RXI_SO_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data7_n'; 'RXI_SO_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_no_wr_wait_n'; 'RXO_NO_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_lclk_p'; 'RXI_NO_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data3_p'; 'RXI_SO_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data5_p'; 'RXI_NO_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data7_p'; 'RXI_SO_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data2_n'; 'RXI_NO_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_so_wr_wait_p'; 'TXI_SO_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data1_n'; 'RXI_SO_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data6_p'; 'RXI_NO_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_no_rd_wait_n'; 'RXO_NO_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data5_n'; 'RXI_NO_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data0_n'; 'TXO_SO_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_no_rd_wait_p'; 'RXO_NO_RD_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data3_n'; 'RXI_SO_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_no_wr_wait_p'; 'RXO_NO_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data0_n'; 'RXI_SO_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_so_wr_wait_n'; 'TXI_SO_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data3_p'; 'RXI_NO_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data5_n'; 'RXI_SO_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data4_n'; 'RXI_NO_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data5_p'; 'RXI_SO_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data1_n'; 'RXI_NO_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data4_n'; 'TXO_SO_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_p2'; 'DDR_DQS_P2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_lclk_n'; 'TXO_SO_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data7_n'; 'RXI_NO_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_p1'; 'DDR_DQS_P1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_lclk_n'; 'RXI_NO_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data4_p'; 'TXO_SO_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_n1'; 'DDR_DQS_N1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data3_n'; 'RXI_NO_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data2_n'; 'RXI_SO_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ps_clk33m'; 'PS_CLK33M'
RELATIVE_PROPAGATION_DELAY 'CONNECTOR2_MATCH:G:L:S:0.00 MIL:70.00 MIL:'; 'TXI_SO_RD_WAIT_P' 'RXI_SO_DATA4_N' 'RXI_SO_DATA2_N' 'TXO_SO_DATA4_P' 'TXO_SO_LCLK_N' 'TXO_SO_DATA4_N',
           'RXI_SO_DATA5_P' 'RXI_SO_DATA5_N' 'TXI_SO_WR_WAIT_N' 'RXI_SO_DATA0_N' 'RXI_SO_DATA3_N' 'TXO_SO_DATA0_N',
           'RXI_SO_DATA1_N' 'TXI_SO_WR_WAIT_P' 'RXI_SO_DATA7_P' 'RXI_SO_DATA3_P' 'RXI_SO_DATA7_N' 'RXI_SO_DATA6_N',
           'TXO_SO_DATA6_P' 'TXO_SO_DATA6_N' 'TXO_SO_DATA2_N' 'TXO_SO_DATA7_P' 'RXI_SO_DATA6_P' 'RXI_SO_DATA1_P',
           'RXI_SO_FRAME_N' 'RXI_SO_DATA2_P' 'RXI_SO_DATA0_P' 'RXO_SO_WR_WAIT_N' 'RXO_SO_RD_WAIT_P' 'RXI_SO_FRAME_P',
           'TXO_SO_DATA1_P' 'TXO_SO_DATA1_N' 'TXO_SO_DATA7_N' 'TXO_SO_DATA3_P' 'RXO_SO_WR_WAIT_P' 'TXO_SO_DATA3_N',
           'RXO_SO_RD_WAIT_N' 'RXI_SO_DATA4_P' 'TXO_SO_LCLK_P' 'RXI_SO_LCLK_N' 'TXO_SO_FRAME_N' 'TXO_SO_DATA0_P',
           'RXI_SO_LCLK_P' 'TXO_SO_DATA2_P' 'TXO_SO_FRAME_P' 'TXO_SO_DATA5_P' 'TXO_SO_DATA5_N' 'TXI_SO_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_so_rd_wait_p'; 'TXI_SO_RD_WAIT_P'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_0:G:L:S:::'; 'DDR_DQS_N0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_n0'; 'DDR_DQS_N0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data0_p'; 'RXI_NO_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_p3'; 'DDR_DQS_P3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data7_p'; 'RXI_NO_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_frame_n'; 'RXI_NO_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data2_p'; 'RXI_NO_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data0_n'; 'RXI_NO_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_frame_p'; 'RXI_NO_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq19'; 'DDR_DQ19'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_cclk_p'; 'RXI_CCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq4'; 'DDR_DQ4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_cclk_n'; 'RXI_CCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq5'; 'DDR_DQ5'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_frame_p'; 'TXO_NO_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq3'; 'DDR_DQ3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_xid3'; 'DSP_XID3'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_2:G:L:S:0.00 MIL:20.00 MIL:'; 'DDR_DQ18' 'DDR_DQ19' 'DDR_DQS_P2' 'DDR_DM2' 'DDR_DQ20' 'DDR_DQ23',
           'DDR_DQ17' 'DDR_DQ16' 'DDR_DQ21' 'DDR_DQ22'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq18'; 'DDR_DQ18'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_vsync'; 'HDMI_VSYNC'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_0:G:L:S:0.00 MIL:20.00 MIL:'; 'DDR_DQ7' 'DDR_DQ3' 'DDR_DQ5' 'DDR_DQ4' 'DDR_DQS_P0' 'DDR_DM0',
           'DDR_DQ1' 'DDR_DQ2' 'DDR_DQ0' 'DDR_DQ6'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq7'; 'DDR_DQ7'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_xid2'; 'DSP_XID2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data2_n'; 'TXO_NO_DATA2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq14'; 'DDR_DQ14'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_xid1'; 'DSP_XID1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data2_p'; 'TXO_NO_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq26'; 'DDR_DQ26'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data0_n'; 'TXO_NO_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data7_p'; 'TXO_NO_DATA7_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gnd'; 'GND'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\1p0v\'; '1P0V'
DIFFERENTIAL_PAIR 'VADC'; 'VADC_P' 'VADC_N'
DIFFERENTIAL_PAIR 'TXO_EA_DATA5'; 'TXO_EA_DATA5_N' 'TXO_EA_DATA5_P'
DIFFERENTIAL_PAIR 'TXO_EA_DATA2'; 'TXO_EA_DATA2_N' 'TXO_EA_DATA2_P'
DIFFERENTIAL_PAIR 'TXO_EA_DATA0'; 'TXO_EA_DATA0_N' 'TXO_EA_DATA0_P'
DIFFERENTIAL_PAIR 'RXI_EA_FRAME'; 'RXI_EA_FRAME_P' 'RXI_EA_FRAME_N'
DIFFERENTIAL_PAIR 'TXO_EA_DATA3'; 'TXO_EA_DATA3_N' 'TXO_EA_DATA3_P'
DIFFERENTIAL_PAIR 'TXI_EA_RD_WAIT'; 'TXI_EA_RD_WAIT_P' 'TXI_EA_RD_WAIT_N'
DIFFERENTIAL_PAIR 'RXO_EA_WR_WAIT'; 'RXO_EA_WR_WAIT_P' 'RXO_EA_WR_WAIT_N'
DIFFERENTIAL_PAIR 'TXI_EA_WR_WAIT'; 'TXI_EA_WR_WAIT_N' 'TXI_EA_WR_WAIT_P'
DIFFERENTIAL_PAIR 'TXO_EA_FRAME'; 'TXO_EA_FRAME_N' 'TXO_EA_FRAME_P'
DIFFERENTIAL_PAIR 'RXI_EA_DATA6'; 'RXI_EA_DATA6_N' 'RXI_EA_DATA6_P'
DIFFERENTIAL_PAIR 'GPIO22'; 'GPIO22_P' 'GPIO22_N'
DIFFERENTIAL_PAIR 'GPIO20'; 'GPIO20_N' 'GPIO20_P'
DIFFERENTIAL_PAIR 'GPIO18'; 'GPIO18_P' 'GPIO18_N'
DIFFERENTIAL_PAIR 'GPIO16'; 'GPIO16_P' 'GPIO16_N'
DIFFERENTIAL_PAIR 'GPIO14'; 'GPIO14_P' 'GPIO14_N'
DIFFERENTIAL_PAIR 'GPIO12'; 'GPIO12_N' 'GPIO12_P'
DIFFERENTIAL_PAIR 'GPIO10'; 'GPIO10_N' 'GPIO10_P'
DIFFERENTIAL_PAIR 'GPIO8'; 'GPIO8_N' 'GPIO8_P'
DIFFERENTIAL_PAIR 'GPIO6'; 'GPIO6_N' 'GPIO6_P'
DIFFERENTIAL_PAIR 'GPIO4'; 'GPIO4_N' 'GPIO4_P'
DIFFERENTIAL_PAIR 'GPIO2'; 'GPIO2_N' 'GPIO2_P'
DIFFERENTIAL_PAIR 'GPIO0'; 'GPIO0_P' 'GPIO0_N'
DIFFERENTIAL_PAIR 'TXI_NO_WR_WAIT'; 'TXI_NO_WR_WAIT_P' 'TXI_NO_WR_WAIT_N'
DIFFERENTIAL_PAIR 'PHY_MDI1'; 'PHY_MDI1N' 'PHY_MDI1P'
DIFFERENTIAL_PAIR 'PHY_MDI2'; 'PHY_MDI2N' 'PHY_MDI2P'
DIFFERENTIAL_PAIR 'PHY_MDI0'; 'PHY_MDI0N' 'PHY_MDI0P'
DIFFERENTIAL_PAIR 'PHY_MDI3'; 'PHY_MDI3P' 'PHY_MDI3N'
DIFFERENTIAL_PAIR 'HDMI_TX2'; 'HDMI_TX2_P' 'HDMI_TX2_N'
DIFFERENTIAL_PAIR 'HDMI_TXC'; 'HDMI_TXC_N' 'HDMI_TXC_P'
DIFFERENTIAL_PAIR 'HDMI_TX0'; 'HDMI_TX0_P' 'HDMI_TX0_N'
DIFFERENTIAL_PAIR 'TXO_SO_DATA5'; 'TXO_SO_DATA5_P' 'TXO_SO_DATA5_N'
DIFFERENTIAL_PAIR 'P1_USB_D'; 'P1_USB_DP' 'P1_USB_DN'
DIFFERENTIAL_PAIR 'TXO_SO_DATA3'; 'TXO_SO_DATA3_P' 'TXO_SO_DATA3_N'
DIFFERENTIAL_PAIR 'TXO_SO_DATA1'; 'TXO_SO_DATA1_P' 'TXO_SO_DATA1_N'
DIFFERENTIAL_PAIR 'TXO_SO_DATA6'; 'TXO_SO_DATA6_P' 'TXO_SO_DATA6_N'
DIFFERENTIAL_PAIR 'RXI_SO_DATA6'; 'RXI_SO_DATA6_N' 'RXI_SO_DATA6_P'
DIFFERENTIAL_PAIR 'RXI_SO_DATA5'; 'RXI_SO_DATA5_P' 'RXI_SO_DATA5_N'
DIFFERENTIAL_PAIR 'RXI_NO_DATA1'; 'RXI_NO_DATA1_P' 'RXI_NO_DATA1_N'
DIFFERENTIAL_PAIR 'RXI_SO_DATA4'; 'RXI_SO_DATA4_N' 'RXI_SO_DATA4_P'
DIFFERENTIAL_PAIR 'DDR_DQS3'; 'DDR_DQS_P3' 'DDR_DQS_N3'
DIFFERENTIAL_PAIR 'RXI_NO_DATA7'; 'RXI_NO_DATA7_P' 'RXI_NO_DATA7_N'
DIFFERENTIAL_PAIR 'TXO_NO_DATA5'; 'TXO_NO_DATA5_N' 'TXO_NO_DATA5_P'
DIFFERENTIAL_PAIR 'RXI_CCLK'; 'RXI_CCLK_N' 'RXI_CCLK_P'
DIFFERENTIAL_PAIR 'TXO_NO_DATA4'; 'TXO_NO_DATA4_P' 'TXO_NO_DATA4_N'
DIFFERENTIAL_PAIR 'TXO_NO_DATA2'; 'TXO_NO_DATA2_P' 'TXO_NO_DATA2_N'
DIFFERENTIAL_PAIR 'TXO_NO_LCLK'; 'TXO_NO_LCLK_P' 'TXO_NO_LCLK_N'
DIFFERENTIAL_PAIR 'TXO_NO_DATA0'; 'TXO_NO_DATA0_N' 'TXO_NO_DATA0_P'
DIFFERENTIAL_PAIR 'TXO_NO_DATA7'; 'TXO_NO_DATA7_P' 'TXO_NO_DATA7_N'
DIFFERENTIAL_PAIR 'TXI_NO_RD_WAIT'; 'TXI_NO_RD_WAIT_N' 'TXI_NO_RD_WAIT_P'
DIFFERENTIAL_PAIR 'TXO_NO_DATA3'; 'TXO_NO_DATA3_P' 'TXO_NO_DATA3_N'
DIFFERENTIAL_PAIR 'TXO_NO_FRAME'; 'TXO_NO_FRAME_P' 'TXO_NO_FRAME_N'
DIFFERENTIAL_PAIR 'TXO_NO_DATA6'; 'TXO_NO_DATA6_N' 'TXO_NO_DATA6_P'
DIFFERENTIAL_PAIR 'RXI_NO_FRAME'; 'RXI_NO_FRAME_P' 'RXI_NO_FRAME_N'
DIFFERENTIAL_PAIR 'RXI_NO_DATA0'; 'RXI_NO_DATA0_N' 'RXI_NO_DATA0_P'
DIFFERENTIAL_PAIR 'RXI_NO_DATA2'; 'RXI_NO_DATA2_P' 'RXI_NO_DATA2_N'
DIFFERENTIAL_PAIR 'DDR_DQS0'; 'DDR_DQS_N0' 'DDR_DQS_P0'
DIFFERENTIAL_PAIR 'RXI_NO_DATA6'; 'RXI_NO_DATA6_N' 'RXI_NO_DATA6_P'
DIFFERENTIAL_PAIR 'DDR_DQS2'; 'DDR_DQS_N2' 'DDR_DQS_P2'
DIFFERENTIAL_PAIR 'TXI_SO_RD_WAIT'; 'TXI_SO_RD_WAIT_P' 'TXI_SO_RD_WAIT_N'
DIFFERENTIAL_PAIR 'RXI_NO_DATA4'; 'RXI_NO_DATA4_P' 'RXI_NO_DATA4_N'
DIFFERENTIAL_PAIR 'RXI_SO_DATA2'; 'RXI_SO_DATA2_N' 'RXI_SO_DATA2_P'
DIFFERENTIAL_PAIR 'RXI_NO_DATA3'; 'RXI_NO_DATA3_N' 'RXI_NO_DATA3_P'
DIFFERENTIAL_PAIR 'DDR_DQS1'; 'DDR_DQS_N1' 'DDR_DQS_P1'
DIFFERENTIAL_PAIR 'TXO_SO_DATA4'; 'TXO_SO_DATA4_P' 'TXO_SO_DATA4_N'
DIFFERENTIAL_PAIR 'RXI_NO_LCLK'; 'RXI_NO_LCLK_N' 'RXI_NO_LCLK_P'
DIFFERENTIAL_PAIR 'TXO_SO_LCLK'; 'TXO_SO_LCLK_N' 'TXO_SO_LCLK_P'
DIFFERENTIAL_PAIR 'TXI_SO_WR_WAIT'; 'TXI_SO_WR_WAIT_N' 'TXI_SO_WR_WAIT_P'
DIFFERENTIAL_PAIR 'RXI_SO_DATA0'; 'RXI_SO_DATA0_N' 'RXI_SO_DATA0_P'
DIFFERENTIAL_PAIR 'RXO_NO_WR_WAIT'; 'RXO_NO_WR_WAIT_P' 'RXO_NO_WR_WAIT_N'
DIFFERENTIAL_PAIR 'RXI_SO_DATA3'; 'RXI_SO_DATA3_N' 'RXI_SO_DATA3_P'
DIFFERENTIAL_PAIR 'RXO_NO_RD_WAIT'; 'RXO_NO_RD_WAIT_P' 'RXO_NO_RD_WAIT_N'
DIFFERENTIAL_PAIR 'TXO_SO_DATA0'; 'TXO_SO_DATA0_N' 'TXO_SO_DATA0_P'
DIFFERENTIAL_PAIR 'RXI_NO_DATA5'; 'RXI_NO_DATA5_N' 'RXI_NO_DATA5_P'
DIFFERENTIAL_PAIR 'RXI_SO_DATA1'; 'RXI_SO_DATA1_N' 'RXI_SO_DATA1_P'
DIFFERENTIAL_PAIR 'RXI_SO_DATA7'; 'RXI_SO_DATA7_P' 'RXI_SO_DATA7_N'
DIFFERENTIAL_PAIR 'TXO_SO_DATA2'; 'TXO_SO_DATA2_N' 'TXO_SO_DATA2_P'
DIFFERENTIAL_PAIR 'TXO_SO_DATA7'; 'TXO_SO_DATA7_P' 'TXO_SO_DATA7_N'
DIFFERENTIAL_PAIR 'RXI_SO_FRAME'; 'RXI_SO_FRAME_N' 'RXI_SO_FRAME_P'
DIFFERENTIAL_PAIR 'DDR_CLK'; 'DDR_CLK_N' 'DDR_CLK_P'
DIFFERENTIAL_PAIR 'RXO_SO_WR_WAIT'; 'RXO_SO_WR_WAIT_N' 'RXO_SO_WR_WAIT_P'
DIFFERENTIAL_PAIR 'RXO_SO_RD_WAIT'; 'RXO_SO_RD_WAIT_P' 'RXO_SO_RD_WAIT_N'
DIFFERENTIAL_PAIR 'RXI_SO_LCLK'; 'RXI_SO_LCLK_N' 'RXI_SO_LCLK_P'
DIFFERENTIAL_PAIR 'TXO_SO_FRAME'; 'TXO_SO_FRAME_N' 'TXO_SO_FRAME_P'
DIFFERENTIAL_PAIR 'P0_USB_D'; 'P0_USB_DP' 'P0_USB_DN'
DIFFERENTIAL_PAIR 'HDMI_TX1'; 'HDMI_TX1_P' 'HDMI_TX1_N'
DIFFERENTIAL_PAIR 'TXO_NO_DATA1'; 'TXO_NO_DATA1_P' 'TXO_NO_DATA1_N'
DIFFERENTIAL_PAIR 'GPIO1'; 'GPIO1_P' 'GPIO1_N'
DIFFERENTIAL_PAIR 'GPIO3'; 'GPIO3_N' 'GPIO3_P'
DIFFERENTIAL_PAIR 'GPIO5'; 'GPIO5_P' 'GPIO5_N'
DIFFERENTIAL_PAIR 'GPIO7'; 'GPIO7_P' 'GPIO7_N'
DIFFERENTIAL_PAIR 'GPIO9'; 'GPIO9_N' 'GPIO9_P'
DIFFERENTIAL_PAIR 'GPIO11'; 'GPIO11_P' 'GPIO11_N'
DIFFERENTIAL_PAIR 'GPIO13'; 'GPIO13_P' 'GPIO13_N'
DIFFERENTIAL_PAIR 'GPIO15'; 'GPIO15_N' 'GPIO15_P'
DIFFERENTIAL_PAIR 'GPIO17'; 'GPIO17_P' 'GPIO17_N'
DIFFERENTIAL_PAIR 'GPIO19'; 'GPIO19_P' 'GPIO19_N'
DIFFERENTIAL_PAIR 'GPIO21'; 'GPIO21_N' 'GPIO21_P'
DIFFERENTIAL_PAIR 'GPIO23'; 'GPIO23_N' 'GPIO23_P'
DIFFERENTIAL_PAIR 'TXO_EA_LCLK'; 'TXO_EA_LCLK_P' 'TXO_EA_LCLK_N'
DIFFERENTIAL_PAIR 'RXI_EA_DATA5'; 'RXI_EA_DATA5_N' 'RXI_EA_DATA5_P'
DIFFERENTIAL_PAIR 'RXI_EA_DATA0'; 'RXI_EA_DATA0_P' 'RXI_EA_DATA0_N'
DIFFERENTIAL_PAIR 'RXI_EA_DATA7'; 'RXI_EA_DATA7_N' 'RXI_EA_DATA7_P'
DIFFERENTIAL_PAIR 'RXO_EA_RD_WAIT'; 'RXO_EA_RD_WAIT_P' 'RXO_EA_RD_WAIT_N'
DIFFERENTIAL_PAIR 'TXO_EA_DATA7'; 'TXO_EA_DATA7_N' 'TXO_EA_DATA7_P'
DIFFERENTIAL_PAIR 'RXI_EA_DATA1'; 'RXI_EA_DATA1_N' 'RXI_EA_DATA1_P'
DIFFERENTIAL_PAIR 'TXO_EA_DATA1'; 'TXO_EA_DATA1_P' 'TXO_EA_DATA1_N'
DIFFERENTIAL_PAIR 'RXI_EA_DATA2'; 'RXI_EA_DATA2_N' 'RXI_EA_DATA2_P'
DIFFERENTIAL_PAIR 'RXI_EA_DATA3'; 'RXI_EA_DATA3_P' 'RXI_EA_DATA3_N'
DIFFERENTIAL_PAIR 'RXI_EA_DATA4'; 'RXI_EA_DATA4_N' 'RXI_EA_DATA4_P'
DIFFERENTIAL_PAIR 'TXO_EA_DATA4'; 'TXO_EA_DATA4_N' 'TXO_EA_DATA4_P'
DIFFERENTIAL_PAIR 'TXO_EA_DATA6'; 'TXO_EA_DATA6_N' 'TXO_EA_DATA6_P'
DIFFERENTIAL_PAIR 'RXI_EA_LCLK'; 'RXI_EA_LCLK_P' 'RXI_EA_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\2p5v\'; '2P5V'
PHYSICAL_CONSTRAINT_SET 'PWR_GND'; '2P5V' '3P3V' '1P0V' '1P8V' 'GND' 'VDD_ADJ',
           'HDMI_DVDD' 'AVDDC_18' 'AVDD_18' '1P35V' 'HDMI_AVDD' 'P0_VBUS',
           '1P0V_FLTR_PHY' 'VDD_DSP' 'USB_VBUS' '1P8V_FLTR_PHY' '5P0V_IN' 'SYS_5P0V',
           '5P0V' 'HDMI_BGVDD' 'HDMI_5V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\3p3v\'; '3P3V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\1p8v\'; '1P8V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):board_reset_l'; 'BOARD_RESET_L'
DIFFP_UNCOUPLED_LENGTH '500 MIL'; 'TXI_NO_RD_WAIT_N' 'TXO_NO_DATA7_P' 'TXO_NO_DATA0_N' 'TXO_NO_LCLK_P' 'TXO_NO_DATA2_P' 'TXO_NO_DATA4_P',
           'TXO_NO_DATA2_N' 'TXO_NO_DATA4_N' 'TXO_NO_LCLK_N' 'TXO_NO_DATA3_P' 'TXO_NO_FRAME_P' 'TXO_NO_DATA3_N',
           'RXI_CCLK_N' 'TXO_NO_DATA5_N' 'RXI_CCLK_P' 'TXO_NO_DATA6_N' 'RXI_NO_FRAME_P' 'RXI_NO_DATA0_N',
           'RXI_NO_DATA2_P' 'RXI_NO_FRAME_N' 'RXI_NO_DATA7_P' 'DDR_DQS_P3' 'RXI_NO_DATA0_P' 'DDR_DQS_N0',
           'RXI_NO_DATA6_N' 'DDR_DQS_N2' 'TXI_SO_RD_WAIT_P' 'RXI_NO_DATA4_P' 'DDR_DQS_P0' 'RXI_SO_DATA4_N',
           'RXI_NO_DATA1_P' 'DDR_DQS_N3' 'RXI_SO_DATA2_N' 'RXI_NO_DATA3_N' 'DDR_DQS_N1' 'TXO_SO_DATA4_P',
           'RXI_NO_LCLK_N' 'DDR_DQS_P1' 'RXI_NO_DATA7_N' 'TXO_SO_LCLK_N' 'DDR_DQS_P2' 'TXO_SO_DATA4_N',
           'RXI_NO_DATA1_N' 'RXI_SO_DATA5_P' 'RXI_NO_DATA4_N' 'RXI_SO_DATA5_N' 'RXI_NO_DATA3_P' 'TXI_SO_WR_WAIT_N',
           'RXI_SO_DATA0_N' 'RXO_NO_WR_WAIT_P' 'RXI_SO_DATA3_N' 'RXO_NO_RD_WAIT_P' 'TXO_SO_DATA0_N' 'RXI_NO_DATA5_N',
           'RXO_NO_RD_WAIT_N' 'RXI_NO_DATA6_P' 'RXI_SO_DATA1_N' 'TXI_SO_WR_WAIT_P' 'RXI_NO_DATA2_N' 'RXI_SO_DATA7_P',
           'RXI_NO_DATA5_P' 'RXI_SO_DATA3_P' 'RXI_NO_LCLK_P' 'RXO_NO_WR_WAIT_N' 'RXI_SO_DATA7_N' 'RXI_SO_DATA6_N',
           'TXO_SO_DATA6_P' 'TXO_SO_DATA6_N' 'TXO_SO_DATA2_N' 'TXO_SO_DATA7_P' 'RXI_SO_DATA6_P' 'RXI_SO_DATA1_P',
           'RXI_SO_FRAME_N' 'RXI_SO_DATA2_P' 'RXI_SO_DATA0_P' 'DDR_CLK_N' 'RXO_SO_WR_WAIT_N' 'RXO_SO_RD_WAIT_P',
           'RXI_SO_FRAME_P' 'TXO_SO_DATA1_P' 'TXO_SO_DATA1_N' 'TXO_SO_DATA7_N' 'TXO_SO_DATA3_P' 'RXO_SO_WR_WAIT_P',
           'TXO_SO_DATA3_N' 'RXO_SO_RD_WAIT_N' 'RXI_SO_DATA4_P' 'TXO_SO_LCLK_P' 'RXI_SO_LCLK_N' 'TXO_SO_FRAME_N',
           'TXO_SO_DATA0_P' 'RXI_SO_LCLK_P' 'TXO_SO_DATA2_P' 'P1_USB_DP' 'TXO_SO_FRAME_P' 'P1_USB_DN',
           'TXO_SO_DATA5_P' 'TXO_SO_DATA5_N' 'TXI_SO_RD_WAIT_N' 'DDR_CLK_P' 'P0_USB_DP' 'P0_USB_DN',
           'HDMI_TX0_P' 'HDMI_TXC_N' 'HDMI_TX2_P' 'HDMI_TX2_N' 'HDMI_TX1_P' 'HDMI_TX1_N',
           'HDMI_TXC_P' 'HDMI_TX0_N' 'PHY_MDI3P' 'PHY_MDI0N' 'PHY_MDI2N' 'PHY_MDI2P',
           'PHY_MDI0P' 'PHY_MDI1N' 'TXI_NO_RD_WAIT_P' 'PHY_MDI1P' 'TXO_NO_DATA5_P' 'PHY_MDI3N',
           'TXO_NO_DATA7_N' 'TXO_NO_DATA0_P' 'TXO_NO_FRAME_N' 'TXO_NO_DATA6_P' 'TXO_NO_DATA1_P' 'TXO_NO_DATA1_N',
           'GPIO0_P' 'GPIO0_N' 'GPIO1_P' 'GPIO1_N' 'GPIO2_N' 'GPIO2_P',
           'GPIO3_N' 'GPIO3_P' 'GPIO4_N' 'GPIO4_P' 'GPIO5_P' 'GPIO5_N',
           'GPIO6_N' 'GPIO6_P' 'GPIO7_P' 'GPIO7_N' 'GPIO8_N' 'GPIO8_P',
           'GPIO9_N' 'GPIO9_P' 'GPIO10_N' 'GPIO10_P' 'GPIO11_P' 'GPIO11_N',
           'GPIO12_N' 'GPIO12_P' 'GPIO13_P' 'GPIO13_N' 'GPIO14_P' 'GPIO14_N',
           'GPIO15_N' 'GPIO15_P' 'GPIO16_P' 'GPIO16_N' 'GPIO17_P' 'GPIO17_N',
           'GPIO18_P' 'GPIO18_N' 'GPIO19_P' 'GPIO19_N' 'GPIO20_N' 'GPIO20_P',
           'GPIO21_N' 'GPIO21_P' 'GPIO22_P' 'GPIO22_N' 'GPIO23_N' 'GPIO23_P',
           'RXI_EA_DATA6_N' 'TXO_EA_FRAME_N' 'TXI_EA_WR_WAIT_N' 'RXO_EA_WR_WAIT_P' 'TXI_EA_RD_WAIT_P' 'TXI_EA_RD_WAIT_N',
           'TXO_EA_LCLK_P' 'RXI_EA_DATA5_N' 'RXI_EA_DATA0_P' 'RXI_EA_DATA7_N' 'RXI_EA_DATA5_P' 'TXO_EA_DATA3_N',
           'TXO_EA_DATA3_P' 'TXO_EA_LCLK_N' 'TXI_EA_WR_WAIT_P' 'RXI_EA_DATA6_P' 'RXI_EA_FRAME_P' 'RXO_EA_WR_WAIT_N',
           'RXO_EA_RD_WAIT_P' 'TXO_EA_DATA7_N' 'TXO_EA_DATA7_P' 'TXO_EA_FRAME_P' 'RXI_EA_DATA1_N' 'RXO_EA_RD_WAIT_N',
           'RXI_EA_DATA0_N' 'RXI_EA_FRAME_N' 'RXI_EA_DATA1_P' 'RXI_EA_DATA7_P' 'TXO_EA_DATA0_N' 'TXO_EA_DATA0_P',
           'TXO_EA_DATA1_P' 'TXO_EA_DATA1_N' 'TXO_EA_DATA2_N' 'TXO_EA_DATA2_P' 'RXI_EA_DATA2_N' 'RXI_EA_DATA3_P',
           'RXI_EA_DATA4_N' 'TXO_EA_DATA4_N' 'TXO_EA_DATA4_P' 'TXO_EA_DATA5_N' 'TXO_EA_DATA5_P' 'TXO_EA_DATA6_N',
           'TXO_EA_DATA6_P' 'RXI_EA_DATA2_P' 'RXI_EA_DATA4_P' 'RXI_EA_DATA3_N' 'RXI_EA_LCLK_P' 'RXI_EA_LCLK_N',
           'VADC_P' 'VADC_N'
DIFFP_PHASE_TOL '20 mil'; 'TXI_NO_RD_WAIT_N' 'TXO_NO_DATA7_P' 'TXO_NO_DATA0_N' 'TXO_NO_LCLK_P' 'TXO_NO_DATA2_P' 'TXO_NO_DATA4_P',
           'TXO_NO_DATA2_N' 'TXO_NO_DATA4_N' 'TXO_NO_LCLK_N' 'TXO_NO_DATA3_P' 'TXO_NO_FRAME_P' 'TXO_NO_DATA3_N',
           'RXI_CCLK_N' 'TXO_NO_DATA5_N' 'RXI_CCLK_P' 'TXO_NO_DATA6_N' 'RXI_NO_FRAME_P' 'RXI_NO_DATA0_N',
           'RXI_NO_DATA2_P' 'RXI_NO_FRAME_N' 'RXI_NO_DATA7_P' 'DDR_DQS_P3' 'RXI_NO_DATA0_P' 'DDR_DQS_N0',
           'RXI_NO_DATA6_N' 'DDR_DQS_N2' 'TXI_SO_RD_WAIT_P' 'RXI_NO_DATA4_P' 'DDR_DQS_P0' 'RXI_SO_DATA4_N',
           'RXI_NO_DATA1_P' 'DDR_DQS_N3' 'RXI_SO_DATA2_N' 'RXI_NO_DATA3_N' 'DDR_DQS_N1' 'TXO_SO_DATA4_P',
           'RXI_NO_LCLK_N' 'DDR_DQS_P1' 'RXI_NO_DATA7_N' 'TXO_SO_LCLK_N' 'DDR_DQS_P2' 'TXO_SO_DATA4_N',
           'RXI_NO_DATA1_N' 'RXI_SO_DATA5_P' 'RXI_NO_DATA4_N' 'RXI_SO_DATA5_N' 'RXI_NO_DATA3_P' 'TXI_SO_WR_WAIT_N',
           'RXI_SO_DATA0_N' 'RXO_NO_WR_WAIT_P' 'RXI_SO_DATA3_N' 'RXO_NO_RD_WAIT_P' 'TXO_SO_DATA0_N' 'RXI_NO_DATA5_N',
           'RXO_NO_RD_WAIT_N' 'RXI_NO_DATA6_P' 'RXI_SO_DATA1_N' 'TXI_SO_WR_WAIT_P' 'RXI_NO_DATA2_N' 'RXI_SO_DATA7_P',
           'RXI_NO_DATA5_P' 'RXI_SO_DATA3_P' 'RXI_NO_LCLK_P' 'RXO_NO_WR_WAIT_N' 'RXI_SO_DATA7_N' 'RXI_SO_DATA6_N',
           'TXO_SO_DATA6_P' 'TXO_SO_DATA6_N' 'TXO_SO_DATA2_N' 'TXO_SO_DATA7_P' 'RXI_SO_DATA6_P' 'RXI_SO_DATA1_P',
           'RXI_SO_FRAME_N' 'RXI_SO_DATA2_P' 'RXI_SO_DATA0_P' 'DDR_CLK_N' 'RXO_SO_WR_WAIT_N' 'RXO_SO_RD_WAIT_P',
           'RXI_SO_FRAME_P' 'TXO_SO_DATA1_P' 'TXO_SO_DATA1_N' 'TXO_SO_DATA7_N' 'TXO_SO_DATA3_P' 'RXO_SO_WR_WAIT_P',
           'TXO_SO_DATA3_N' 'RXO_SO_RD_WAIT_N' 'RXI_SO_DATA4_P' 'TXO_SO_LCLK_P' 'RXI_SO_LCLK_N' 'TXO_SO_DATA0_P',
           'RXI_SO_LCLK_P' 'TXO_SO_DATA2_P' 'P1_USB_DP' 'P1_USB_DN' 'TXO_SO_DATA5_P' 'TXO_SO_DATA5_N',
           'TXI_SO_RD_WAIT_N' 'DDR_CLK_P' 'P0_USB_DP' 'P0_USB_DN' 'HDMI_TX0_P' 'HDMI_TXC_N',
           'HDMI_TX2_P' 'HDMI_TX2_N' 'HDMI_TX1_P' 'HDMI_TX1_N' 'HDMI_TXC_P' 'HDMI_TX0_N',
           'PHY_MDI3P' 'PHY_MDI0N' 'PHY_MDI2N' 'PHY_MDI2P' 'PHY_MDI0P' 'PHY_MDI1N',
           'TXI_NO_RD_WAIT_P' 'PHY_MDI1P' 'TXO_NO_DATA5_P' 'PHY_MDI3N' 'TXO_NO_DATA7_N' 'TXO_NO_DATA0_P',
           'TXO_NO_FRAME_N' 'TXO_NO_DATA6_P' 'TXO_NO_DATA1_P' 'TXO_NO_DATA1_N' 'GPIO0_P' 'GPIO0_N',
           'GPIO1_P' 'GPIO1_N' 'GPIO2_N' 'GPIO2_P' 'GPIO3_N' 'GPIO3_P',
           'GPIO4_N' 'GPIO4_P' 'GPIO5_P' 'GPIO5_N' 'GPIO6_N' 'GPIO6_P',
           'GPIO7_P' 'GPIO7_N' 'GPIO8_N' 'GPIO8_P' 'GPIO9_N' 'GPIO9_P',
           'GPIO10_N' 'GPIO10_P' 'GPIO11_P' 'GPIO11_N' 'GPIO12_N' 'GPIO12_P',
           'GPIO13_P' 'GPIO13_N' 'GPIO14_P' 'GPIO14_N' 'GPIO15_N' 'GPIO15_P',
           'GPIO16_P' 'GPIO16_N' 'GPIO17_P' 'GPIO17_N' 'GPIO18_P' 'GPIO18_N',
           'GPIO19_P' 'GPIO19_N' 'GPIO20_N' 'GPIO20_P' 'GPIO21_N' 'GPIO21_P',
           'GPIO22_P' 'GPIO22_N' 'GPIO23_N' 'GPIO23_P' 'RXI_EA_DATA6_N' 'TXO_EA_FRAME_N',
           'TXI_EA_WR_WAIT_N' 'RXO_EA_WR_WAIT_P' 'TXI_EA_RD_WAIT_P' 'TXI_EA_RD_WAIT_N' 'TXO_EA_LCLK_P' 'RXI_EA_DATA5_N',
           'RXI_EA_DATA0_P' 'RXI_EA_DATA7_N' 'RXI_EA_DATA5_P' 'TXO_EA_DATA3_N' 'TXO_EA_DATA3_P' 'TXO_EA_LCLK_N',
           'TXI_EA_WR_WAIT_P' 'RXI_EA_DATA6_P' 'RXI_EA_FRAME_P' 'RXO_EA_WR_WAIT_N' 'RXO_EA_RD_WAIT_P' 'TXO_EA_DATA7_N',
           'TXO_EA_DATA7_P' 'TXO_EA_FRAME_P' 'RXI_EA_DATA1_N' 'RXO_EA_RD_WAIT_N' 'RXI_EA_DATA0_N' 'RXI_EA_FRAME_N',
           'RXI_EA_DATA1_P' 'RXI_EA_DATA7_P' 'TXO_EA_DATA0_N' 'TXO_EA_DATA0_P' 'TXO_EA_DATA1_P' 'TXO_EA_DATA1_N',
           'TXO_EA_DATA2_N' 'TXO_EA_DATA2_P' 'RXI_EA_DATA2_N' 'RXI_EA_DATA3_P' 'RXI_EA_DATA4_N' 'TXO_EA_DATA4_N',
           'TXO_EA_DATA4_P' 'TXO_EA_DATA5_N' 'TXO_EA_DATA5_P' 'TXO_EA_DATA6_N' 'TXO_EA_DATA6_P' 'RXI_EA_DATA2_P',
           'RXI_EA_DATA4_P' 'RXI_EA_DATA3_N' 'RXI_EA_LCLK_P' 'RXI_EA_LCLK_N' 'VADC_P' 'VADC_N'
DIFFP_GATHER_CONTROL 'INCLUDE'; 'TXI_NO_RD_WAIT_N' 'TXO_NO_DATA7_P' 'TXO_NO_DATA0_N' 'TXO_NO_LCLK_P' 'TXO_NO_DATA2_P' 'TXO_NO_DATA4_P',
           'TXO_NO_DATA2_N' 'TXO_NO_DATA4_N' 'TXO_NO_LCLK_N' 'TXO_NO_DATA3_P' 'TXO_NO_FRAME_P' 'TXO_NO_DATA3_N',
           'RXI_CCLK_N' 'TXO_NO_DATA5_N' 'RXI_CCLK_P' 'TXO_NO_DATA6_N' 'RXI_NO_FRAME_P' 'RXI_NO_DATA0_N',
           'RXI_NO_DATA2_P' 'RXI_NO_FRAME_N' 'RXI_NO_DATA7_P' 'DDR_DQS_P3' 'RXI_NO_DATA0_P' 'DDR_DQS_N0',
           'RXI_NO_DATA6_N' 'DDR_DQS_N2' 'TXI_SO_RD_WAIT_P' 'RXI_NO_DATA4_P' 'DDR_DQS_P0' 'RXI_SO_DATA4_N',
           'RXI_NO_DATA1_P' 'DDR_DQS_N3' 'RXI_SO_DATA2_N' 'RXI_NO_DATA3_N' 'DDR_DQS_N1' 'TXO_SO_DATA4_P',
           'RXI_NO_LCLK_N' 'DDR_DQS_P1' 'RXI_NO_DATA7_N' 'TXO_SO_LCLK_N' 'DDR_DQS_P2' 'TXO_SO_DATA4_N',
           'RXI_NO_DATA1_N' 'RXI_SO_DATA5_P' 'RXI_NO_DATA4_N' 'RXI_SO_DATA5_N' 'RXI_NO_DATA3_P' 'TXI_SO_WR_WAIT_N',
           'RXI_SO_DATA0_N' 'RXO_NO_WR_WAIT_P' 'RXI_SO_DATA3_N' 'RXO_NO_RD_WAIT_P' 'TXO_SO_DATA0_N' 'RXI_NO_DATA5_N',
           'RXO_NO_RD_WAIT_N' 'RXI_NO_DATA6_P' 'RXI_SO_DATA1_N' 'TXI_SO_WR_WAIT_P' 'RXI_NO_DATA2_N' 'RXI_SO_DATA7_P',
           'RXI_NO_DATA5_P' 'RXI_SO_DATA3_P' 'RXI_NO_LCLK_P' 'RXO_NO_WR_WAIT_N' 'RXI_SO_DATA7_N' 'RXI_SO_DATA6_N',
           'TXO_SO_DATA6_P' 'TXO_SO_DATA6_N' 'TXO_SO_DATA2_N' 'TXO_SO_DATA7_P' 'RXI_SO_DATA6_P' 'RXI_SO_DATA1_P',
           'RXI_SO_FRAME_N' 'RXI_SO_DATA2_P' 'RXI_SO_DATA0_P' 'DDR_CLK_N' 'RXO_SO_WR_WAIT_N' 'RXO_SO_RD_WAIT_P',
           'RXI_SO_FRAME_P' 'TXO_SO_DATA1_P' 'TXO_SO_DATA1_N' 'TXO_SO_DATA7_N' 'TXO_SO_DATA3_P' 'RXO_SO_WR_WAIT_P',
           'TXO_SO_DATA3_N' 'RXO_SO_RD_WAIT_N' 'RXI_SO_DATA4_P' 'TXO_SO_LCLK_P' 'RXI_SO_LCLK_N' 'TXO_SO_FRAME_N',
           'TXO_SO_DATA0_P' 'RXI_SO_LCLK_P' 'TXO_SO_DATA2_P' 'P1_USB_DP' 'TXO_SO_FRAME_P' 'P1_USB_DN',
           'TXO_SO_DATA5_P' 'TXO_SO_DATA5_N' 'TXI_SO_RD_WAIT_N' 'DDR_CLK_P' 'P0_USB_DP' 'P0_USB_DN',
           'HDMI_TX0_P' 'HDMI_TXC_N' 'HDMI_TX2_P' 'HDMI_TX2_N' 'HDMI_TX1_P' 'HDMI_TX1_N',
           'HDMI_TXC_P' 'HDMI_TX0_N' 'PHY_MDI3P' 'PHY_MDI0N' 'PHY_MDI2N' 'PHY_MDI2P',
           'PHY_MDI0P' 'PHY_MDI1N' 'TXI_NO_RD_WAIT_P' 'PHY_MDI1P' 'TXI_NO_WR_WAIT_P' 'TXO_NO_DATA5_P',
           'PHY_MDI3N' 'TXO_NO_DATA7_N' 'TXO_NO_DATA0_P' 'TXI_NO_WR_WAIT_N' 'TXO_NO_FRAME_N' 'TXO_NO_DATA6_P',
           'TXO_NO_DATA1_P' 'TXO_NO_DATA1_N' 'GPIO0_P' 'GPIO0_N' 'GPIO1_P' 'GPIO1_N',
           'GPIO2_N' 'GPIO2_P' 'GPIO3_N' 'GPIO3_P' 'GPIO4_N' 'GPIO4_P',
           'GPIO5_P' 'GPIO5_N' 'GPIO6_N' 'GPIO6_P' 'GPIO7_P' 'GPIO7_N',
           'GPIO8_N' 'GPIO8_P' 'GPIO9_N' 'GPIO9_P' 'GPIO10_N' 'GPIO10_P',
           'GPIO11_P' 'GPIO11_N' 'GPIO12_N' 'GPIO12_P' 'GPIO13_P' 'GPIO13_N',
           'GPIO14_P' 'GPIO14_N' 'GPIO15_N' 'GPIO15_P' 'GPIO16_P' 'GPIO16_N',
           'GPIO17_P' 'GPIO17_N' 'GPIO18_P' 'GPIO18_N' 'GPIO19_P' 'GPIO19_N',
           'GPIO20_N' 'GPIO20_P' 'GPIO21_N' 'GPIO21_P' 'GPIO22_P' 'GPIO22_N',
           'GPIO23_N' 'GPIO23_P' 'RXI_EA_DATA6_N' 'TXO_EA_FRAME_N' 'TXI_EA_WR_WAIT_N' 'RXO_EA_WR_WAIT_P',
           'TXI_EA_RD_WAIT_P' 'TXI_EA_RD_WAIT_N' 'TXO_EA_LCLK_P' 'RXI_EA_DATA5_N' 'RXI_EA_DATA0_P' 'RXI_EA_DATA7_N',
           'RXI_EA_DATA5_P' 'TXO_EA_DATA3_N' 'TXO_EA_DATA3_P' 'TXO_EA_LCLK_N' 'TXI_EA_WR_WAIT_P' 'RXI_EA_DATA6_P',
           'RXI_EA_FRAME_P' 'RXO_EA_WR_WAIT_N' 'RXO_EA_RD_WAIT_P' 'TXO_EA_DATA7_N' 'TXO_EA_DATA7_P' 'TXO_EA_FRAME_P',
           'RXI_EA_DATA1_N' 'RXO_EA_RD_WAIT_N' 'RXI_EA_DATA0_N' 'RXI_EA_FRAME_N' 'RXI_EA_DATA1_P' 'RXI_EA_DATA7_P',
           'TXO_EA_DATA0_N' 'TXO_EA_DATA0_P' 'TXO_EA_DATA1_P' 'TXO_EA_DATA1_N' 'TXO_EA_DATA2_N' 'TXO_EA_DATA2_P',
           'RXI_EA_DATA2_N' 'RXI_EA_DATA3_P' 'RXI_EA_DATA4_N' 'TXO_EA_DATA4_N' 'TXO_EA_DATA4_P' 'TXO_EA_DATA5_N',
           'TXO_EA_DATA5_P' 'TXO_EA_DATA6_N' 'TXO_EA_DATA6_P' 'RXI_EA_DATA2_P' 'RXI_EA_DATA4_P' 'RXI_EA_DATA3_N',
           'RXI_EA_LCLK_P' 'RXI_EA_LCLK_N' 'VADC_P' 'VADC_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_no_rd_wait_n'; 'TXI_NO_RD_WAIT_N'
RELATIVE_PROPAGATION_DELAY 'CONNECTOR1_MATCH:G:L:S:0.00 MIL:70.00 MIL:'; 'TXI_NO_RD_WAIT_N' 'TXO_NO_DATA7_P' 'TXO_NO_DATA0_N' 'TXO_NO_LCLK_P' 'TXO_NO_DATA2_P' 'TXO_NO_DATA4_P',
           'TXO_NO_DATA2_N' 'TXO_NO_DATA4_N' 'TXO_NO_LCLK_N' 'TXO_NO_DATA3_P' 'TXO_NO_FRAME_P' 'TXO_NO_DATA3_N',
           'TXO_NO_DATA5_N' 'TXO_NO_DATA6_N' 'RXI_NO_FRAME_P' 'RXI_NO_DATA0_N' 'RXI_NO_DATA2_P' 'RXI_NO_FRAME_N',
           'RXI_NO_DATA7_P' 'RXI_NO_DATA0_P' 'RXI_NO_DATA6_N' 'RXI_NO_DATA4_P' 'RXI_NO_DATA1_P' 'RXI_NO_DATA3_N',
           'RXI_NO_LCLK_N' 'RXI_NO_DATA7_N' 'RXI_NO_DATA1_N' 'RXI_NO_DATA4_N' 'RXI_NO_DATA3_P' 'RXO_NO_WR_WAIT_P',
           'RXO_NO_RD_WAIT_P' 'RXI_NO_DATA5_N' 'RXO_NO_RD_WAIT_N' 'RXI_NO_DATA6_P' 'RXI_NO_DATA2_N' 'RXI_NO_DATA5_P',
           'RXI_NO_LCLK_P' 'RXO_NO_WR_WAIT_N' 'TXI_NO_RD_WAIT_P' 'TXI_NO_WR_WAIT_P' 'TXO_NO_DATA5_P' 'TXO_NO_DATA7_N',
           'TXO_NO_DATA0_P' 'TXI_NO_WR_WAIT_N' 'TXO_NO_FRAME_N' 'TXO_NO_DATA6_P' 'TXO_NO_DATA1_P' 'TXO_NO_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq27'; 'DDR_DQ27'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_3:G:L:S:0.00 MIL:20.00 MIL:'; 'DDR_DQ27' 'DDR_DQ30' 'DDR_DQ26' 'DDR_DQS_P3' 'DDR_DM3' 'DDR_DQ28',
           'DDR_DQ31' 'DDR_DQ25' 'DDR_DQ29' 'DDR_DQ24'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq8'; 'DDR_DQ8'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_1:G:L:S:0.00 MIL:20.00 MIL:'; 'DDR_DQ8' 'DDR_DQ9' 'DDR_DQ14' 'DDR_DQ10' 'DDR_DQ15' 'DDR_DQS_N1',
           'DDR_DQS_P1' 'DDR_DM1' 'DDR_DQ11' 'DDR_DQ12' 'DDR_DQ13'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq30'; 'DDR_DQ30'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_lclk_p'; 'TXO_NO_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq9'; 'DDR_DQ9'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data4_p'; 'TXO_NO_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq10'; 'DDR_DQ10'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data4_n'; 'TXO_NO_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_lclk_n'; 'TXO_NO_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data3_p'; 'TXO_NO_DATA3_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq15'; 'DDR_DQ15'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data3_n'; 'TXO_NO_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data5_n'; 'TXO_NO_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data6_n'; 'TXO_NO_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_hpd'; 'HDMI_HPD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_cec'; 'HDMI_CEC'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):zynq_vccpll'; 'ZYNQ_VCCPLL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddc_scl'; 'DDC_SCL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddc_sda'; 'DDC_SDA'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_reset_l'; 'DSP_RESET_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):i2c_scl'; 'I2C_SCL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22414199'; 'N22414199'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):i2c_sda'; 'I2C_SDA'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_hsync'; 'HDMI_HSYNC'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_de'; 'HDMI_DE'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_cnfg'; 'PHY_CNFG'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20937479'; 'N20937479'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):mio_vref_501'; 'MIO_VREF_501'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data6_n'; 'RXI_NO_DATA6_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_n2'; 'DDR_DQS_N2'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_2:G:L:S:::'; 'DDR_DQS_N2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data4_p'; 'RXI_NO_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_p0'; 'DDR_DQS_P0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_so_data4_n'; 'RXI_SO_DATA4_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_no_data1_p'; 'RXI_NO_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dqs_n3'; 'DDR_DQS_N3'
RELATIVE_PROPAGATION_DELAY 'DDR_DATA_3:G:L:S:::'; 'DDR_DQS_N3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ps_por_l'; 'PS_POR_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21001971'; 'N21001971'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21002298'; 'N21002298'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21123971'; 'N21123971'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21123446'; 'N21123446'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21090237'; 'N21090237'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21090233'; 'N21090233'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21089768'; 'N21089768'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n24967627'; 'N24967627'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n24971917'; 'N24971917'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a6'; 'DDR_A6'
RELATIVE_PROPAGATION_DELAY 'DDR_ADDR_MATCH:G:L:S:0.00 MIL:25.00 MIL:'; 'DDR_A6' 'DDR_RAS_L' 'DDR_A4' 'DDR_A14' 'DDR_BA2' 'DDR_BA1',
           'DDR_A10' 'DDR_A9' 'DDR_WE_L' 'DDR_ODT' 'DDR_A11' 'DDR_A8',
           'DDR_A7' 'DDR_A3' 'DDR_A13' 'DDR_A5' 'DDR_CKE' 'DDR_A2',
           'DDR_CS_L' 'DDR_A12' 'DDR_CAS_L' 'DDR_BA0' 'DDR_A1' 'DDR3_A13',
           'DDR3_A8' 'DDR3_A4' 'DDR3_A7' 'DDR3_A12' 'DDR3_A10' 'DDR3_A5',
           'DDR3_A9' 'DDR3_A11' 'DDR3_A6' 'DDR3_A2' 'DDR3_A1' 'DDR3_A3',
           'DDR3_A14' 'DDR3_BA2' 'DDR3_BA1' 'DDR3_BA0' 'DDR3_WE_L' 'DDR3_CAS_L',
           'DDR3_RAS_L' 'DDR3_ODT' 'DDR3_CS_L' 'DDR3_CKE'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dm0'; 'DDR_DM0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21123919'; 'N21123919'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_rst_l'; 'DDR_RST_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_flag'; 'DSP_FLAG'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_so_wr_wait_n'; 'RXO_SO_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21274157'; 'N21274157'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a14'; 'DDR_A14'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_ba2'; 'DDR_BA2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data1_n'; 'TXO_SO_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a0'; 'DDR_A0'
RELATIVE_PROPAGATION_DELAY 'DDR_ADDR_MATCH:G:L:S:::'; 'DDR_A0' 'DDR3_A0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a10'; 'DDR_A10'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_so_wr_wait_p'; 'RXO_SO_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_we_l'; 'DDR_WE_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_so_rd_wait_n'; 'RXO_SO_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_yid2'; 'DSP_YID2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_odt'; 'DDR_ODT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_lclk_p'; 'TXO_SO_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_yid0'; 'DSP_YID0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a8'; 'DDR_A8'
DIFFP_PHASE_TOL '40 mil'; 'TXO_SO_FRAME_N' 'TXO_SO_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dm2'; 'DDR_DM2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data0_p'; 'TXO_SO_DATA0_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_yid1'; 'DSP_YID1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a3'; 'DDR_A3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data2_p'; 'TXO_SO_DATA2_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_dp'; 'P1_USB_DP'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a13'; 'DDR_A13'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_frame_p'; 'TXO_SO_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_dn'; 'P1_USB_DN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a5'; 'DDR_A5'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_so_data5_p'; 'TXO_SO_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_a2'; 'DDR_A2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21274148'; 'N21274148'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_cs_l'; 'DDR_CS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):avddc_18'; 'AVDDC_18'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_vref'; 'DDR_VREF'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_ba0'; 'DDR_BA0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dm3'; 'DDR_DM3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21356725'; 'N21356725'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\1p35v\'; '1P35V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d17'; 'HDMI_D17'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d16'; 'HDMI_D16'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d15'; 'HDMI_D15'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d14'; 'HDMI_D14'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d13'; 'HDMI_D13'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d12'; 'HDMI_D12'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d11'; 'HDMI_D11'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23584454'; 'N23584454'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d10'; 'HDMI_D10'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d9'; 'HDMI_D9'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_d8'; 'HDMI_D8'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20879833'; 'N20879833'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_dn'; 'P0_USB_DN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_cpen'; 'P0_USB_CPEN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_vbus'; 'P0_VBUS'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_flag'; 'P0_USB_FLAG'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txd2'; 'ETH_TXD2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txd3'; 'ETH_TXD3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txd1'; 'ETH_TXD1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):dsp_mvdd'; 'DSP_MVDD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txd0'; 'ETH_TXD0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vdd_dsp'; 'VDD_DSP'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d4'; 'P1_USB_D4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxd1'; 'ETH_RXD1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p1_usb_d6'; 'P1_USB_D6'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxd2'; 'ETH_RXD2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_txctl'; 'ETH_TXCTL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxctl'; 'ETH_RXCTL'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxd0'; 'ETH_RXD0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_txc_n'; 'HDMI_TXC_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx2_n'; 'HDMI_TX2_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx1_n'; 'HDMI_TX1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_tx0_n'; 'HDMI_TX0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_io_2'; 'QSPI_IO_2'
PROPAGATION_DELAY 'AD:AR:1100.00 MIL::'; 'QSPI_IO_2' 'QSPI_IO_3' 'QSPI_IO_0' 'QSPI_IO_1' 'QSPI_CS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_io_3'; 'QSPI_IO_3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_io_1'; 'QSPI_IO_1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21307938'; 'N21307938'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):qspi_clk'; 'QSPI_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_rxclk'; 'ETH_RXCLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_mdio'; 'ETH_MDIO'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_mdc'; 'ETH_MDC'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_dat0'; 'SD_DAT0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi0n'; 'PHY_MDI0N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_dat3'; 'SD_DAT3'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_clk'; 'SD_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_cmd'; 'SD_CMD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_clk'; 'P0_USB_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_dir'; 'P0_USB_DIR'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_stp'; 'P0_USB_STP'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_link'; 'PHY_LINK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sd_detect'; 'SD_DETECT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d1'; 'P0_USB_D1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_led1'; 'PHY_LED1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d0'; 'P0_USB_D0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):p0_usb_d2'; 'P0_USB_D2'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq11'; 'DDR_DQ11'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_led0'; 'PHY_LED0'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq28'; 'DDR_DQ28'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi2p'; 'PHY_MDI2P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq20'; 'DDR_DQ20'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi0p'; 'PHY_MDI0P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq23'; 'DDR_DQ23'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi1n'; 'PHY_MDI1N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq0'; 'DDR_DQ0'
DIFFP_UNCOUPLED_LENGTH '900 MIL'; 'TXI_NO_WR_WAIT_P' 'TXI_NO_WR_WAIT_N'
DIFFP_PHASE_TOL '900 mil'; 'TXI_NO_WR_WAIT_P' 'TXI_NO_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq6'; 'DDR_DQ6'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data5_p'; 'TXO_NO_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_mdi3n'; 'PHY_MDI3N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq21'; 'DDR_DQ21'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data7_n'; 'TXO_NO_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):phy_rset'; 'PHY_RSET'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq31'; 'DDR_DQ31'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_no_wr_wait_n'; 'TXI_NO_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_clk'; 'HDMI_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq25'; 'DDR_DQ25'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data6_p'; 'TXO_NO_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr_dq24'; 'DDR_DQ24'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_no_data1_n'; 'TXO_NO_DATA1_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23098459'; 'N23098459'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25830704'; 'N25830704'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25830793'; 'N25830793'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23150334'; 'N23150334'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23150336'; 'N23150336'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23155373'; 'N23155373'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23155371'; 'N23155371'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22955797'; 'N22955797'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n22955745'; 'N22955745'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):\1p8v_fltr_phy\'; '1P8V_FLTR_PHY'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):pb_reset_l'; 'PB_RESET_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):sys_5p0v'; 'SYS_5P0V'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20899839'; 'N20899839'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23614416'; 'N23614416'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23613650'; 'N23613650'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23961346'; 'N23961346'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23971584'; 'N23971584'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23924961'; 'N23924961'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23881678'; 'N23881678'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23963188'; 'N23963188'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_bgvdd'; 'HDMI_BGVDD'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):gpio0_p'; 'GPIO0_P'
RELATIVE_PROPAGATION_DELAY 'CONNECTOR3_MATCH:G:L:S:0.00 MIL:70.00 MIL:'; 'GPIO0_P' 'GPIO0_N' 'GPIO1_P' 'GPIO1_N' 'GPIO2_N' 'GPIO2_P',
           'GPIO3_N' 'GPIO3_P' 'GPIO4_N' 'GPIO4_P' 'GPIO5_P' 'GPIO5_N',
           'GPIO6_N' 'GPIO6_P' 'GPIO7_P' 'GPIO7_N' 'GPIO8_N' 'GPIO8_P',
           'GPIO9_N' 'GPIO9_P' 'GPIO10_N' 'GPIO10_P' 'GPIO11_P' 'GPIO11_N',
           'GPIO12_N' 'GPIO12_P' 'GPIO13_P' 'GPIO13_N' 'GPIO14_P' 'GPIO14_N',
           'GPIO15_N' 'GPIO15_P' 'GPIO16_P' 'GPIO16_N' 'GPIO17_P' 'GPIO17_N',
           'GPIO18_P' 'GPIO18_N' 'GPIO19_P' 'GPIO19_N' 'GPIO20_N' 'GPIO20_P',
           'GPIO21_N' 'GPIO21_P' 'GPIO22_P' 'GPIO22_N' 'GPIO23_N' 'GPIO23_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20734701'; 'N20734701'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):turbo_mode'; 'TURBO_MODE'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):jtag_tdo'; 'JTAG_TDO'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):jtag_tdi'; 'JTAG_TDI'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):jtag_tms'; 'JTAG_TMS'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):jtag_tck'; 'JTAG_TCK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_frame_n'; 'TXO_EA_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_ea_wr_wait_p'; 'RXO_EA_WR_WAIT_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txi_ea_rd_wait_n'; 'TXI_EA_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data5_n'; 'RXI_EA_DATA5_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data7_n'; 'RXI_EA_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data3_n'; 'TXO_EA_DATA3_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_lclk_n'; 'TXO_EA_LCLK_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data6_p'; 'RXI_EA_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_ea_wr_wait_n'; 'RXO_EA_WR_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data7_n'; 'TXO_EA_DATA7_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_frame_p'; 'TXO_EA_FRAME_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxo_ea_rd_wait_n'; 'RXO_EA_RD_WAIT_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a13'; 'DDR3_A13'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data0_n'; 'RXI_EA_DATA0_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a8'; 'DDR3_A8'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_frame_n'; 'RXI_EA_FRAME_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_a4'; 'DDR3_A4'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data1_p'; 'RXI_EA_DATA1_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data5_p'; 'TXO_EA_DATA5_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):txo_ea_data6_p'; 'TXO_EA_DATA6_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_data4_p'; 'RXI_EA_DATA4_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):rxi_ea_lclk_p'; 'RXI_EA_LCLK_P'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_ba1'; 'DDR3_BA1'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n21090239'; 'N21090239'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_we_l'; 'DDR3_WE_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_ras_l'; 'DDR3_RAS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):ddr3_cs_l'; 'DDR3_CS_L'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25352411'; 'N25352411'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25329408'; 'N25329408'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25329410'; 'N25329410'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25073620'; 'N25073620'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25337074'; 'N25337074'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25073534'; 'N25073534'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25086531'; 'N25086531'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25086552'; 'N25086552'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25088109'; 'N25088109'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_24m_ces_clk'; 'HDMI_24M_CES_CLK'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vadc_n'; 'VADC_N'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_xtal_out'; 'ETH_XTAL_OUT'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):eth_xtal_in'; 'ETH_XTAL_IN'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n20734865'; 'N20734865'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):vcc_xadc'; 'VCC_XADC'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25161882'; 'N25161882'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n23204370'; 'N23204370'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):n25176046'; 'N25176046'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_hpd_b'; 'HDMI_HPD_B'
LOGICAL_PATH '@parallella_rev1.parallella(sch_1):hdmi_5v'; 'HDMI_5V'
$PINS
$A_PROPERTIES
CLIP_DRAWING 'CLIP_1'; U20.U1 U20.T1 U20.M1 U20.R1 U20.P1 U20.N1,
           U20.K1 U20.H1 U20.L1 U20.J1 U20.D1 U20.E1,
           U20.G1 U20.F1 U20.A1 U20.B1 U20.C1 U20.T4,
           U20.T2 U20.U4 U20.T3 U20.U3 U20.U2 U20.R4,
           U20.M2 U20.M4 U20.N2 U20.N4 U20.R2 U20.P3,
           U20.P4 U20.M3 U20.N3 U20.P2 U20.R3 U20.J4,
           U20.J3 U20.K4 U20.K3 U20.L4 U20.L3 U20.L2,
           U20.K2 U20.H2 U20.H4 U20.H3 U20.J2 U20.G3,
           U20.E2 U20.E4 U20.F2 U20.F4 U20.D3 U20.D4,
           U20.G2 U20.G4 U20.D2 U20.E3 U20.F3 U20.C3,
           U20.C4 U20.B2 U20.A4 U20.C2 U20.B4 U20.A2,
           U20.B3 U20.A3 U20.T9 U20.U9 U20.T10 U20.U10,
           U20.R9 U20.M9 U20.N9 U20.P9 U20.R10 U20.P10,
           U20.M10 U20.N10 U20.J9 U20.H9 U20.K9 U20.L9,
           U20.L10 U20.K10 U20.J10 U20.H10 U20.G9 U20.E9,
           U20.F9 U20.D9 U20.G10 U20.F10 U20.E10 U20.D10,
           U20.C9 U20.B9 U20.A9 U20.B10 U20.C10 U20.A10,
           U20.T11 U20.U12 U20.T12 U20.U11 U20.M11 U20.N11,
           U20.R11 U20.P11 U20.R12 U20.N12 U20.P12 U20.M12,
           U20.J11 U20.K11 U20.L11 U20.K12 U20.H11 U20.H12,
           U20.L12 U20.J12 U20.D12 U20.G11 U20.E11 U20.F11,
           U20.G12 U20.D11 U20.F12 U20.E12 U20.C11 U20.B11,
           U20.A12 U20.B12 U20.C12 U20.A11
DYN_THERMAL_CON_TYPE 'FULL_CONTACT'; PTH1.1
CLIP_DRAWING 'CLIP_2'; U2.Y1 U2.U4 U2.U2 U2.U3 U2.V1 U2.Y3,
           U2.W1 U2.Y4 U2.Y2 U2.W3 U2.V2 U2.V3,
           U2.W4 U2.V4 U2.U1 U2.W2 U2.N2 U2.R4,
           U2.N3 U2.N1 U2.T1 U2.P1 U2.P3 U2.R3,
           U2.R1 U2.T4 U2.T2 U2.R2 U2.P4 U2.P2,
           U2.N4 U2.T3 U2.K2 U2.M3 U2.K3 U2.M4,
           U2.L1 U2.L4 U2.K4 U2.K1 U2.J4 U2.M2,
           U2.L2 U2.H3 U2.J3 U2.H2 U2.H1 U2.J1,
           U2.H4 U2.L3 U2.J2 U2.M1 U2.G4 U2.E4,
           U2.D4 U2.F4 U2.F1 U2.G3 U2.D3 U2.D1,
           U2.E1 U2.E2 U2.E3 U2.F2 U2.G2 U2.D2,
           U2.G1 U2.F3 U2.A1 U2.C3 U2.B3 U2.A2,
           U2.A4 U2.C1 U2.B2 U2.C2 U2.B4 U2.A3,
           U2.B1 U2.C4 U2.W5 U2.V7 U2.U7 U2.Y6,
           U2.Y7 U2.Y8 U2.W8 U2.V8 U2.U8 U2.U5,
           U2.W6 U2.V6 U2.V5 U2.W7 U2.U6 U2.Y5,
           U2.N6 U2.R6 U2.T6 U2.P5 U2.N5 U2.P6,
           U2.R5 U2.T5 U2.T8 U2.N8 U2.P7 U2.R8,
           U2.T7 U2.N7 U2.P8 U2.R7 U2.M6 U2.L6,
           U2.J6 U2.K6 U2.L5 U2.J5 U2.H6 U2.H5,
           U2.M5 U2.H7 U2.J8 U2.K5 U2.K7 U2.L8,
           U2.M7 U2.H8 U2.K8 U2.M8 U2.J7 U2.L7,
           U2.G6 U2.F6 U2.E7 U2.E6 U2.E8 U2.D6,
           U2.D8 U2.D5 U2.D7 U2.F5 U2.G5 U2.E5,
           U2.F7 U2.F8 U2.G7 U2.G8 U2.A7 U2.C6,
           U2.C5 U2.C8 U2.B8 U2.B7 U2.A6 U2.A5,
           U2.B5 U2.C7 U2.B6 U2.A8 U2.U10 U2.Y9,
           U2.W9 U2.W10 U2.U9 U2.Y11 U2.W11 U2.Y12,
           U2.V10 U2.V11 U2.U11 U2.Y10 U2.U12 U2.V12,
           U2.V9 U2.W12 U2.Y13 U2.V13 U2.W13 U2.U13,
           U2.R11 U2.R10 U2.T9 U2.T10 U2.T11 U2.T12,
           U2.N10 U2.N12 U2.P9 U2.P11 U2.R12 U2.N9,
           U2.P10 U2.R9 U2.N11 U2.P12 U2.R13 U2.T13,
           U2.P13 U2.N13 U2.M10 U2.M9 U2.J10 U2.J9,
           U2.L10 U2.K9 U2.K10 U2.L9 U2.H9 U2.H11,
           U2.J12 U2.L12 U2.M11 U2.K11 U2.J11 U2.L11,
           U2.H10 U2.H12 U2.K12 U2.M12 U2.M13 U2.L13,
           U2.J13 U2.K13 U2.F10 U2.F9 U2.F11 U2.E9,
           U2.D9 U2.D10 U2.D11 U2.F12 U2.E12 U2.E11,
           U2.D12 U2.G10 U2.G12 U2.E10 U2.G11 U2.G9,
           U2.H13 U2.F13 U2.G13 U2.D13 U2.E13 U2.A12,
           U2.A11 U2.A10 U2.A9 U2.B12 U2.C12 U2.B9,
           U2.C10 U2.C11 U2.B10 U2.C9 U2.B11 U2.C13,
           U2.A13 U2.B13 U2.W15 U2.V15 U2.U15 U2.U14,
           U2.W16 U2.V16 U2.Y16 U2.Y14 U2.W14 U2.V14,
           U2.U16 U2.Y15 U2.Y17 U2.V17 U2.W17 U2.U17,
           U2.R16 U2.P16 U2.P15 U2.T15 U2.T14 U2.R14,
           U2.P14 U2.T16 U2.R15 U2.N16 U2.N15 U2.N14,
           U2.R17 U2.T17 U2.P17 U2.N17 U2.J15 U2.L16,
           U2.H16 U2.H15 U2.J14 U2.K14 U2.L15 U2.L14,
           U2.M15 U2.M14 U2.J16 U2.K16 U2.H14 U2.M16,
           U2.K15 U2.M17 U2.L17 U2.J17 U2.K17 U2.E14,
           U2.F14 U2.F15 U2.E16 U2.D15 U2.D14 U2.D16,
           U2.E15 U2.G14 U2.G15 U2.F16 U2.G16 U2.H17,
           U2.F17 U2.G17 U2.E17 U2.D17 U2.A16 U2.A15,
           U2.C16 U2.C15 U2.A14 U2.B15 U2.B14 U2.B16,
           U2.C14 U2.C17 U2.A17 U2.B17 U2.U19 U2.U18,
           U2.U20 U2.W20 U2.V20 U2.Y19 U2.Y18 U2.V18,
           U2.W19 U2.W18 U2.Y20 U2.V19 U2.R19 U2.T19,
           U2.P19 U2.N18 U2.P20 U2.N20 U2.T20 U2.R18,
           U2.P18 U2.N19 U2.T18 U2.R20 U2.J19 U2.K19,
           U2.K18 U2.H18 U2.J18 U2.H20 U2.J20 U2.M20,
           U2.M19 U2.M18 U2.L20 U2.L19 U2.K20 U2.H19,
           U2.L18 U2.F20 U2.F19 U2.G18 U2.G20 U2.G19,
           U2.D18 U2.D20 U2.D19 U2.E19 U2.E18 U2.F18,
           U2.E20 U2.A19 U2.B18 U2.C18 U2.B20 U2.C20,
           U2.A20 U2.B19 U2.C19 U2.A18 U23.C17 U23.B18,
           U23.C18 U23.A17 U23.A18 U23.B17 U23.B16 U23.C16,
           U23.A16 U23.G17 U23.E17 U23.D18 U23.F17 U23.E18,
           U23.D17 U23.F18 U23.G18 U23.G16 U23.F16 U23.E16,
           U23.D16 U23.J18 U23.K18 U23.L17 U23.J17 U23.K17,
           U23.H17 U23.H18 U23.L18 U23.L16 U23.K16 U23.J16,
           U23.H16 U23.R17 U23.P18 U23.N17 U23.R18 U23.P17,
           U23.M17 U23.M18 U23.N18 U23.R16 U23.P16 U23.N16,
           U23.M16 U23.T18 U23.U18 U23.T17 U23.V17 U23.V18,
           U23.U17 U23.V16 U23.U16 U23.T16 U23.B13 U23.A14,
           U23.C14 U23.B15 U23.C13 U23.B14 U23.A15 U23.C15,
           U23.A13 U23.B12 U23.C12 U23.A12 U23.G15 U23.E15,
           U23.F15 U23.D13 U23.D14 U23.G13 U23.D15 U23.E13,
           U23.E14 U23.F13 U23.F14 U23.G14 U23.G12 U23.F12,
           U23.E12 U23.D12 U23.L15 U23.H15 U23.J15 U23.K15,
           U23.H14 U23.K14 U23.L13 U23.J13 U23.H13 U23.J14,
           U23.K13 U23.L14 U23.L12 U23.K12 U23.J12 U23.H12,
           U23.N15 U23.P15 U23.M15 U23.R14 U23.R13 U23.M14,
           U23.P14 U23.N13 U23.R15 U23.P13 U23.M13 U23.N14,
           U23.R12 U23.P12 U23.N12 U23.M12 U23.T13 U23.U14,
           U23.V15 U23.T15 U23.U13 U23.V14 U23.T14 U23.U15,
           U23.V13 U23.V12 U23.U12 U23.T12 U23.A9 U23.A10,
           U23.B8 U23.B9 U23.B10 U23.C8 U23.C9 U23.B11,
           U23.C10 U23.C11 U23.A8 U23.A11 U23.E10 U23.F8,
           U23.F11 U23.E8 U23.E11 U23.F10 U23.E9 U23.F9,
           U23.D8 U23.D11 U23.D9 U23.D10 U23.G9 U23.G11,
           U23.G8 U23.G10 U23.K8 U23.K10 U23.L9 U23.L11,
           U23.H8 U23.H10 U23.J9 U23.J11 U23.H9 U23.H11,
           U23.J8 U23.J10 U23.K9 U23.K11 U23.L8 U23.L10,
           U23.R8 U23.R11 U23.R10 U23.R9 U23.P8 U23.P10,
           U23.M8 U23.M10 U23.N9 U23.N11 U23.M9 U23.M11,
           U23.P11 U23.P9 U23.N10 U23.N8 U23.V10 U23.V9,
           U23.U8 U23.U10 U23.U9 U23.T9 U23.T8 U23.U11,
           U23.T11 U23.T10 U23.V11 U23.V8 U23.C4 U23.A4,
           U23.B5 U23.C6 U23.B4 U23.C5 U23.A5 U23.B6,
           U23.C7 U23.B7 U23.A6 U23.A7 U23.F7 U23.E7,
           U23.D5 U23.D7 U23.D6 U23.F4 U23.G4 U23.E4,
           U23.G5 U23.G7 U23.E5 U23.E6 U23.F5 U23.F6,
           U23.G6 U23.D4 U23.L4 U23.H4 U23.K4 U23.J4,
           U23.J5 U23.L5 U23.H6 U23.L7 U23.J7 U23.K6,
           U23.H5 U23.H7 U23.J6 U23.K5 U23.K7 U23.L6,
           U23.R6 U23.R5 U23.R7 U23.P4 U23.M4 U23.N4,
           U23.N5 U23.P6 U23.M6 U23.N7 U23.M5 U23.M7,
           U23.P5 U23.P7 U23.R4 U23.N6 U23.U4 U23.T5,
           U23.V5 U23.U6 U23.T7 U23.T4 U23.V4 U23.U5,
           U23.T6 U23.U7 U23.V7 U23.V6 U23.A2 U23.B3,
           U23.A3 U23.C1 U23.C2 U23.B1 U23.A1 U23.B2,
           U23.C3 U23.G2 U23.G3 U23.F2 U23.E1 U23.E3,
           U23.D2 U23.F3 U23.E2 U23.D1 U23.D3 U23.G1,
           U23.F1 U23.K1 U23.J1 U23.L2 U23.K2 U23.J2,
           U23.L3 U23.K3 U23.H2 U23.J3 U23.H3 U23.H1,
           U23.L1 U23.R3 U23.R1 U23.P2 U23.N3 U23.R2,
           U23.P3 U23.P1 U23.N2 U23.M3 U23.M2 U23.N1,
           U23.M1 U23.V3 U23.V2 U23.U3 U23.U1 U23.T2,
           U23.T1 U23.V1 U23.U2 U23.T3
$END
