################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: team3_03
#     Report Created on: Thu Oct  7 17:14:22 2021
#     Working Directory: /home/users/team3_03/Desktop/design2021/spyglass
#     Report Location  : ./spyglass-1/soctop/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vQ-2020.03-SP2-6
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03-SP2-06)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'picosoc'
    (RTL Design Unit name: 'picosoc', ../rtl/picosoc.v:36)
     Parameters (Total: 9)
         BARREL_SHIFTER    = 1 (default: 1)
         ENABLE_MULDIV     = 1 (default: 1)
         ENABLE_COMPRESSED = 1 (default: 1)
         ENABLE_COUNTERS   = 1 (default: 1)
         ENABLE_IRQ_QREGS  = 0 (default: 0)
         MEM_WORDS         = 256 (default: 256)
         STACKADDR         = 1024 (default: (4 * MEM_WORDS))
         PROGADDR_RESET    = 1048576 (default: 32'h00100000)
         PROGADDR_IRQ      = 0 (default: 32'h00000000)
     Instances (Total: 1): soctop.u_picosoc 

================================================================================

Elaborated Name: 'picorv32'
    (RTL Design Unit name: 'picorv32', ../rtl/picorv32.v:62)
     Parameters (Total: 44)
         ENABLE_COUNTERS      = 1 (default: 1)
         ENABLE_COUNTERS64    = 1 (default: 1)
         ENABLE_REGS_16_31    = 1 (default: 1)
         ENABLE_REGS_DUALPORT = 1 (default: 1)
         LATCHED_MEM_RDATA    = 0 (default: 0)
         TWO_STAGE_SHIFT      = 1 (default: 1)
         BARREL_SHIFTER       = 1 (default: 0)
         TWO_CYCLE_COMPARE    = 0 (default: 0)
         TWO_CYCLE_ALU        = 0 (default: 0)
         COMPRESSED_ISA       = 1 (default: 0)
         CATCH_MISALIGN       = 1 (default: 1)
         CATCH_ILLINSN        = 1 (default: 1)
         ENABLE_PCPI          = 0 (default: 0)
         ENABLE_MUL           = 1 (default: 0)
         ENABLE_FAST_MUL      = 0 (default: 0)
         ENABLE_DIV           = 1 (default: 0)
         ENABLE_IRQ           = 1 (default: 0)
         ENABLE_IRQ_QREGS     = 0 (default: 1)
         ENABLE_IRQ_TIMER     = 1 (default: 1)
         ENABLE_TRACE         = 0 (default: 0)
         REGS_INIT_ZERO       = 0 (default: 0)
         MASKED_IRQ           = 0 (default: 32'h00000000)
         LATCHED_IRQ          = 4294967295 (default: 32'hffffffff)
         PROGADDR_RESET       = 1048576 (default: 32'h00000000)
         PROGADDR_IRQ         = 0 (default: 32'h00000010)
         STACKADDR            = 1024 (default: 32'hffffffff)
         irq_timer            = 0 (default: 0)
         irq_ebreak           = 1 (default: 1)
         irq_buserror         = 2 (default: 2)
         irqregs_offset       = 32 (default: (ENABLE_REGS_16_31 ? 32 : 16))
         regfile_size         = 32 (default: ((ENABLE_REGS_16_31 ? 32 : 16) + ((4 * ENABLE_IRQ) * ENABLE_IRQ_QREGS)))
         regindex_bits        = 5 (default: ((ENABLE_REGS_16_31 ? 5 : 4) + (ENABLE_IRQ * ENABLE_IRQ_QREGS)))
         WITH_PCPI            = 1 (default: (((ENABLE_PCPI||ENABLE_MUL)||ENABLE_FAST_MUL)||ENABLE_DIV))
         TRACE_BRANCH         = 4294967296 (default: {4'b0001 ,32'b0})
         TRACE_ADDR           = 8589934592 (default: {4'b0010 ,32'b0})
         TRACE_IRQ            = 34359738368 (default: {4'b1000 ,32'b0})
         cpu_state_trap       = 128 (default: 8'b10000000)
         cpu_state_fetch      = 64 (default: 8'b01000000)
         cpu_state_ld_rs1     = 32 (default: 8'b00100000)
         cpu_state_ld_rs2     = 16 (default: 8'b00010000)
         cpu_state_exec       = 8 (default: 8'b00001000)
         cpu_state_shift      = 4 (default: 8'b00000100)
         cpu_state_stmem      = 2 (default: 8'b00000010)
         cpu_state_ldmem      = 1 (default: 8'b00000001)
     Instances (Total: 1): soctop.u_picosoc.cpu 

================================================================================

Elaborated Name: 'picorv32_pcpi_mul'
    (RTL Design Unit name: 'picorv32_pcpi_mul', ../rtl/picorv32.v:2191)
     Parameters (Total: 2)
         STEPS_AT_ONCE = 1 (default: 1)
         CARRY_CHAIN   = 4 (default: 4)
     Instances (Total: 1): soctop.u_picosoc.cpu.pcpi_mul 

================================================================================

Elaborated Name: 'picorv32_pcpi_div'
    (RTL Design Unit name: 'picorv32_pcpi_div', ../rtl/picorv32.v:2414)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_picosoc.cpu.pcpi_div 

================================================================================

Elaborated Name: 'spimemio'
    (RTL Design Unit name: 'spimemio', ../rtl/spimemio.v:20)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_picosoc.spimemio 

================================================================================

Elaborated Name: 'spimemio_xfer'
    (RTL Design Unit name: 'spimemio_xfer', ../rtl/spimemio.v:378)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_picosoc.spimemio.xfer 

================================================================================

Elaborated Name: 'simpleuart'
    (RTL Design Unit name: 'simpleuart', ../rtl/simpleuart.v:20)
     Parameters (Total: 1)
         DEFAULT_DIV = 1 (default: 1)
     Instances (Total: 1): soctop.u_picosoc.simpleuart 

================================================================================

Elaborated Name: 'CHENBO_MEM'
    (RTL Design Unit name: 'CHENBO_MEM', ../rtl/picosoc.v:261)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_picosoc.memory 

================================================================================

Elaborated Name: 'top'
    (RTL Design Unit name: 'top', ../rtl/top.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top 

================================================================================

Elaborated Name: 'sequencer'
    (RTL Design Unit name: 'sequencer', ../rtl/sequencer.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.seq 

================================================================================

Elaborated Name: 'Sequencer'
    (RTL Design Unit name: 'Sequencer', ../rtl/sequencer.v:34)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.seq.u_Sequencer 

================================================================================

Elaborated Name: 'compute'
    (RTL Design Unit name: 'compute', ../rtl/compute.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.comp 

================================================================================

Elaborated Name: 'Compute'
    (RTL Design Unit name: 'Compute', ../rtl/compute.v:153)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.comp.u_Compute 

================================================================================

Elaborated Name: 'mem512x32'
    (RTL Design Unit name: 'mem512x32', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.comp.u_Compute.code_mem 

================================================================================

Elaborated Name: 'mem512x64'
    (RTL Design Unit name: 'mem512x64', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 2): soctop.u_top.comp.u_Compute.coeff_mem1, soctop.u_top.comp.u_Compute.coeff_mem0 

================================================================================

Elaborated Name: 'Mul8X8'
    (RTL Design Unit name: 'Mul8X8', ../rtl/compute.v:83)
     Parameters (Total: 0)
     Instances (Total: 16): soctop.u_top.comp.u_Compute.Mul8X8_5, soctop.u_top.comp.u_Compute.Mul8X8_4, soctop.u_top.comp.u_Compute.Mul8X8_3, soctop.u_top.comp.u_Compute.Mul8X8_2, soctop.u_top.comp.u_Compute.Mul8X8_1  ... more

================================================================================

Elaborated Name: 'memory'
    (RTL Design Unit name: 'memory', ../rtl/memory.v:19)
     Parameters (Total: 0)
     Instances (Total: 1): soctop.u_top.mem 

================================================================================

Elaborated Name: 'memory_spram'
    (RTL Design Unit name: 'memory_spram', ../rtl/memory.v:60)
     Parameters (Total: 0)
     Instances (Total: 4): soctop.u_top.mem.\ram[3] , soctop.u_top.mem.\ram[2] , soctop.u_top.mem.\ram[1] , soctop.u_top.mem.\ram[0]  

================================================================================

Elaborated Name: 'mem16384x16'
    (RTL Design Unit name: 'mem16384x16', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 4): soctop.u_top.mem.\ram[3] .u_mem16384, soctop.u_top.mem.\ram[2] .u_mem16384, soctop.u_top.mem.\ram[1] .u_mem16384, soctop.u_top.mem.\ram[0] .u_mem16384 

================================================================================

Elaborated Name: 'soctop'
    (RTL Design Unit name: 'soctop', ../rtl/soctop.v:1)
     Parameters (Total: 1)
         MEM_WORDS = 256 (default: 256)
================================================================================
