	.file	"kf32a9k1xxx_osc.c"
	.stabs	"/cygdrive/c/kf32_workspace_copy/KF32A156_DEMO_PMSM_FOC_V1_1/Debug/",100,0,2,.Ltext0
	.stabs	"../src/kf32a9k1xxx_osc.c",100,0,2,.Ltext0
	.text
.Ltext0:
	.stabs	"gcc2_compiled.",60,0,0,0
	.stabs	"int:t(0,1)=r(0,1);-2147483648;2147483647;",128,0,0,0
	.stabs	"char:t(0,2)=@s8;r(0,2);0;255;",128,0,0,0
	.stabs	"long int:t(0,3)=r(0,3);-2147483648;2147483647;",128,0,0,0
	.stabs	"unsigned int:t(0,4)=r(0,4);0;037777777777;",128,0,0,0
	.stabs	"long unsigned int:t(0,5)=r(0,5);0;037777777777;",128,0,0,0
	.stabs	"long long int:t(0,6)=@s64;r(0,6);01000000000000000000000;0777777777777777777777;",128,0,0,0
	.stabs	"long long unsigned int:t(0,7)=@s64;r(0,7);0;01777777777777777777777;",128,0,0,0
	.stabs	"short int:t(0,8)=@s16;r(0,8);-32768;32767;",128,0,0,0
	.stabs	"short unsigned int:t(0,9)=@s16;r(0,9);0;65535;",128,0,0,0
	.stabs	"signed char:t(0,10)=@s8;r(0,10);-128;127;",128,0,0,0
	.stabs	"unsigned char:t(0,11)=@s8;r(0,11);0;255;",128,0,0,0
	.stabs	"float:t(0,12)=r(0,1);4;0;",128,0,0,0
	.stabs	"double:t(0,13)=r(0,1);8;0;",128,0,0,0
	.stabs	"long double:t(0,14)=r(0,1);8;0;",128,0,0,0
	.stabs	"void:t(0,15)=(0,15)",128,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/kf32a9k1xxx_osc.h",130,0,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stdint.h",130,0,0,0
	.stabs	"C:/Program Files (x86)/ChipON IDE/KungFu32/ChiponCC32/include/Sys/stddef.h",130,0,0,0
	.stabs	"ptrdiff_t:t(4,1)=(0,1)",128,0,24,0
	.stabs	"size_t:t(4,2)=(0,4)",128,0,30,0
	.stabs	"wchar_t:t(4,3)=(0,9)",128,0,35,0
	.stabn	162,0,0,0
	.stabs	"int8_t:t(3,1)=(0,10)",128,0,21,0
	.stabs	"uint8_t:t(3,2)=(0,11)",128,0,22,0
	.stabs	"int16_t:t(3,3)=(0,8)",128,0,23,0
	.stabs	"uint16_t:t(3,4)=(0,9)",128,0,24,0
	.stabs	"int32_t:t(3,5)=(0,1)",128,0,25,0
	.stabs	"uint32_t:t(3,6)=(0,4)",128,0,26,0
	.stabs	"int64_t:t(3,7)=(0,6)",128,0,27,0
	.stabs	"uint64_t:t(3,8)=(0,7)",128,0,28,0
	.stabs	"int_least8_t:t(3,9)=(0,10)",128,0,31,0
	.stabs	"uint_least8_t:t(3,10)=(0,11)",128,0,32,0
	.stabs	"int_least16_t:t(3,11)=(0,8)",128,0,33,0
	.stabs	"uint_least16_t:t(3,12)=(0,9)",128,0,34,0
	.stabs	"int_least32_t:t(3,13)=(0,1)",128,0,35,0
	.stabs	"uint_least32_t:t(3,14)=(0,4)",128,0,36,0
	.stabs	"int_least64_t:t(3,15)=(0,6)",128,0,37,0
	.stabs	"uint_least64_t:t(3,16)=(0,7)",128,0,38,0
	.stabs	"int_fast8_t:t(3,17)=(0,2)",128,0,44,0
	.stabs	"uint_fast8_t:t(3,18)=(0,11)",128,0,45,0
	.stabs	"int_fast16_t:t(3,19)=(0,8)",128,0,46,0
	.stabs	"uint_fast16_t:t(3,20)=(0,9)",128,0,47,0
	.stabs	"int_fast32_t:t(3,21)=(0,1)",128,0,48,0
	.stabs	"uint_fast32_t:t(3,22)=(0,4)",128,0,49,0
	.stabs	"int_fast64_t:t(3,23)=(0,6)",128,0,50,0
	.stabs	"uint_fast64_t:t(3,24)=(0,7)",128,0,51,0
	.stabs	"intptr_t:t(3,25)=(0,1)",128,0,60,0
	.stabs	"uintptr_t:t(3,26)=(0,4)",128,0,69,0
	.stabs	"intmax_t:t(3,27)=(0,6)",128,0,74,0
	.stabs	"uintmax_t:t(3,28)=(0,7)",128,0,75,0
	.stabn	162,0,0,0
	.stabs	" :T(2,1)=eFALSE:0,TRUE:1,;",128,0,0,0
	.stabs	"FunctionalState:t(2,2)=(2,1)",128,0,30,0
	.stabs	" :T(2,3)=eRESET:0,SET:1,;",128,0,0,0
	.stabs	"FlagStatus:t(2,4)=(2,3)",128,0,38,0
	.stabs	"INTStatus:t(2,5)=(2,3)",128,0,38,0
	.stabs	" :T(2,6)=eFAILURE:0,SUCCESS:1,;",128,0,0,0
	.stabs	"RetStatus:t(2,7)=(2,6)",128,0,45,0
	.stabs	" :T(2,8)=eDISABLE:0,ENABLE:1,;",128,0,0,0
	.stabs	"AbleStatus:t(2,9)=(2,8)",128,0,52,0
	.stabs	" :T(2,10)=eDIR_DOWN:0,DIR_UP:1,;",128,0,0,0
	.stabs	"DIRStatus:t(2,11)=(2,10)",128,0,61,0
	.stabs	" :T(2,12)=eINT_Initial_SP:0,INT_Reset:1,INT_NMI:2,INT_HardFault:3,INT_Reserved4:4,INT_StackFault:5,INT_AriFault:6,INT_Reserved7:7,INT_Reserved8:8,INT_Reserved9:9,INT_Reserved10:10,INT_SVCAll:11,INT_Reserved12:12,INT_Reserved13:13,INT_SoftSV:14,INT_SysTick:15,INT_WWDT:16,INT_EINT16:17,INT_EINT0:18,INT_EINT1:19,INT_EINT2:20,INT_EINT3:21,INT_EINT4:22,INT_EINT9TO5:23,INT_EINT15TO10:24,INT_T1:25,INT_T3:26,INT_T5:27,INT_T6:28,INT_QEI0:29,INT_QEI1:30,INT_T7:29,INT_T8:30,INT_ECFGL:31,INT_CAN4:32,INT_T14:33,INT_RNG:34,INT_FDC2:35,INT_EXIC:36,INT_ADC0:37,INT_ADC1:38,INT_CFGL:39,INT_T11:40,INT_T0:41,INT_DMA0:42,INT_CMP:43,INT_USART0:44,INT_USART1:45,INT_SPI0:46,INT_SPI1:47,INT_DMA1:48,INT_EINT19TO17:49,INT_CANFD6:50,INT_CANFD7:51,INT_FDC0:52,INT_FDC1:53,INT_EINT31TO20:54,INT_ECC:55,INT_OSC:56,INT_CLK:56,INT_I2C0:57,INT_I2C1:58,INT_I2C2:59,INT_T12:60,INT_T2:61,INT_T4:62,INT_T13:63,INT_USART2:64,INT_T16:65,INT_USART4:66,INT_SPI2:67,INT_SPI3:68,INT_ADC2:69,INT_T18:70,INT_T19:71,INT_HRCAP0:72,INT_WKP0:73,INT_WKP1:73,INT_WKP2:73,INT_WKP3:73,INT_WKP4:73,INT_HRCAP1:74,INT_T21:75,INT_I2C3:76,INT_USART5:77,INT_HRCAP2:78,INT_USART7:79,;",128,0,0,0
	.stabs	"InterruptIndex:t(2,13)=(2,12)",128,0,159,0
	.stabs	"GPIO_MenMap:T(2,14)=s56PIR:(2,15)=k(2,16)=B(3,6),0,32;POR:(2,16),32,32;PUR:(2,16),64,32;PDR:(2,16),96,32;PODR:(2,16),128,32;PMOD:(2,16),160,32;OMOD:(2,16),192,32;LOCK:(2,16),224,32;RMP:(2,17)=ar(2,18)=r(2,18);0;037777777777;;0;1;(2,16),256,64;RESERVED:(2,19)=ar(2,18);0;2;(2,16),320,96;RMP_MSB:(2,16),416,32;;",128,0,0,0
	.stabs	"GPIO_SFRmap:t(2,20)=(2,14)",128,0,185,0
	.stabs	"OSC_MemMap:T(2,21)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;INT:(2,16),64,32;CTL2:(2,16),96,32;HFOSCCAL0:(2,16),128,32;HFOSCCAL1:(2,16),160,32;;",128,0,0,0
	.stabs	"OSC_SFRmap:t(2,22)=(2,21)",128,0,891,0
	.stabs	"PLL_MenMap:T(2,23)=s4CTL:(2,16),0,32;;",128,0,0,0
	.stabs	"PLL_SFRmap:t(2,24)=(2,23)",128,0,897,0
	.stabs	"INT_MemMap:T(2,25)=s160CTL0:(2,16),0,32;EIE0:(2,16),32,32;RESERVED1:(3,6),64,32;EIE1:(2,16),96,32;RESERVED2:(3,6),128,32;EIE2:(2,16),160,32;RESERVED3:(3,6),192,32;EIF0:(2,16),224,32;RESERVED4:(3,6),256,32;EIF1:(2,16),288,32;RESERVED5:(3,6),320,32;EIF2:(2,16),352,32;RESERVED6:(3,6),384,32;IP0:(2,16),416,32;IP1:(2,16),448,32;IP2:(2,16),480,32;IP3:(2,16),512,32;IP4:(2,16),544,32;IP5:(2,16),576,32;IP6:(2,16),608,32;IP7:(2,16),640,32;IP8:(2,16),672,32;IP9:(2,16),704,32;IP10:(2,16),736,32;IP11:(2,16),768,32;IP12:(2,16),800,32;IP13:(2,16),832,32;IP14:(2,16),864,32;IP15:(2,16),896,32;IP16:(2,16),928,32;IP17:(2,16),960,32;IP18:(2,16),992,32;EINTMASK:(2,16),1024,32;EINTRISE:(2,16),1056,32;EINTFALL:(2,16),1088,32;EINTF:(2,16),1120,32;RESERVED7:(3,6),1152,32;EINTSS0:(2,16),1184,32;EINTSS1:(2,16),1216,32;CTL1:(2,16),1248,32;;",128,0,0,0
	.stabs	"INT_SFRmap:t(2,26)=(2,25)",128,0,1277,0
	.stabs	"SYSCTL_MemMap:T(2,27)=s36PSW:(2,16),0,32;MCTL:(2,16),32,32;ARCTL:(2,16),64,32;VECTOFF:(2,16),96,32;RESEVRVE1:(3,6),128,32;RAMSPA:(2,16),160,32;MEMCTL:(2,16),192,32;MSPSPA:(2,16),224,32;PSPSPA:(2,16),256,32;;",128,0,0,0
	.stabs	"SYSCTL_SFRmap:t(2,28)=(2,27)",128,0,2684,0
	.stabs	"DMA_MenMap:T(2,29)=s200:(2,30)=u28:(2,31)=s28CTLR1:(2,16),0,32;CTLR2:(2,16),32,32;CTLR3:(2,16),64,32;CTLR4:(2,16),96,32;CTLR5:(2,16),128,32;CTLR6:(2,16),160,32;CTLR7:(2,16),192,32;;,0,224;CTLR:(2,32)=ar(2,18);0;6;(2,16),0,224;;,0,224;RESERVED1:(3,6),224,32;:(2,33)=u28:(2,34)=s28PADDR1:(2,16),0,32;PADDR2:(2,16),32,32;PADDR3:(2,16),64,32;PADDR4:(2,16),96,32;PADDR5:(2,16),128,32;PADDR6:(2,16),160,32;PADDR7:(2,16),192,32;;,0,224;PADDR:(2,32),0,224;;,256,224;RESERVED2:(3,6),480,32;:(2,35)=u28:(2,36)=s28MADDR1:(2,16),0,32;MADDR2:(2,16),32,32;MADDR3:(2,16),64,32;MADDR4:(2,16),96,32;MADDR5:(2,16),128,32;MADDR6:(2,16),160,32;MADDR7:(2,16),192,32;;,0,224;MADDR:(2,32),0,224;;,512,224;RESERVED3:(3,6),736,32;:(2,37)=u28:(2,38)=s28CPAR1:(2,15),0,32;CPAR2:(2,15),32,32;CPAR3:(2,15),64,32;CPAR4:(2,15),96,32;CPAR5:(2,15),128,32;CPAR6:(2,15),160,32;CPAR7:(2,15),192,32;;,0,224;CPAR:(2,39)=ar(2,18);0;6;(2,15),0,224;;,768,224;RESERVED4:(3,6),992,32;:(2,40)=u28:(2,41)=s28CMAR1:(2,15),0,32;CMAR2:(2,15),32,32;CMAR3:(2,15),64,32;CMAR4:(2,15),96,32;CMAR5:(2,15),128,32;CMAR6:(2,15),160,32;CMAR7:(2,15),192,32;;,0,224;CMAR:(2,39),0,224;;,1024,224;RESERVED5:(3,6),1248,32;:(2,42)=u28:(2,43)=s28NCT1:(2,15),0,32;NCT2:(2,15),32,32;NCT3:(2,15),64,32;NCT4:(2,15),96,32;NCT5:(2,15),128,32;NCT6:(2,15),160,32;NCT7:(2,15),192,32;;,0,224;NCT:(2,39),0,224;;,1280,224;RESERVED6:(3,6),1504,32;LIFR:(2,16),1536,32;LIER:(2,16),1568,32;;",128,0,0,0
	.stabs	"DMA_SFRmap:t(2,44)=(2,29)",128,0,2916,0
	.stabs	"SYSTICK_MemMap:T(2,45)=s16CTL:(2,16),0,32;RELOAD:(2,16),32,32;CV:(2,16),64,32;CALI:(2,16),96,32;;",128,0,0,0
	.stabs	"SYSTICK_SFRmap:t(2,46)=(2,45)",128,0,3492,0
	.stabs	"BTIM_MemMap:T(2,47)=s32CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;DIER:(2,16),160,32;SR:(2,15),192,32;SRIC:(2,16),224,32;;",128,0,0,0
	.stabs	"BTIM_SFRmap:t(2,48)=(2,47)",128,0,3554,0
	.stabs	"GPTIM_MemMap:T(2,49)=s96CNT:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;PRSC:(2,16),96,32;PPX:(2,16),128,32;UDTIM:(2,16),160,32;RESERVED1:(2,50)=ar(2,18);0;1;(3,6),192,64;CCPXC1:(2,15),256,32;CCPXC2:(2,15),288,32;CCPXC3:(2,15),320,32;CCPXC4:(2,15),352,32;CCPXSRIC:(2,16),384,32;CCPXDF:(2,15),416,32;RESERVED2:(2,50),448,64;CCPXCTL1:(2,16),512,32;CCPXR1:(2,16),544,32;CCPXR2:(2,16),576,32;CCPXR3:(2,16),608,32;CCPXR4:(2,16),640,32;CCPXCTL2:(2,16),672,32;CCPXCTL3:(2,16),704,32;CCPXEGIF:(2,16),736,32;;",128,0,0,0
	.stabs	"GPTIM_SFRmap:t(2,51)=(2,49)",128,0,3744,0
	.stabs	"CCP_SFRmap:t(2,52)=(2,49)",128,0,3744,0
	.stabs	"ATIM_MemMap:T(2,53)=s240TXCNT:(2,16),0,32;TZCNT:(2,16),32,32;TXPPX:(2,16),64,32;TZPPZ:(2,16),96,32;TXPRSC:(2,16),128,32;TZPRSC:(2,16),160,32;TXCCR0:(2,16),192,32;TXCCR1:(2,16),224,32;TZCCR0:(2,16),256,32;TXCTL:(2,16),288,32;TZCTL:(2,16),320,32;PXPDCTL:(2,16),352,32;PXASCTL:(2,16),384,32;TXCCTCTL:(2,16),416,32;TZCCTCTL:(2,16),448,32;RESERVED0:(3,6),480,32;COMH1:(2,16),512,32;COML1:(2,16),544,32;FAUCTL1:(2,16),576,32;DITCTL:(2,16),608,32;COMH2:(2,16),640,32;COML2:(2,16),672,32;FAUCTL2:(2,16),704,32;CCRCTL:(2,16),736,32;COMH3:(2,16),768,32;COML3:(2,16),800,32;FAUCTL3:(2,16),832,32;RESERVED1:(3,6),864,32;COMH4:(2,16),896,32;COML4:(2,16),928,32;FAUCTL4:(2,16),960,32;RESERVED2:(3,6),992,32;ECCPXCTL1:(2,16),1024,32;ECCPXR1:(2,16),1056,32;ECCPXR2:(2,16),1088,32;ECCPXR3:(2,16),1120,32;ECCPXR4:(2,16),1152,32;PXUDCTL:(2,16),1184,32;ECCPXCTL2:(2,16),1216,32;PXDTCTL:(2,16),1248,32;PWMXOC:(2,16),1280,32;PXATRCTL:(2,16),1312,32;PXASCTL0:(2,16),1344,32;PXASCTL1:(2,16),1376,32;ZPDCTL0:(2,16),1408,32;ZPDCTL1:(2,16),1440,32;ZPDPORT:(2,16),1472,32;ECCPXIE:(2,16),1504,32;ECCPXEGIF:(2,16),1536,32;TXUDTIM:(2,16),1568,32;TZUDTIM:(2,16),1600,32;ECCPXDF:(2,15),1632,32;ECCPXC1:(2,15),1664,32;ECCPXC2:(2,15),1696,32;ECCPXC3:(2,15),1728,32;ECCPXC4:(2,15),1760,32;RESERVED3:(3,6),1792,32;ECCPXDE:(2,16),1824,32;ECCPXSRIC:(2,16),1856,32;ECCPXCTL3:(2,16),1888,32;;",128,0,0,0
	.stabs	"ATIM_SFRmap:t(2,54)=(2,53)",128,0,4259,0
	.stabs	"ECCP_SFRmap:t(2,55)=(2,53)",128,0,4259,0
	.stabs	"EPWM_MemMap:T(2,56)=s104CNT:(2,16),0,32;PHS:(2,16),32,32;PPX:(2,16),64,32;PRSC:(2,16),96,32;CTL:(2,16),128,32;RA:(2,16),160,32;RB:(2,16),192,32;CTLA:(2,16),224,32;CTLB:(2,16),256,32;DBCTL:(2,16),288,32;DBT:(2,16),320,32;PCCTL:(2,16),352,32;PXASCTL:(2,16),384,32;ETCTL:(2,16),416,32;IE:(2,16),448,32;IF:(2,15),480,32;IC:(2,16),512,32;DE:(2,16),544,32;DF:(2,15),576,32;RESERVED0:(3,6),608,32;HRPWMCTL:(2,16),640,32;HRCMP:(2,16),672,32;CAP:(2,15),704,32;RC:(2,16),736,32;RD:(2,16),768,32;UDCTL:(2,16),800,32;;",128,0,0,0
	.stabs	"EPWM_SFRmap:t(2,57)=(2,56)",128,0,5100,0
	.stabs	"HRCAP_MenMap:T(2,58)=s52CTL:(2,16),0,32;COUNTER:(2,15),32,32;RISE:(2,59)=ar(2,18);0;1;(2,15),64,64;FALL:(2,59),128,64;HRRISE:(2,59),192,64;HRFALL:(2,59),256,64;SR:(2,15),320,32;SRIC:(2,16),352,32;IFRC:(2,16),384,32;;",128,0,0,0
	.stabs	"HRCAP_SFRmap:t(2,60)=(2,58)",128,0,5741,0
	.stabs	"QEI_MenMap:T(2,61)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;CNT:(2,16),64,32;PPX:(2,16),96,32;PRSC:(2,16),128,32;DIER:(2,16),160,32;;",128,0,0,0
	.stabs	"QEI_SFRmap:t(2,62)=(2,61)",128,0,5898,0
	.stabs	"ADC_MemMap:T(2,63)=s92CTL0:(2,16),0,32;CTL1:(2,16),32,32;SCANSQ0:(2,16),64,32;SCANSQ1:(2,16),96,32;SCANSQ2:(2,16),128,32;HSCANSQ:(2,16),160,32;WDH:(2,16),192,32;WDL:(2,16),224,32;DATA:(2,15),256,32;HPDATA0:(2,15),288,32;HPDATA1:(2,15),320,32;HPDATA2:(2,15),352,32;HPDATA3:(2,15),384,32;HPDOFF0:(2,16),416,32;HPDOFF1:(2,16),448,32;HPDOFF2:(2,16),480,32;HPDOFF3:(2,16),512,32;SCANSQ3:(2,16),544,32;RESERVED:(2,50),576,64;STATE:(2,16),640,32;DELAY:(2,16),672,32;SCANCTL:(2,16),704,32;;",128,0,0,0
	.stabs	"ADC_SFRmap:t(2,64)=(2,63)",128,0,6032,0
	.stabs	"DAC_MemMap:T(2,65)=s24CTL:(2,16),0,32;DAHD:(2,16),32,32;DATA:(2,15),64,32;CTL1:(2,16),96,32;RESERVED:(3,6),128,32;CAL:(2,16),160,32;;",128,0,0,0
	.stabs	"DAC_SFRmap:t(2,66)=(2,65)",128,0,6722,0
	.stabs	"CMP_MemMap:T(2,67)=s40CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;CTL4:(2,16),128,32;CTL5:(2,16),160,32;TRIM0:(2,16),192,32;TRIM1:(2,16),224,32;TRIM2:(2,16),256,32;TRIM3:(2,16),288,32;;",128,0,0,0
	.stabs	"CMP_SFRmap:t(2,68)=(2,67)",128,0,6893,0
	.stabs	"OP_MemMap:T(2,69)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;TRIM0:(2,16),64,32;TRIM1:(2,16),96,32;TRIM2:(2,16),128,32;TRIM3:(2,16),160,32;;",128,0,0,0
	.stabs	"OP_SFRmap:t(2,70)=(2,69)",128,0,7328,0
	.stabs	"USART_MemMap:T(2,71)=s28CTLR:(2,16),0,32;BRGR:(2,16),32,32;STR:(2,16),64,32;:(2,72)=u4TBUFR:(2,16),0,32;RBUFR:(2,15),0,32;;,96,32;U7816R:(2,16),128,32;IER:(2,16),160,32;ADM:(2,16),192,32;;",128,0,0,0
	.stabs	"USART_SFRmap:t(2,73)=(2,71)",128,0,7628,0
	.stabs	"SPI_MemMap:T(2,74)=s16BRGR:(2,16),0,32;CTLR:(2,16),32,32;BUFR:(2,16),64,32;STR:(2,16),96,32;;",128,0,0,0
	.stabs	"SPI_SFRmap:t(2,75)=(2,74)",128,0,7962,0
	.stabs	"I2C_MemMap:T(2,76)=s36CTLR:(2,16),0,32;SR:(2,16),32,32;BUFR:(2,16),64,32;ADDR0:(2,16),96,32;BRGR:(2,16),128,32;ADDR1:(2,16),160,32;ADDR2:(2,16),192,32;ADDR3:(2,16),224,32;IER:(2,16),256,32;;",128,0,0,0
	.stabs	"I2C_SFRmap:t(2,77)=(2,76)",128,0,8119,0
	.stabs	"CAN_MemMap:T(2,78)=s64CTLR:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;ACRR:(2,16),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;INFR:(2,16),256,32;TX0R:(2,16),288,32;TX1R:(2,16),320,32;TX2R:(2,16),352,32;RXDATA0:(2,15),384,32;RXDATA1:(2,15),416,32;RXDATA2:(2,15),448,32;RXDATA3:(2,15),480,32;;",128,0,0,0
	.stabs	"CAN_SFRmap:t(2,79)=(2,78)",128,0,8379,0
	.stabs	"CANFD_MenMap:T(2,80)=s124CTLR0:(2,16),0,32;BRGR:(2,16),32,32;RCR:(2,15),64,32;EROR:(2,16),96,32;RESERVED1:(3,6),128,32;MSKR:(2,16),160,32;IER:(2,16),192,32;IFR:(2,16),224,32;RXDATA:(2,81)=ar(2,18);0;17;(2,15),256,576;TIMER:(2,16),832,32;CRC:(2,15),864,32;RESERVED2:(3,6),896,32;CTLR1:(2,16),928,32;AMSTA:(2,15),960,32;;",128,0,0,0
	.stabs	"CANFD_SFRMap:t(2,82)=(2,80)",128,0,9486,0
	.stabs	"EXIC_MemMap:T(2,83)=s24CTL0:(2,16),0,32;CTL1:(2,16),32,32;STATE:(2,16),64,32;RESERVED1:(3,6),96,32;WRITEBUF:(2,16),128,32;READBUF:(2,16),160,32;;",128,0,0,0
	.stabs	"EXIC_SFRmap:t(2,84)=(2,83)",128,0,10001,0
	.stabs	"RTC_MemMap:T(2,85)=s44CR:(2,16),0,32;ALRA:(2,16),32,32;TMR:(2,16),64,32;DTR:(2,16),96,32;ALRB:(2,16),128,32;TMER:(2,16),160,32;TCR:(2,16),192,32;IER:(2,16),224,32;IFR:(2,16),256,32;TMBR:(2,16),288,32;DTBR:(2,16),320,32;;",128,0,0,0
	.stabs	"RTC_SFRmap:t(2,86)=(2,85)",128,0,10099,0
	.stabs	"IWDT_MemMap:T(2,87)=s8CTL:(2,16),0,32;FD:(2,16),32,32;;",128,0,0,0
	.stabs	"IWDT_SFRmap:t(2,88)=(2,87)",128,0,10626,0
	.stabs	"WWDT_MemMap:T(2,89)=s12CTL:(2,16),0,32;CNT:(2,16),32,32;CTL1:(2,16),64,32;;",128,0,0,0
	.stabs	"WWDT_SFRmap:t(2,90)=(2,89)",128,0,10676,0
	.stabs	"EWDT_MenMap:T(2,91)=s8CTL:(2,16),0,32;CNT:(2,16),32,32;;",128,0,0,0
	.stabs	"EWDT_SFRmap:t(2,92)=(2,91)",128,0,10754,0
	.stabs	"CFGL_MemMap:T(2,93)=s12CTL0:(2,16),0,32;CTL1:(2,16),32,32;IFR:(2,16),64,32;;",128,0,0,0
	.stabs	"CFGL_SFRmap:t(2,94)=(2,93)",128,0,10841,0
	.stabs	"ECFGL_MenMap:T(2,95)=s96:(2,96)=u64:(2,97)=s64ECFGL0_CTL:(2,16),0,32;ECFGL1_CTL:(2,16),32,32;ECFGL2_CTL:(2,16),64,32;ECFGL3_CTL:(2,16),96,32;ECFGL4_CTL:(2,16),128,32;ECFGL5_CTL:(2,16),160,32;ECFGL6_CTL:(2,16),192,32;ECFGL7_CTL:(2,16),224,32;ECFGL8_CTL:(2,16),256,32;ECFGL9_CTL:(2,16),288,32;ECFGL10_CTL:(2,16),320,32;ECFGL11_CTL:(2,16),352,32;ECFGL12_CTL:(2,16),384,32;ECFGL13_CTL:(2,16),416,32;ECFGL14_CTL:(2,16),448,32;ECFGL15_CTL:(2,16),480,32;;,0,512;ECFGL_CTL:(2,98)=ar(2,18);0;15;(2,16),0,512;;,0,512;SOFTSEL:(2,16),512,32;FCLK:(2,16),544,32;IC:(2,16),576,32;IF:(2,16),608,32;RFCTL:(2,16),640,32;FFCTL:(2,16),672,32;ADC:(2,16),704,32;OUT:(2,15),736,32;;",128,0,0,0
	.stabs	"ECFGL_SFRmap:t(2,99)=(2,95)",128,0,11056,0
	.stabs	"RST_MemMap:T(2,100)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"RST_SFRmap:t(2,101)=(2,100)",128,0,11376,0
	.stabs	"PCLK_MemMap:T(2,102)=s16CTL0:(2,16),0,32;CTL1:(2,16),32,32;CTL2:(2,16),64,32;CTL3:(2,16),96,32;;",128,0,0,0
	.stabs	"PCLK_SFRmap:t(2,103)=(2,102)",128,0,11558,0
	.stabs	"PM_MemMap:T(2,104)=s36CTL0:(2,16),0,32;CTL1:(2,16),32,32;STA0:(2,15),64,32;STA1:(2,15),96,32;STAC:(2,16),128,32;CTL2:(2,16),160,32;CAL0:(2,16),192,32;CAL1:(2,16),224,32;CAL2:(2,16),256,32;;",128,0,0,0
	.stabs	"PM_SFRmap:t(2,105)=(2,104)",128,0,11744,0
	.stabs	"BKP_MemMap:T(2,106)=s96CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED:(2,107)=ar(2,18);0;13;(3,6),64,448;DATA:(2,108)=ar(2,18);0;7;(2,16),512,256;;",128,0,0,0
	.stabs	"BKP_SFRmap:t(2,109)=(2,106)",128,0,12216,0
	.stabs	"FLASH_MemMap:T(2,110)=s80ISPCON0:(2,16),0,32;ISPCON1:(2,16),32,32;ISPCMD:(2,16),64,32;ISPTRG:(2,16),96,32;RESERVED1:(3,6),128,32;CFG:(2,16),160,32;RESERVED2:(3,6),192,32;ISPADDR:(2,16),224,32;STATE:(2,16),256,32;RESERVED3:(3,6),288,32;NVMUNLOCK:(2,16),320,32;PROUNLOCK:(2,16),352,32;CFGUNLOCK:(2,16),384,32;RESERVED4:(3,6),416,32;CSSTART:(2,16),448,32;CSSTOP:(2,16),480,32;CSRES:(2,111)=ar(2,18);0;3;(2,16),512,128;;",128,0,0,0
	.stabs	"FLASH_SFRmap:t(2,112)=(2,110)",128,0,12315,0
	.stabs	"CRC_MemMap:T(2,113)=s32CTL:(2,16),0,32;DATA:(2,16),32,32;RSLT:(2,15),64,32;INIT:(2,16),96,32;PLN:(2,16),128,32;RXOR:(2,16),160,32;IDATA:(2,16),192,32;TEMP:(2,15),224,32;;",128,0,0,0
	.stabs	"CRC_SFRmap:t(2,114)=(2,113)",128,0,12508,0
	.stabs	"AES_MenMap:T(2,115)=s48CTL:(2,16),0,32;INT:(2,16),32,32;RESERVED1:(3,6),64,32;RESERVED2:(3,6),96,32;INPUT0:(2,16),128,32;INPUT1:(2,16),160,32;INPUT2:(2,16),192,32;INPUT3:(2,16),224,32;OUTPUT0:(2,15),256,32;OUTPUT1:(2,15),288,32;OUTPUT2:(2,15),320,32;OUTPUT3:(2,15),352,32;;",128,0,0,0
	.stabs	"AES_SFRmap:t(2,116)=(2,115)",128,0,12573,0
	.stabs	"RNG_MenMap:T(2,117)=s16CTL:(2,16),0,32;STATE:(2,16),32,32;SEED:(2,15),64,32;DR:(2,15),96,32;;",128,0,0,0
	.stabs	"RNG_SFRmap:t(2,118)=(2,117)",128,0,12673,0
	.stabs	"FlexMUX_MenMap:T(2,119)=s8SOU:(2,16),0,32;TAR:(2,16),32,32;;",128,0,0,0
	.stabs	"FlexMUX_SFRmap:t(2,120)=(2,119)",128,0,12774,0
	.stabs	"FDC_MenMap:T(2,121)=s128CTL:(2,16),0,32;MOD:(2,16),32,32;CNT:(2,15),64,32;IDLY:(2,16),96,32;CH0CTL:(2,16),128,32;CH1CTL:(2,16),160,32;CH2CTL:(2,16),192,32;CH3CTL:(2,16),224,32;RESERVED:(2,122)=ar(2,18);0;3;(3,6),256,128;CH0DLY0:(2,16),384,32;CH0DLY1:(2,16),416,32;CH0DLY2:(2,16),448,32;RESERVED5:(3,6),480,32;CH1DLY0:(2,16),512,32;CH1DLY1:(2,16),544,32;CH1DLY2:(2,16),576,32;RESERVED6:(3,6),608,32;CH2DLY0:(2,16),640,32;CH2DLY1:(2,16),672,32;CH2DLY2:(2,16),704,32;RESERVED7:(3,6),736,32;CH3DLY0:(2,16),768,32;CH3DLY1:(2,16),800,32;CH3DLY2:(2,16),832,32;RESERVED8:(3,6),864,32;PO0DLY:(2,16),896,32;PO1DLY:(2,16),928,32;PO2DLY:(2,16),960,32;PO3DLY:(2,16),992,32;;",128,0,0,0
	.stabs	"FDC_SFRmap:t(2,123)=(2,121)",128,0,12956,0
	.stabs	"FlexRM_MenMap:T(2,124)=s24CTL:(2,16),0,32;GPSR0:(2,16),32,32;GPSR1:(2,16),64,32;GCSR0:(2,16),96,32;GCSR1:(2,16),128,32;GCSR2:(2,16),160,32;;",128,0,0,0
	.stabs	"FlexRM_SFRmap:t(2,125)=(2,124)",128,0,13434,0
	.stabs	"CACHE_MenMap:T(2,126)=s4CTLR:(2,16),0,32;;",128,0,0,0
	.stabs	"CACHE_SFRmap:t(2,127)=(2,126)",128,0,13852,0
	.stabn	162,0,0,0
	.stabs	"OSC_InitTypeDef:t(1,1)=(1,2)=s16m_InputSource:(3,6),0,32;m_CLKDivision:(3,6),32,32;m_PLLInputSource:(3,6),64,32;m_StartDelay:(3,6),96,32;;",128,0,31,0
	.stabn	162,0,0,0
	.section .text$SFR_Config
	.type	.text$SFR_Config$scode_local_1, @function
	.text$SFR_Config$scode_loacal_1:
	.align	1
	.stabs	"SFR_Config:f(3,6)",36,0,13915,SFR_Config
	.stabs	"SfrMem:p(3,6)",160,0,13915,0
	.stabs	"SfrMask:p(3,6)",160,0,13915,4
	.stabs	"WriteVal:p(3,6)",160,0,13915,8
	.type	SFR_Config, @function
SFR_Config:
	.stabd	46,0,0
	.stabs	"C:\\kf32_workspace_copy\\KF32A156_DEMO_PMSM_FOC_V1_1\\inc/KF32A9K1XXX.h",132,0,0,.Ltext1
.Ltext1:
	.stabn	68,0,13916,.LM0-.LFBB1
.LM0:
.LFBB1:
	SUB	sp,#12
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	ST.w	[sp+#2],r2
	.stabn	68,0,13917,.LM1-.LFBB1
.LM1:
	LD.w	r5,[sp]
	LD.w	r4,[sp+#1]
	ANL	r4,r5,r4
	LD.w	r5,[sp+#2]
	ORL	r5,r4,r5
	.stabn	68,0,13918,.LM2-.LFBB1
.LM2:
	MOV	r0,r5
	ADD	sp,#12
	JMP	lr
	.size	SFR_Config, .-SFR_Config
.Lscope1:
	.stabs	"",36,0,0,.Lscope1-.LFBB1
	.stabd	78,0,0
	.section .text$OSC_SCLK_Configuration
	.type	.text$OSC_SCLK_Configuration$scode_local_2, @function
	.text$OSC_SCLK_Configuration$scode_loacal_2:
	.align	1
	.stabs	"OSC_SCLK_Configuration:F(0,15)",36,0,26,OSC_SCLK_Configuration
	.stabs	"oscInitStruct:p(0,16)=*(1,1)",160,0,26,8
	.export	OSC_SCLK_Configuration
	.type	OSC_SCLK_Configuration, @function
OSC_SCLK_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext2
.Ltext2:
	.stabn	68,0,27,.LM3-.LFBB2
.LM3:
.LFBB2:
	PUSH	{r6, lr}
	SUB	sp,#12
	ST.w	[sp+#2],r0
	.stabn	68,0,28,.LM4-.LFBB2
.LM4:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,29,.LM5-.LFBB2
.LM5:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,32,.LM6-.LFBB2
.LM6:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	MOV	r3,#3
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L4
	MOV	r5,#0
.L4:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,33,.LM7-.LFBB2
.LM7:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	CMP	r4,#7
	JLS	.L5
	MOV	r5,#0
.L5:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,34,.LM8-.LFBB2
.LM8:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	MOV	r3,#1
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L6
	MOV	r5,#0
.L6:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,35,.LM9-.LFBB2
.LM9:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L7
	MOV	r5,#0
.L7:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,37,.LM10-.LFBB2
.LM10:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#3
	JZ	.L10
	CMP	r5,#4
	JZ	.L11
	CMP	r5,#2
	JNZ	.L13
.L9:
	.stabn	68,0,41,.LM11-.LFBB2
.LM11:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	LSL	r5,#20
	MOV	r0,r4
	LD	r1,#-15728641
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,42,.LM12-.LFBB2
.LM12:
	JMP	.L12
.L10:
	.stabn	68,0,45,.LM13-.LFBB2
.LM13:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	LSL	r5,#16
	MOV	r0,r4
	LD	r1,#-983041
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,46,.LM14-.LFBB2
.LM14:
	JMP	.L12
.L11:
	.stabn	68,0,49,.LM15-.LFBB2
.LM15:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	MOV	r3,#12
	LSL	r4,r5,r3
	LD.w	r5,[sp]
	ORL	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,50,.LM16-.LFBB2
.LM16:
	LD.w	r5,[sp+#1]
	SET	r5,#12
	ST.w	[sp+#1],r5
	.stabn	68,0,52,.LM17-.LFBB2
.LM17:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	MOV	r0,r4
	LD	r1,#-15728641
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,53,.LM18-.LFBB2
.LM18:
	JMP	.L12
.L13:
	.stabn	68,0,54,.LM19-.LFBB2
.LM19:
	NOP
.L12:
	.stabn	68,0,57,.LM20-.LFBB2
.LM20:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	ADD	r5,r5,r5
	.stabn	68,0,58,.LM21-.LFBB2
.LM21:
	LD.w	r4,[sp+#2]
	LD.w	r4,[r4+#1]
	LSL	r4,#16
	ORL	r4,r5,r4
	.stabn	68,0,57,.LM22-.LFBB2
.LM22:
	LD.w	r5,[sp]
	ORL	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,59,.LM23-.LFBB2
.LM23:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5]
	LD.w	r3,[sp+#1]
	LD	r5,#458766
	ORL	r5,r3,r5
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,60,.LM24-.LFBB2
.LM24:
	ADD	sp,#12
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_SCLK_Configuration, .-OSC_SCLK_Configuration
	.stabs	"tmpreg:(3,6)",128,0,28,0
	.stabs	"tmpmask:(3,6)",128,0,29,4
	.stabn	192,0,0,.LFBB2-.LFBB2
	.stabn	224,0,0,.Lscope2-.LFBB2
.Lscope2:
	.stabs	"",36,0,0,.Lscope2-.LFBB2
	.stabd	78,0,0
	.section .text$OSC_HFCK_Configuration
	.type	.text$OSC_HFCK_Configuration$scode_local_3, @function
	.text$OSC_HFCK_Configuration$scode_loacal_3:
	.align	1
	.stabs	"OSC_HFCK_Configuration:F(0,15)",36,0,68,OSC_HFCK_Configuration
	.stabs	"oscInitStruct:p(0,16)",160,0,68,8
	.export	OSC_HFCK_Configuration
	.type	OSC_HFCK_Configuration, @function
OSC_HFCK_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext3
.Ltext3:
	.stabn	68,0,69,.LM25-.LFBB3
.LM25:
.LFBB3:
	PUSH	{r6, lr}
	SUB	sp,#12
	ST.w	[sp+#2],r0
	.stabn	68,0,70,.LM26-.LFBB3
.LM26:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,71,.LM27-.LFBB3
.LM27:
	MOV	r5,#0
	ST.w	[sp+#1],r5
	.stabn	68,0,74,.LM28-.LFBB3
.LM28:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	MOV	r3,#3
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L15
	MOV	r5,#0
.L15:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,75,.LM29-.LFBB3
.LM29:
	LD.w	r5,[sp+#2]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	CMP	r4,#7
	JLS	.L16
	MOV	r5,#0
.L16:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,76,.LM30-.LFBB3
.LM30:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	MOV	r3,#1
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L17
	MOV	r5,#0
.L17:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,77,.LM31-.LFBB3
.LM31:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L18
	MOV	r5,#0
.L18:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,79,.LM32-.LFBB3
.LM32:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	CMP	r5,#2
	JZ	.L20
	CMP	r5,#4
	JZ	.L21
	JMP	.L23
.L20:
	.stabn	68,0,83,.LM33-.LFBB3
.LM33:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	LSL	r5,#20
	MOV	r0,r4
	LD	r1,#-15728641
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,84,.LM34-.LFBB3
.LM34:
	JMP	.L22
.L21:
	.stabn	68,0,87,.LM35-.LFBB3
.LM35:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#2]
	MOV	r3,#12
	LSL	r4,r5,r3
	LD.w	r5,[sp]
	ORL	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,88,.LM36-.LFBB3
.LM36:
	LD.w	r5,[sp+#1]
	SET	r5,#12
	ST.w	[sp+#1],r5
	.stabn	68,0,90,.LM37-.LFBB3
.LM37:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#3]
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#3]
	MOV	r0,r4
	LD	r1,#-15728641
	MOV	r2,r5
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,91,.LM38-.LFBB3
.LM38:
	JMP	.L22
.L23:
	.stabn	68,0,92,.LM39-.LFBB3
.LM39:
	NOP
.L22:
	.stabn	68,0,95,.LM40-.LFBB3
.LM40:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5]
	MOV	r3,#9
	LSL	r4,r5,r3
	.stabn	68,0,96,.LM41-.LFBB3
.LM41:
	LD.w	r5,[sp+#2]
	LD.w	r5,[r5+#1]
	LSL	r5,#20
	ORL	r4,r4,r5
	.stabn	68,0,95,.LM42-.LFBB3
.LM42:
	LD.w	r5,[sp]
	ORL	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,97,.LM43-.LFBB3
.LM43:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5]
	LD.w	r3,[sp+#1]
	LD	r5,#15732224
	ORL	r5,r3,r5
	NOT	r5,r5
	MOV	r0,r4
	MOV	r1,r5
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,98,.LM44-.LFBB3
.LM44:
	ADD	sp,#12
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_HFCK_Configuration, .-OSC_HFCK_Configuration
	.stabs	"tmpreg:(3,6)",128,0,70,0
	.stabs	"tmpmask:(3,6)",128,0,71,4
	.stabn	192,0,0,.LFBB3-.LFBB3
	.stabn	224,0,0,.Lscope3-.LFBB3
.Lscope3:
	.stabs	"",36,0,0,.Lscope3-.LFBB3
	.stabd	78,0,0
	.section .text$OSC_LFCK_Configuration
	.type	.text$OSC_LFCK_Configuration$scode_local_4, @function
	.text$OSC_LFCK_Configuration$scode_loacal_4:
	.align	1
	.stabs	"OSC_LFCK_Configuration:F(0,15)",36,0,106,OSC_LFCK_Configuration
	.stabs	"oscInitStruct:p(0,16)",160,0,106,4
	.export	OSC_LFCK_Configuration
	.type	OSC_LFCK_Configuration, @function
OSC_LFCK_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext4
.Ltext4:
	.stabn	68,0,107,.LM45-.LFBB4
.LM45:
.LFBB4:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,108,.LM46-.LFBB4
.LM46:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,111,.LM47-.LFBB4
.LM47:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5]
	MOV	r5,#1
	CMP	r4,#1
	JLS	.L25
	MOV	r5,#0
.L25:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,112,.LM48-.LFBB4
.LM48:
	LD.w	r5,[sp+#1]
	LD.w	r4,[r5+#1]
	MOV	r5,#1
	CMP	r4,#7
	JLS	.L26
	MOV	r5,#0
.L26:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,114,.LM49-.LFBB4
.LM49:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	CMP	r5,#1
	JNZ	.L27
	.stabn	68,0,117,.LM50-.LFBB4
.LM50:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#3]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L28
	MOV	r5,#0
.L28:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,119,.LM51-.LFBB4
.LM51:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#3]
	LSL	r5,#16
	ST.w	[sp],r5
	.stabn	68,0,120,.LM52-.LFBB4
.LM52:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#3]
	MOV	r0,r5
	LD	r1,#-983041
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
.L27:
	.stabn	68,0,127,.LM53-.LFBB4
.LM53:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5]
	MOV	r3,#6
	LSL	r4,r5,r3
	.stabn	68,0,128,.LM54-.LFBB4
.LM54:
	LD.w	r5,[sp+#1]
	LD.w	r5,[r5+#1]
	LSL	r5,#24
	.stabn	68,0,127,.LM55-.LFBB4
.LM55:
	ORL	r5,r4,r5
	ST.w	[sp],r5
	.stabn	68,0,129,.LM56-.LFBB4
.LM56:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-117440577
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,130,.LM57-.LFBB4
.LM57:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_LFCK_Configuration, .-OSC_LFCK_Configuration
	.stabs	"tmpreg:(3,6)",128,0,108,0
	.stabn	192,0,0,.LFBB4-.LFBB4
	.stabn	224,0,0,.Lscope4-.LFBB4
.Lscope4:
	.stabs	"",36,0,0,.Lscope4-.LFBB4
	.stabd	78,0,0
	.section .text$OSC_Struct_Init
	.type	.text$OSC_Struct_Init$scode_local_5, @function
	.text$OSC_Struct_Init$scode_loacal_5:
	.align	1
	.stabs	"OSC_Struct_Init:F(0,15)",36,0,138,OSC_Struct_Init
	.stabs	"oscInitStruct:p(0,16)",160,0,138,0
	.export	OSC_Struct_Init
	.type	OSC_Struct_Init, @function
OSC_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext5
.Ltext5:
	.stabn	68,0,139,.LM58-.LFBB5
.LM58:
.LFBB5:
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,141,.LM59-.LFBB5
.LM59:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5],r4
	.stabn	68,0,143,.LM60-.LFBB5
.LM60:
	LD.w	r5,[sp]
	MOV	r4,#7
	ST.w	[r5+#1],r4
	.stabn	68,0,145,.LM61-.LFBB5
.LM61:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#2],r4
	.stabn	68,0,147,.LM62-.LFBB5
.LM62:
	LD.w	r5,[sp]
	MOV	r4,#0
	ST.w	[r5+#3],r4
	.stabn	68,0,148,.LM63-.LFBB5
.LM63:
	ADD	sp,#4
	JMP	lr
	.size	OSC_Struct_Init, .-OSC_Struct_Init
.Lscope5:
	.stabs	"",36,0,0,.Lscope5-.LFBB5
	.stabd	78,0,0
	.section .text$OSC_LFCK_Division_Config
	.type	.text$OSC_LFCK_Division_Config$scode_local_6, @function
	.text$OSC_LFCK_Division_Config$scode_loacal_6:
	.align	1
	.stabs	"OSC_LFCK_Division_Config:F(0,15)",36,0,172,OSC_LFCK_Division_Config
	.stabs	"LFDivision:p(3,6)",160,0,172,4
	.export	OSC_LFCK_Division_Config
	.type	OSC_LFCK_Division_Config, @function
OSC_LFCK_Division_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext6
.Ltext6:
	.stabn	68,0,173,.LM64-.LFBB6
.LM64:
.LFBB6:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,174,.LM65-.LFBB6
.LM65:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,177,.LM66-.LFBB6
.LM66:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#7
	JLS	.L31
	MOV	r5,#0
.L31:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,180,.LM67-.LFBB6
.LM67:
	LD.w	r5,[sp+#1]
	LSL	r5,#24
	ST.w	[sp],r5
	.stabn	68,0,181,.LM68-.LFBB6
.LM68:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-117440513
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,182,.LM69-.LFBB6
.LM69:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_LFCK_Division_Config, .-OSC_LFCK_Division_Config
	.stabs	"tmpreg:(3,6)",128,0,174,0
	.stabn	192,0,0,.LFBB6-.LFBB6
	.stabn	224,0,0,.Lscope6-.LFBB6
.Lscope6:
	.stabs	"",36,0,0,.Lscope6-.LFBB6
	.stabd	78,0,0
	.section .text$OSC_HFCK_Division_Config
	.type	.text$OSC_HFCK_Division_Config$scode_local_7, @function
	.text$OSC_HFCK_Division_Config$scode_loacal_7:
	.align	1
	.stabs	"OSC_HFCK_Division_Config:F(0,15)",36,0,200,OSC_HFCK_Division_Config
	.stabs	"HFDivision:p(3,6)",160,0,200,4
	.export	OSC_HFCK_Division_Config
	.type	OSC_HFCK_Division_Config, @function
OSC_HFCK_Division_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext7
.Ltext7:
	.stabn	68,0,201,.LM70-.LFBB7
.LM70:
.LFBB7:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,202,.LM71-.LFBB7
.LM71:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,205,.LM72-.LFBB7
.LM72:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#9
	JLS	.L33
	MOV	r5,#0
.L33:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,208,.LM73-.LFBB7
.LM73:
	LD.w	r5,[sp+#1]
	LSL	r5,#20
	ST.w	[sp],r5
	.stabn	68,0,209,.LM74-.LFBB7
.LM74:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-15728641
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,210,.LM75-.LFBB7
.LM75:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_HFCK_Division_Config, .-OSC_HFCK_Division_Config
	.stabs	"tmpreg:(3,6)",128,0,202,0
	.stabn	192,0,0,.LFBB7-.LFBB7
	.stabn	224,0,0,.Lscope7-.LFBB7
.Lscope7:
	.stabs	"",36,0,0,.Lscope7-.LFBB7
	.stabd	78,0,0
	.section .text$OSC_SCK_Division_Config
	.type	.text$OSC_SCK_Division_Config$scode_local_8, @function
	.text$OSC_SCK_Division_Config$scode_loacal_8:
	.align	1
	.stabs	"OSC_SCK_Division_Config:F(0,15)",36,0,226,OSC_SCK_Division_Config
	.stabs	"SclkDivision:p(3,6)",160,0,226,4
	.export	OSC_SCK_Division_Config
	.type	OSC_SCK_Division_Config, @function
OSC_SCK_Division_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext8
.Ltext8:
	.stabn	68,0,227,.LM76-.LFBB8
.LM76:
.LFBB8:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,228,.LM77-.LFBB8
.LM77:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,231,.LM78-.LFBB8
.LM78:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#7
	JLS	.L35
	MOV	r5,#0
.L35:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,234,.LM79-.LFBB8
.LM79:
	LD.w	r5,[sp+#1]
	LSL	r5,#16
	ST.w	[sp],r5
	.stabn	68,0,235,.LM80-.LFBB8
.LM80:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-458753
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,236,.LM81-.LFBB8
.LM81:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_SCK_Division_Config, .-OSC_SCK_Division_Config
	.stabs	"tmpreg:(3,6)",128,0,228,0
	.stabn	192,0,0,.LFBB8-.LFBB8
	.stabn	224,0,0,.Lscope8-.LFBB8
.Lscope8:
	.stabs	"",36,0,0,.Lscope8-.LFBB8
	.stabd	78,0,0
	.section .text$OSC_PLL_Input_Source_Config
	.type	.text$OSC_PLL_Input_Source_Config$scode_local_9, @function
	.text$OSC_PLL_Input_Source_Config$scode_loacal_9:
	.align	1
	.stabs	"OSC_PLL_Input_Source_Config:F(0,15)",36,0,246,OSC_PLL_Input_Source_Config
	.stabs	"NewState:p(3,6)",160,0,246,0
	.export	OSC_PLL_Input_Source_Config
	.type	OSC_PLL_Input_Source_Config, @function
OSC_PLL_Input_Source_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext9
.Ltext9:
	.stabn	68,0,247,.LM82-.LFBB9
.LM82:
.LFBB9:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,249,.LM83-.LFBB9
.LM83:
	LD.w	r5,[sp]
	MOV	r3,#1
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L37
	MOV	r5,#0
.L37:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,252,.LM84-.LFBB9
.LM84:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L38
	.stabn	68,0,255,.LM85-.LFBB9
.LM85:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 255 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #12
// inline asm end
	JMP	.L36
.L38:
	.stabn	68,0,260,.LM86-.LFBB9
.LM86:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 260 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #12
// inline asm end
.L36:
	.stabn	68,0,262,.LM87-.LFBB9
.LM87:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_PLL_Input_Source_Config, .-OSC_PLL_Input_Source_Config
.Lscope9:
	.stabs	"",36,0,0,.Lscope9-.LFBB9
	.stabd	78,0,0
	.section .text$OSC_HFCK_Source_Config
	.type	.text$OSC_HFCK_Source_Config$scode_local_10, @function
	.text$OSC_HFCK_Source_Config$scode_loacal_10:
	.align	1
	.stabs	"OSC_HFCK_Source_Config:F(0,15)",36,0,274,OSC_HFCK_Source_Config
	.stabs	"HFSource:p(3,6)",160,0,274,4
	.export	OSC_HFCK_Source_Config
	.type	OSC_HFCK_Source_Config, @function
OSC_HFCK_Source_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext10
.Ltext10:
	.stabn	68,0,275,.LM88-.LFBB10
.LM88:
.LFBB10:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,276,.LM89-.LFBB10
.LM89:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,279,.LM90-.LFBB10
.LM90:
	LD.w	r5,[sp+#1]
	MOV	r3,#3
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L41
	MOV	r5,#0
.L41:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,282,.LM91-.LFBB10
.LM91:
	LD.w	r5,[sp+#1]
	LSL	r5,#9
	ST.w	[sp],r5
	.stabn	68,0,283,.LM92-.LFBB10
.LM92:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-3585
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,284,.LM93-.LFBB10
.LM93:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_HFCK_Source_Config, .-OSC_HFCK_Source_Config
	.stabs	"tmpreg:(3,6)",128,0,276,0
	.stabn	192,0,0,.LFBB10-.LFBB10
	.stabn	224,0,0,.Lscope10-.LFBB10
.Lscope10:
	.stabs	"",36,0,0,.Lscope10-.LFBB10
	.stabd	78,0,0
	.section .text$OSC_HFCK_Enable
	.type	.text$OSC_HFCK_Enable$scode_local_11, @function
	.text$OSC_HFCK_Enable$scode_loacal_11:
	.align	1
	.stabs	"OSC_HFCK_Enable:F(0,15)",36,0,293,OSC_HFCK_Enable
	.stabs	"NewState:p(2,2)",160,0,293,0
	.export	OSC_HFCK_Enable
	.type	OSC_HFCK_Enable, @function
OSC_HFCK_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext11
.Ltext11:
	.stabn	68,0,294,.LM94-.LFBB11
.LM94:
.LFBB11:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,296,.LM95-.LFBB11
.LM95:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L43
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L44
.L43:
	MOV	r5,#1
	JMP	.L45
.L44:
	MOV	r5,#0
.L45:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,299,.LM96-.LFBB11
.LM96:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L46
	.stabn	68,0,302,.LM97-.LFBB11
.LM97:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 302 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #8
// inline asm end
	JMP	.L42
.L46:
	.stabn	68,0,307,.LM98-.LFBB11
.LM98:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 307 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #8
// inline asm end
.L42:
	.stabn	68,0,309,.LM99-.LFBB11
.LM99:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_HFCK_Enable, .-OSC_HFCK_Enable
.Lscope11:
	.stabs	"",36,0,0,.Lscope11-.LFBB11
	.stabd	78,0,0
	.section .text$OSC_LFCK_Source_Config
	.type	.text$OSC_LFCK_Source_Config$scode_local_12, @function
	.text$OSC_LFCK_Source_Config$scode_loacal_12:
	.align	1
	.stabs	"OSC_LFCK_Source_Config:F(0,15)",36,0,319,OSC_LFCK_Source_Config
	.stabs	"NewState:p(3,6)",160,0,319,0
	.export	OSC_LFCK_Source_Config
	.type	OSC_LFCK_Source_Config, @function
OSC_LFCK_Source_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext12
.Ltext12:
	.stabn	68,0,320,.LM100-.LFBB12
.LM100:
.LFBB12:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,322,.LM101-.LFBB12
.LM101:
	MOV	r5,#1
	LD.w	r4,[sp]
	CMP	r4,#1
	JLS	.L49
	MOV	r5,#0
.L49:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,325,.LM102-.LFBB12
.LM102:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L50
	.stabn	68,0,328,.LM103-.LFBB12
.LM103:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 328 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #6
// inline asm end
	JMP	.L48
.L50:
	.stabn	68,0,333,.LM104-.LFBB12
.LM104:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 333 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #6
// inline asm end
.L48:
	.stabn	68,0,335,.LM105-.LFBB12
.LM105:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_LFCK_Source_Config, .-OSC_LFCK_Source_Config
.Lscope12:
	.stabs	"",36,0,0,.Lscope12-.LFBB12
	.stabd	78,0,0
	.section .text$OSC_LFCK_Enable
	.type	.text$OSC_LFCK_Enable$scode_local_13, @function
	.text$OSC_LFCK_Enable$scode_loacal_13:
	.align	1
	.stabs	"OSC_LFCK_Enable:F(0,15)",36,0,344,OSC_LFCK_Enable
	.stabs	"NewState:p(2,2)",160,0,344,0
	.export	OSC_LFCK_Enable
	.type	OSC_LFCK_Enable, @function
OSC_LFCK_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext13
.Ltext13:
	.stabn	68,0,345,.LM106-.LFBB13
.LM106:
.LFBB13:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,347,.LM107-.LFBB13
.LM107:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L53
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L54
.L53:
	MOV	r5,#1
	JMP	.L55
.L54:
	MOV	r5,#0
.L55:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,350,.LM108-.LFBB13
.LM108:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L56
	.stabn	68,0,353,.LM109-.LFBB13
.LM109:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 353 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #4
// inline asm end
	JMP	.L52
.L56:
	.stabn	68,0,358,.LM110-.LFBB13
.LM110:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 358 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #4
// inline asm end
.L52:
	.stabn	68,0,360,.LM111-.LFBB13
.LM111:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_LFCK_Enable, .-OSC_LFCK_Enable
.Lscope13:
	.stabs	"",36,0,0,.Lscope13-.LFBB13
	.stabd	78,0,0
	.section .text$OSC_SCK_Source_Config
	.type	.text$OSC_SCK_Source_Config$scode_local_14, @function
	.text$OSC_SCK_Source_Config$scode_loacal_14:
	.align	1
	.stabs	"OSC_SCK_Source_Config:F(0,15)",36,0,374,OSC_SCK_Source_Config
	.stabs	"SclkSource:p(3,6)",160,0,374,4
	.export	OSC_SCK_Source_Config
	.type	OSC_SCK_Source_Config, @function
OSC_SCK_Source_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext14
.Ltext14:
	.stabn	68,0,375,.LM112-.LFBB14
.LM112:
.LFBB14:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,376,.LM113-.LFBB14
.LM113:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,379,.LM114-.LFBB14
.LM114:
	LD.w	r5,[sp+#1]
	MOV	r3,#3
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L59
	MOV	r5,#0
.L59:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,382,.LM115-.LFBB14
.LM115:
	LD.w	r5,[sp+#1]
	ADD	r5,r5,r5
	ST.w	[sp],r5
	.stabn	68,0,383,.LM116-.LFBB14
.LM116:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5]
	MOV	r0,r5
	MOV	r1,#14
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,384,.LM117-.LFBB14
.LM117:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_SCK_Source_Config, .-OSC_SCK_Source_Config
	.stabs	"tmpreg:(3,6)",128,0,376,0
	.stabn	192,0,0,.LFBB14-.LFBB14
	.stabn	224,0,0,.Lscope14-.LFBB14
.Lscope14:
	.stabs	"",36,0,0,.Lscope14-.LFBB14
	.stabd	78,0,0
	.section .text$OSC_Backup_Write_Read_Enable
	.type	.text$OSC_Backup_Write_Read_Enable$scode_local_15, @function
	.text$OSC_Backup_Write_Read_Enable$scode_loacal_15:
	.align	1
	.stabs	"OSC_Backup_Write_Read_Enable:F(0,15)",36,0,392,OSC_Backup_Write_Read_Enable
	.stabs	"NewState:p(2,2)",160,0,392,0
	.export	OSC_Backup_Write_Read_Enable
	.type	OSC_Backup_Write_Read_Enable, @function
OSC_Backup_Write_Read_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext15
.Ltext15:
	.stabn	68,0,393,.LM118-.LFBB15
.LM118:
.LFBB15:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,395,.LM119-.LFBB15
.LM119:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L61
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L62
.L61:
	MOV	r5,#1
	JMP	.L63
.L62:
	MOV	r5,#0
.L63:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,398,.LM120-.LFBB15
.LM120:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L64
	.stabn	68,0,401,.LM121-.LFBB15
.LM121:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 401 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #0
// inline asm end
	JMP	.L60
.L64:
	.stabn	68,0,406,.LM122-.LFBB15
.LM122:
	MOV	r5,#1
	LSL	r5,#30
// inline asm begin
	// 406 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #0
// inline asm end
.L60:
	.stabn	68,0,408,.LM123-.LFBB15
.LM123:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_Backup_Write_Read_Enable, .-OSC_Backup_Write_Read_Enable
.Lscope15:
	.stabs	"",36,0,0,.Lscope15-.LFBB15
	.stabd	78,0,0
	.section .text$OSC_SCLK_Output_Enable
	.type	.text$OSC_SCLK_Output_Enable$scode_local_16, @function
	.text$OSC_SCLK_Output_Enable$scode_loacal_16:
	.align	1
	.stabs	"OSC_SCLK_Output_Enable:F(0,15)",36,0,417,OSC_SCLK_Output_Enable
	.stabs	"NewState:p(2,2)",160,0,417,0
	.export	OSC_SCLK_Output_Enable
	.type	OSC_SCLK_Output_Enable, @function
OSC_SCLK_Output_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext16
.Ltext16:
	.stabn	68,0,418,.LM124-.LFBB16
.LM124:
.LFBB16:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,420,.LM125-.LFBB16
.LM125:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L67
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L68
.L67:
	MOV	r5,#1
	JMP	.L69
.L68:
	MOV	r5,#0
.L69:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,423,.LM126-.LFBB16
.LM126:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L70
	.stabn	68,0,426,.LM127-.LFBB16
.LM127:
	LD	r5,#1073741828
// inline asm begin
	// 426 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #28
// inline asm end
	JMP	.L66
.L70:
	.stabn	68,0,431,.LM128-.LFBB16
.LM128:
	LD	r5,#1073741828
// inline asm begin
	// 431 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #28
// inline asm end
.L66:
	.stabn	68,0,433,.LM129-.LFBB16
.LM129:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_SCLK_Output_Enable, .-OSC_SCLK_Output_Enable
.Lscope16:
	.stabs	"",36,0,0,.Lscope16-.LFBB16
	.stabd	78,0,0
	.section .text$OSC_SCLK_Output_Select
	.type	.text$OSC_SCLK_Output_Select$scode_local_17, @function
	.text$OSC_SCLK_Output_Select$scode_loacal_17:
	.align	1
	.stabs	"OSC_SCLK_Output_Select:F(0,15)",36,0,448,OSC_SCLK_Output_Select
	.stabs	"ClkSource:p(3,6)",160,0,448,4
	.export	OSC_SCLK_Output_Select
	.type	OSC_SCLK_Output_Select, @function
OSC_SCLK_Output_Select:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext17
.Ltext17:
	.stabn	68,0,449,.LM130-.LFBB17
.LM130:
.LFBB17:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,450,.LM131-.LFBB17
.LM131:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,452,.LM132-.LFBB17
.LM132:
	LD.w	r5,[sp+#1]
	MOV	r3,#3
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L73
	MOV	r5,#0
.L73:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,455,.LM133-.LFBB17
.LM133:
	LD.w	r5,[sp+#1]
	LSL	r5,#25
	ST.w	[sp],r5
	.stabn	68,0,456,.LM134-.LFBB17
.LM134:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-234881025
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#1],r5
	.stabn	68,0,457,.LM135-.LFBB17
.LM135:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_SCLK_Output_Select, .-OSC_SCLK_Output_Select
	.stabs	"tmpreg:(3,6)",128,0,450,0
	.stabn	192,0,0,.LFBB17-.LFBB17
	.stabn	224,0,0,.Lscope17-.LFBB17
.Lscope17:
	.stabs	"",36,0,0,.Lscope17-.LFBB17
	.stabd	78,0,0
	.section .text$OSC_SCLK_Output_Division_Config
	.type	.text$OSC_SCLK_Output_Division_Config$scode_local_18, @function
	.text$OSC_SCLK_Output_Division_Config$scode_loacal_18:
	.align	1
	.stabs	"OSC_SCLK_Output_Division_Config:F(0,15)",36,0,473,OSC_SCLK_Output_Division_Config
	.stabs	"OutputDivision:p(3,6)",160,0,473,4
	.export	OSC_SCLK_Output_Division_Config
	.type	OSC_SCLK_Output_Division_Config, @function
OSC_SCLK_Output_Division_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext18
.Ltext18:
	.stabn	68,0,474,.LM136-.LFBB18
.LM136:
.LFBB18:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,475,.LM137-.LFBB18
.LM137:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,478,.LM138-.LFBB18
.LM138:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#7
	JLS	.L75
	MOV	r5,#0
.L75:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,481,.LM139-.LFBB18
.LM139:
	LD.w	r5,[sp+#1]
	LSL	r5,#29
	ST.w	[sp],r5
	.stabn	68,0,482,.LM140-.LFBB18
.LM140:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#536870911
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#1],r5
	.stabn	68,0,483,.LM141-.LFBB18
.LM141:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_SCLK_Output_Division_Config, .-OSC_SCLK_Output_Division_Config
	.stabs	"tmpreg:(3,6)",128,0,475,0
	.stabn	192,0,0,.LFBB18-.LFBB18
	.stabn	224,0,0,.Lscope18-.LFBB18
.Lscope18:
	.stabs	"",36,0,0,.Lscope18-.LFBB18
	.stabd	78,0,0
	.section .text$OSC_Clock_Failure_Check_Enable
	.type	.text$OSC_Clock_Failure_Check_Enable$scode_local_19, @function
	.text$OSC_Clock_Failure_Check_Enable$scode_loacal_19:
	.align	1
	.stabs	"OSC_Clock_Failure_Check_Enable:F(0,15)",36,0,491,OSC_Clock_Failure_Check_Enable
	.stabs	"NewState:p(2,2)",160,0,491,0
	.export	OSC_Clock_Failure_Check_Enable
	.type	OSC_Clock_Failure_Check_Enable, @function
OSC_Clock_Failure_Check_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext19
.Ltext19:
	.stabn	68,0,492,.LM142-.LFBB19
.LM142:
.LFBB19:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,494,.LM143-.LFBB19
.LM143:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L77
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L78
.L77:
	MOV	r5,#1
	JMP	.L79
.L78:
	MOV	r5,#0
.L79:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,497,.LM144-.LFBB19
.LM144:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L80
	.stabn	68,0,500,.LM145-.LFBB19
.LM145:
	LD	r5,#1073741828
// inline asm begin
	// 500 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #16
// inline asm end
	JMP	.L76
.L80:
	.stabn	68,0,505,.LM146-.LFBB19
.LM146:
	LD	r5,#1073741828
// inline asm begin
	// 505 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #16
// inline asm end
.L76:
	.stabn	68,0,507,.LM147-.LFBB19
.LM147:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_Clock_Failure_Check_Enable, .-OSC_Clock_Failure_Check_Enable
.Lscope19:
	.stabs	"",36,0,0,.Lscope19-.LFBB19
	.stabd	78,0,0
	.section .text$OSC_Clock_Failure_Check_Division_Config
	.type	.text$OSC_Clock_Failure_Check_Division_Config$scode_local_20, @function
	.text$OSC_Clock_Failure_Check_Division_Config$scode_loacal_20:
	.align	1
	.stabs	"OSC_Clock_Failure_Check_Division_Config:F(0,15)",36,0,519,OSC_Clock_Failure_Check_Division_Config
	.stabs	"FSCM_DIV:p(3,6)",160,0,519,4
	.export	OSC_Clock_Failure_Check_Division_Config
	.type	OSC_Clock_Failure_Check_Division_Config, @function
OSC_Clock_Failure_Check_Division_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext20
.Ltext20:
	.stabn	68,0,520,.LM148-.LFBB20
.LM148:
.LFBB20:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,521,.LM149-.LFBB20
.LM149:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,524,.LM150-.LFBB20
.LM150:
	LD.w	r5,[sp+#1]
	MOV	r3,#2
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L83
	MOV	r5,#0
.L83:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,527,.LM151-.LFBB20
.LM151:
	LD.w	r5,[sp+#1]
	LSL	r5,#17
	ST.w	[sp],r5
	.stabn	68,0,528,.LM152-.LFBB20
.LM152:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#1]
	MOV	r0,r5
	LD	r1,#-393217
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#1],r5
	.stabn	68,0,529,.LM153-.LFBB20
.LM153:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_Clock_Failure_Check_Division_Config, .-OSC_Clock_Failure_Check_Division_Config
	.stabs	"tmpreg:(3,6)",128,0,521,0
	.stabn	192,0,0,.LFBB20-.LFBB20
	.stabn	224,0,0,.Lscope20-.LFBB20
.Lscope20:
	.stabs	"",36,0,0,.Lscope20-.LFBB20
	.stabd	78,0,0
	.section .text$OSC_PLL_Multiple_Value_Select
	.type	.text$OSC_PLL_Multiple_Value_Select$scode_local_21, @function
	.text$OSC_PLL_Multiple_Value_Select$scode_loacal_21:
	.align	1
	.stabs	"OSC_PLL_Multiple_Value_Select:F(0,15)",36,0,542,OSC_PLL_Multiple_Value_Select
	.stabs	"PLLmultiple_M:p(3,6)",160,0,542,4
	.stabs	"PLLmultiple_N:p(3,6)",160,0,542,8
	.stabs	"PLLmultiple_NO:p(3,6)",160,0,542,12
	.export	OSC_PLL_Multiple_Value_Select
	.type	OSC_PLL_Multiple_Value_Select, @function
OSC_PLL_Multiple_Value_Select:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext21
.Ltext21:
	.stabn	68,0,543,.LM154-.LFBB21
.LM154:
.LFBB21:
	PUSH	{r6, lr}
	SUB	sp,#16
	ST.w	[sp+#1],r0
	ST.w	[sp+#2],r1
	ST.w	[sp+#3],r2
	.stabn	68,0,544,.LM155-.LFBB21
.LM155:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,547,.LM156-.LFBB21
.LM156:
	MOV	r5,#1
	LD.w	r3,[sp+#1]
	LD	r4,#16383
	CMP	r3,r4
	JLS	.L85
	MOV	r5,#0
.L85:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,548,.LM157-.LFBB21
.LM157:
	MOV	r5,#1
	LD.w	r4,[sp+#2]
	CMP	r4,#15
	JLS	.L86
	MOV	r5,#0
.L86:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,549,.LM158-.LFBB21
.LM158:
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JZ	.L87
	LD.w	r5,[sp+#3]
	CMP	r5,#2
	JZ	.L87
	LD.w	r5,[sp+#3]
	CMP	r5,#4
	JZ	.L87
	LD.w	r5,[sp+#3]
	CMP	r5,#8
	JNZ	.L88
.L87:
	MOV	r5,#1
	JMP	.L89
.L88:
	MOV	r5,#0
.L89:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,551,.LM159-.LFBB21
.LM159:
	LD.w	r5,[sp+#3]
	CMP	r5,#8
	JNZ	.L90
	MOV	r5,#3
	ST.w	[sp+#3],r5
	JMP	.L91
.L90:
	.stabn	68,0,552,.LM160-.LFBB21
.LM160:
	LD.w	r5,[sp+#3]
	CMP	r5,#4
	JNZ	.L92
	MOV	r5,#2
	ST.w	[sp+#3],r5
	JMP	.L91
.L92:
	.stabn	68,0,553,.LM161-.LFBB21
.LM161:
	LD.w	r5,[sp+#3]
	CMP	r5,#2
	JNZ	.L93
	MOV	r5,#1
	ST.w	[sp+#3],r5
	JMP	.L91
.L93:
	.stabn	68,0,554,.LM162-.LFBB21
.LM162:
	LD.w	r5,[sp+#3]
	CMP	r5,#1
	JNZ	.L91
	MOV	r5,#0
	ST.w	[sp+#3],r5
.L91:
	.stabn	68,0,557,.LM163-.LFBB21
.LM163:
	LD.w	r5,[sp+#1]
	MOV	r3,#2
	LSL	r4,r5,r3
	.stabn	68,0,558,.LM164-.LFBB21
.LM164:
	LD.w	r5,[sp+#2]
	LSL	r5,#16
	ORL	r4,r4,r5
	.stabn	68,0,559,.LM165-.LFBB21
.LM165:
	LD.w	r5,[sp+#3]
	LSL	r5,#20
	ORL	r4,r4,r5
	.stabn	68,0,557,.LM166-.LFBB21
.LM166:
	LD.w	r5,[sp]
	ORL	r5,r5,r4
	ST.w	[sp],r5
	.stabn	68,0,561,.LM167-.LFBB21
.LM167:
	LD	r6,#1073751424
	LD	r5,#1073751424
	LD.w	r5,[r5]
	MOV	r0,r5
	LD	r1,#-4194301
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6],r5
	.stabn	68,0,562,.LM168-.LFBB21
.LM168:
	ADD	sp,#16
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_PLL_Multiple_Value_Select, .-OSC_PLL_Multiple_Value_Select
	.stabs	"tmpreg:(3,6)",128,0,544,0
	.stabn	192,0,0,.LFBB21-.LFBB21
	.stabn	224,0,0,.Lscope21-.LFBB21
.Lscope21:
	.stabs	"",36,0,0,.Lscope21-.LFBB21
	.stabd	78,0,0
	.section .text$OSC_PLL_RST
	.type	.text$OSC_PLL_RST$scode_local_22, @function
	.text$OSC_PLL_RST$scode_loacal_22:
	.align	1
	.stabs	"OSC_PLL_RST:F(0,15)",36,0,570,OSC_PLL_RST
	.export	OSC_PLL_RST
	.type	OSC_PLL_RST, @function
OSC_PLL_RST:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext22
.Ltext22:
	.stabn	68,0,571,.LM169-.LFBB22
.LM169:
.LFBB22:
	.stabn	68,0,573,.LM170-.LFBB22
.LM170:
	LD	r5,#1073751424
// inline asm begin
	// 573 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #0
	.stabn	68,0,574,.LM171-.LFBB22
.LM171:
// inline asm end
	JMP	lr
	.size	OSC_PLL_RST, .-OSC_PLL_RST
.Lscope22:
	.stabs	"",36,0,0,.Lscope22-.LFBB22
	.stabd	78,0,0
	.section .text$OSC_PLL_Start_Delay_Config
	.type	.text$OSC_PLL_Start_Delay_Config$scode_local_23, @function
	.text$OSC_PLL_Start_Delay_Config$scode_loacal_23:
	.align	1
	.stabs	"OSC_PLL_Start_Delay_Config:F(0,15)",36,0,592,OSC_PLL_Start_Delay_Config
	.stabs	"PLLDelay:p(3,6)",160,0,592,4
	.export	OSC_PLL_Start_Delay_Config
	.type	OSC_PLL_Start_Delay_Config, @function
OSC_PLL_Start_Delay_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext23
.Ltext23:
	.stabn	68,0,593,.LM172-.LFBB23
.LM172:
.LFBB23:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,594,.LM173-.LFBB23
.LM173:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,597,.LM174-.LFBB23
.LM174:
	LD.w	r5,[sp+#1]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L96
	MOV	r5,#0
.L96:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,600,.LM175-.LFBB23
.LM175:
	LD.w	r5,[sp+#1]
	LSL	r5,#24
	ST.w	[sp],r5
	.stabn	68,0,601,.LM176-.LFBB23
.LM176:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#3]
	MOV	r0,r5
	LD	r1,#-251658241
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,602,.LM177-.LFBB23
.LM177:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_PLL_Start_Delay_Config, .-OSC_PLL_Start_Delay_Config
	.stabs	"tmpreg:(3,6)",128,0,594,0
	.stabn	192,0,0,.LFBB23-.LFBB23
	.stabn	224,0,0,.Lscope23-.LFBB23
.Lscope23:
	.stabs	"",36,0,0,.Lscope23-.LFBB23
	.stabd	78,0,0
	.section .text$OSC_EXTHF_Start_Delay_Config
	.type	.text$OSC_EXTHF_Start_Delay_Config$scode_local_24, @function
	.text$OSC_EXTHF_Start_Delay_Config$scode_loacal_24:
	.align	1
	.stabs	"OSC_EXTHF_Start_Delay_Config:F(0,15)",36,0,620,OSC_EXTHF_Start_Delay_Config
	.stabs	"ExternalDelay:p(3,6)",160,0,620,4
	.export	OSC_EXTHF_Start_Delay_Config
	.type	OSC_EXTHF_Start_Delay_Config, @function
OSC_EXTHF_Start_Delay_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext24
.Ltext24:
	.stabn	68,0,621,.LM178-.LFBB24
.LM178:
.LFBB24:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,622,.LM179-.LFBB24
.LM179:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,625,.LM180-.LFBB24
.LM180:
	LD.w	r5,[sp+#1]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L98
	MOV	r5,#0
.L98:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,628,.LM181-.LFBB24
.LM181:
	LD.w	r5,[sp+#1]
	LSL	r5,#20
	ST.w	[sp],r5
	.stabn	68,0,629,.LM182-.LFBB24
.LM182:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#3]
	MOV	r0,r5
	LD	r1,#-15728641
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,630,.LM183-.LFBB24
.LM183:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_EXTHF_Start_Delay_Config, .-OSC_EXTHF_Start_Delay_Config
	.stabs	"tmpreg:(3,6)",128,0,622,0
	.stabn	192,0,0,.LFBB24-.LFBB24
	.stabn	224,0,0,.Lscope24-.LFBB24
.Lscope24:
	.stabs	"",36,0,0,.Lscope24-.LFBB24
	.stabd	78,0,0
	.section .text$OSC_EXTLF_Start_Delay_Config
	.type	.text$OSC_EXTLF_Start_Delay_Config$scode_local_25, @function
	.text$OSC_EXTLF_Start_Delay_Config$scode_loacal_25:
	.align	1
	.stabs	"OSC_EXTLF_Start_Delay_Config:F(0,15)",36,0,648,OSC_EXTLF_Start_Delay_Config
	.stabs	"ExternalDelay:p(3,6)",160,0,648,4
	.export	OSC_EXTLF_Start_Delay_Config
	.type	OSC_EXTLF_Start_Delay_Config, @function
OSC_EXTLF_Start_Delay_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext25
.Ltext25:
	.stabn	68,0,649,.LM184-.LFBB25
.LM184:
.LFBB25:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,650,.LM185-.LFBB25
.LM185:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,653,.LM186-.LFBB25
.LM186:
	LD.w	r5,[sp+#1]
	MOV	r3,#4
	LSR	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L100
	MOV	r5,#0
.L100:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,656,.LM187-.LFBB25
.LM187:
	LD.w	r5,[sp+#1]
	LSL	r5,#16
	ST.w	[sp],r5
	.stabn	68,0,657,.LM188-.LFBB25
.LM188:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#3]
	MOV	r0,r5
	LD	r1,#-983041
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#3],r5
	.stabn	68,0,658,.LM189-.LFBB25
.LM189:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_EXTLF_Start_Delay_Config, .-OSC_EXTLF_Start_Delay_Config
	.stabs	"tmpreg:(3,6)",128,0,650,0
	.stabn	192,0,0,.LFBB25-.LFBB25
	.stabn	224,0,0,.Lscope25-.LFBB25
.Lscope25:
	.stabs	"",36,0,0,.Lscope25-.LFBB25
	.stabd	78,0,0
	.section .text$OSC_LP4M_Software_Enable
	.type	.text$OSC_LP4M_Software_Enable$scode_local_26, @function
	.text$OSC_LP4M_Software_Enable$scode_loacal_26:
	.align	1
	.stabs	"OSC_LP4M_Software_Enable:F(0,15)",36,0,666,OSC_LP4M_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,666,0
	.export	OSC_LP4M_Software_Enable
	.type	OSC_LP4M_Software_Enable, @function
OSC_LP4M_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext26
.Ltext26:
	.stabn	68,0,667,.LM190-.LFBB26
.LM190:
.LFBB26:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,669,.LM191-.LFBB26
.LM191:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L102
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L103
.L102:
	MOV	r5,#1
	JMP	.L104
.L103:
	MOV	r5,#0
.L104:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,672,.LM192-.LFBB26
.LM192:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L105
	.stabn	68,0,675,.LM193-.LFBB26
.LM193:
	LD	r5,#1073741836
// inline asm begin
	// 675 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #6
// inline asm end
	JMP	.L101
.L105:
	.stabn	68,0,680,.LM194-.LFBB26
.LM194:
	LD	r5,#1073741836
// inline asm begin
	// 680 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #6
// inline asm end
.L101:
	.stabn	68,0,682,.LM195-.LFBB26
.LM195:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_LP4M_Software_Enable, .-OSC_LP4M_Software_Enable
.Lscope26:
	.stabs	"",36,0,0,.Lscope26-.LFBB26
	.stabd	78,0,0
	.section .text$OSC_PLL_Software_Enable
	.type	.text$OSC_PLL_Software_Enable$scode_local_27, @function
	.text$OSC_PLL_Software_Enable$scode_loacal_27:
	.align	1
	.stabs	"OSC_PLL_Software_Enable:F(0,15)",36,0,690,OSC_PLL_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,690,0
	.export	OSC_PLL_Software_Enable
	.type	OSC_PLL_Software_Enable, @function
OSC_PLL_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext27
.Ltext27:
	.stabn	68,0,691,.LM196-.LFBB27
.LM196:
.LFBB27:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,693,.LM197-.LFBB27
.LM197:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L108
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L109
.L108:
	MOV	r5,#1
	JMP	.L110
.L109:
	MOV	r5,#0
.L110:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,696,.LM198-.LFBB27
.LM198:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L111
	.stabn	68,0,699,.LM199-.LFBB27
.LM199:
	LD	r5,#1073741836
// inline asm begin
	// 699 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #4
// inline asm end
	JMP	.L107
.L111:
	.stabn	68,0,704,.LM200-.LFBB27
.LM200:
	LD	r5,#1073741836
// inline asm begin
	// 704 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #4
// inline asm end
.L107:
	.stabn	68,0,706,.LM201-.LFBB27
.LM201:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_PLL_Software_Enable, .-OSC_PLL_Software_Enable
.Lscope27:
	.stabs	"",36,0,0,.Lscope27-.LFBB27
	.stabd	78,0,0
	.section .text$OSC_EXTHF_Software_Enable
	.type	.text$OSC_EXTHF_Software_Enable$scode_local_28, @function
	.text$OSC_EXTHF_Software_Enable$scode_loacal_28:
	.align	1
	.stabs	"OSC_EXTHF_Software_Enable:F(0,15)",36,0,714,OSC_EXTHF_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,714,0
	.export	OSC_EXTHF_Software_Enable
	.type	OSC_EXTHF_Software_Enable, @function
OSC_EXTHF_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext28
.Ltext28:
	.stabn	68,0,715,.LM202-.LFBB28
.LM202:
.LFBB28:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,717,.LM203-.LFBB28
.LM203:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L114
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L115
.L114:
	MOV	r5,#1
	JMP	.L116
.L115:
	MOV	r5,#0
.L116:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,720,.LM204-.LFBB28
.LM204:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L117
	.stabn	68,0,723,.LM205-.LFBB28
.LM205:
	LD	r5,#1073741836
// inline asm begin
	// 723 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #3
// inline asm end
	JMP	.L113
.L117:
	.stabn	68,0,728,.LM206-.LFBB28
.LM206:
	LD	r5,#1073741836
// inline asm begin
	// 728 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #3
// inline asm end
.L113:
	.stabn	68,0,730,.LM207-.LFBB28
.LM207:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_EXTHF_Software_Enable, .-OSC_EXTHF_Software_Enable
.Lscope28:
	.stabs	"",36,0,0,.Lscope28-.LFBB28
	.stabd	78,0,0
	.section .text$OSC_EXTLF_Software_Enable
	.type	.text$OSC_EXTLF_Software_Enable$scode_local_29, @function
	.text$OSC_EXTLF_Software_Enable$scode_loacal_29:
	.align	1
	.stabs	"OSC_EXTLF_Software_Enable:F(0,15)",36,0,738,OSC_EXTLF_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,738,0
	.export	OSC_EXTLF_Software_Enable
	.type	OSC_EXTLF_Software_Enable, @function
OSC_EXTLF_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext29
.Ltext29:
	.stabn	68,0,739,.LM208-.LFBB29
.LM208:
.LFBB29:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,741,.LM209-.LFBB29
.LM209:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L120
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L121
.L120:
	MOV	r5,#1
	JMP	.L122
.L121:
	MOV	r5,#0
.L122:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,744,.LM210-.LFBB29
.LM210:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L123
	.stabn	68,0,747,.LM211-.LFBB29
.LM211:
	LD	r5,#1073741836
// inline asm begin
	// 747 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #2
// inline asm end
	JMP	.L119
.L123:
	.stabn	68,0,752,.LM212-.LFBB29
.LM212:
	LD	r5,#1073741836
// inline asm begin
	// 752 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #2
// inline asm end
.L119:
	.stabn	68,0,754,.LM213-.LFBB29
.LM213:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_EXTLF_Software_Enable, .-OSC_EXTLF_Software_Enable
.Lscope29:
	.stabs	"",36,0,0,.Lscope29-.LFBB29
	.stabd	78,0,0
	.section .text$OSC_INTHF_Software_Enable
	.type	.text$OSC_INTHF_Software_Enable$scode_local_30, @function
	.text$OSC_INTHF_Software_Enable$scode_loacal_30:
	.align	1
	.stabs	"OSC_INTHF_Software_Enable:F(0,15)",36,0,762,OSC_INTHF_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,762,0
	.export	OSC_INTHF_Software_Enable
	.type	OSC_INTHF_Software_Enable, @function
OSC_INTHF_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext30
.Ltext30:
	.stabn	68,0,763,.LM214-.LFBB30
.LM214:
.LFBB30:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,765,.LM215-.LFBB30
.LM215:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L126
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L127
.L126:
	MOV	r5,#1
	JMP	.L128
.L127:
	MOV	r5,#0
.L128:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,768,.LM216-.LFBB30
.LM216:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L129
	.stabn	68,0,771,.LM217-.LFBB30
.LM217:
	LD	r5,#1073741836
// inline asm begin
	// 771 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #1
// inline asm end
	JMP	.L125
.L129:
	.stabn	68,0,776,.LM218-.LFBB30
.LM218:
	LD	r5,#1073741836
// inline asm begin
	// 776 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #1
// inline asm end
.L125:
	.stabn	68,0,778,.LM219-.LFBB30
.LM219:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_INTHF_Software_Enable, .-OSC_INTHF_Software_Enable
.Lscope30:
	.stabs	"",36,0,0,.Lscope30-.LFBB30
	.stabd	78,0,0
	.section .text$OSC_INTLF_Software_Enable
	.type	.text$OSC_INTLF_Software_Enable$scode_local_31, @function
	.text$OSC_INTLF_Software_Enable$scode_loacal_31:
	.align	1
	.stabs	"OSC_INTLF_Software_Enable:F(0,15)",36,0,786,OSC_INTLF_Software_Enable
	.stabs	"NewState:p(2,2)",160,0,786,0
	.export	OSC_INTLF_Software_Enable
	.type	OSC_INTLF_Software_Enable, @function
OSC_INTLF_Software_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext31
.Ltext31:
	.stabn	68,0,787,.LM220-.LFBB31
.LM220:
.LFBB31:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,789,.LM221-.LFBB31
.LM221:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L132
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L133
.L132:
	MOV	r5,#1
	JMP	.L134
.L133:
	MOV	r5,#0
.L134:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,792,.LM222-.LFBB31
.LM222:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L135
	.stabn	68,0,795,.LM223-.LFBB31
.LM223:
	LD	r5,#1073741836
// inline asm begin
	// 795 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #0
// inline asm end
	JMP	.L131
.L135:
	.stabn	68,0,800,.LM224-.LFBB31
.LM224:
	LD	r5,#1073741836
// inline asm begin
	// 800 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #0
// inline asm end
.L131:
	.stabn	68,0,802,.LM225-.LFBB31
.LM225:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_INTLF_Software_Enable, .-OSC_INTLF_Software_Enable
.Lscope31:
	.stabs	"",36,0,0,.Lscope31-.LFBB31
	.stabd	78,0,0
	.section .text$OSC_Zero_Drift_Config
	.type	.text$OSC_Zero_Drift_Config$scode_local_32, @function
	.text$OSC_Zero_Drift_Config$scode_loacal_32:
	.align	1
	.stabs	"OSC_Zero_Drift_Config:F(0,15)",36,0,826,OSC_Zero_Drift_Config
	.stabs	"Scale:p(3,6)",160,0,826,0
	.stabs	"NewState:p(2,2)",160,0,826,4
	.export	OSC_Zero_Drift_Config
	.type	OSC_Zero_Drift_Config, @function
OSC_Zero_Drift_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext32
.Ltext32:
	.stabn	68,0,827,.LM226-.LFBB32
.LM226:
.LFBB32:
	PUSH	lr
	SUB	sp,#8
	ST.w	[sp],r0
	ST.w	[sp+#1],r1
	.stabn	68,0,829,.LM227-.LFBB32
.LM227:
	LD.w	r5,[sp]
	MOV	r3,#16
	LSL	r4,r5,r3
	MOV	r5,#1
	CMP	r4,#0
	JZ	.L138
	MOV	r5,#0
.L138:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,830,.LM228-.LFBB32
.LM228:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L139
	LD.w	r5,[sp+#1]
	CMP	r5,#1
	JNZ	.L140
.L139:
	MOV	r5,#1
	JMP	.L141
.L140:
	MOV	r5,#0
.L141:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,833,.LM229-.LFBB32
.LM229:
	LD.w	r5,[sp+#1]
	CMP	r5,#0
	JZ	.L142
	.stabn	68,0,836,.LM230-.LFBB32
.LM230:
	MOV	r5,#1
	LSL	r5,#30
	MOV	r4,#1
	LSL	r4,#30
	LD.w	r3,[r4+#4]
	LD.w	r4,[sp]
	ORL	r4,r3,r4
	ST.w	[r5+#4],r4
	JMP	.L137
.L142:
	.stabn	68,0,841,.LM231-.LFBB32
.LM231:
	MOV	r5,#1
	LSL	r5,#30
	MOV	r4,#1
	LSL	r4,#30
	LD.w	r3,[r4+#4]
	LD.w	r4,[sp]
	NOT	r4,r4
	ANL	r4,r3,r4
	ST.w	[r5+#4],r4
.L137:
	.stabn	68,0,843,.LM232-.LFBB32
.LM232:
	ADD	sp,#8
	POP	lr
	JMP	lr
	.size	OSC_Zero_Drift_Config, .-OSC_Zero_Drift_Config
.Lscope32:
	.stabs	"",36,0,0,.Lscope32-.LFBB32
	.stabd	78,0,0
	.section .text$OSC_Positive_Drift_Config
	.type	.text$OSC_Positive_Drift_Config$scode_local_33, @function
	.text$OSC_Positive_Drift_Config$scode_loacal_33:
	.align	1
	.stabs	"OSC_Positive_Drift_Config:F(0,15)",36,0,851,OSC_Positive_Drift_Config
	.stabs	"PositiveDrift:p(3,6)",160,0,851,4
	.export	OSC_Positive_Drift_Config
	.type	OSC_Positive_Drift_Config, @function
OSC_Positive_Drift_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext33
.Ltext33:
	.stabn	68,0,852,.LM233-.LFBB33
.LM233:
.LFBB33:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,853,.LM234-.LFBB33
.LM234:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,856,.LM235-.LFBB33
.LM235:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#31
	JLS	.L145
	MOV	r5,#0
.L145:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,859,.LM236-.LFBB33
.LM236:
	LD.w	r5,[sp+#1]
	LSL	r5,#5
	ST.w	[sp],r5
	.stabn	68,0,860,.LM237-.LFBB33
.LM237:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#4]
	MOV	r0,r5
	LD	r1,#-993
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#4],r5
	.stabn	68,0,861,.LM238-.LFBB33
.LM238:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_Positive_Drift_Config, .-OSC_Positive_Drift_Config
	.stabs	"tmpreg:(3,6)",128,0,853,0
	.stabn	192,0,0,.LFBB33-.LFBB33
	.stabn	224,0,0,.Lscope33-.LFBB33
.Lscope33:
	.stabs	"",36,0,0,.Lscope33-.LFBB33
	.stabd	78,0,0
	.section .text$OSC_Negative_Drift_Config
	.type	.text$OSC_Negative_Drift_Config$scode_local_34, @function
	.text$OSC_Negative_Drift_Config$scode_loacal_34:
	.align	1
	.stabs	"OSC_Negative_Drift_Config:F(0,15)",36,0,869,OSC_Negative_Drift_Config
	.stabs	"PositiveDrift:p(3,6)",160,0,869,4
	.export	OSC_Negative_Drift_Config
	.type	OSC_Negative_Drift_Config, @function
OSC_Negative_Drift_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext34
.Ltext34:
	.stabn	68,0,870,.LM239-.LFBB34
.LM239:
.LFBB34:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,871,.LM240-.LFBB34
.LM240:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,874,.LM241-.LFBB34
.LM241:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#31
	JLS	.L147
	MOV	r5,#0
.L147:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,877,.LM242-.LFBB34
.LM242:
	LD.w	r5,[sp+#1]
	ST.w	[sp],r5
	.stabn	68,0,878,.LM243-.LFBB34
.LM243:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#4]
	MOV	r0,r5
	MOV	r1,#31
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#4],r5
	.stabn	68,0,879,.LM244-.LFBB34
.LM244:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_Negative_Drift_Config, .-OSC_Negative_Drift_Config
	.stabs	"tmpreg:(3,6)",128,0,871,0
	.stabn	192,0,0,.LFBB34-.LFBB34
	.stabn	224,0,0,.Lscope34-.LFBB34
.Lscope34:
	.stabs	"",36,0,0,.Lscope34-.LFBB34
	.stabd	78,0,0
	.section .text$OSC_Current_Gain_Config
	.type	.text$OSC_Current_Gain_Config$scode_local_35, @function
	.text$OSC_Current_Gain_Config$scode_loacal_35:
	.align	1
	.stabs	"OSC_Current_Gain_Config:F(0,15)",36,0,887,OSC_Current_Gain_Config
	.stabs	"PositiveDrift:p(3,6)",160,0,887,4
	.export	OSC_Current_Gain_Config
	.type	OSC_Current_Gain_Config, @function
OSC_Current_Gain_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext35
.Ltext35:
	.stabn	68,0,888,.LM245-.LFBB35
.LM245:
.LFBB35:
	PUSH	{r6, lr}
	SUB	sp,#8
	ST.w	[sp+#1],r0
	.stabn	68,0,889,.LM246-.LFBB35
.LM246:
	MOV	r5,#0
	ST.w	[sp],r5
	.stabn	68,0,892,.LM247-.LFBB35
.LM247:
	MOV	r5,#1
	LD.w	r4,[sp+#1]
	CMP	r4,#3
	JLS	.L149
	MOV	r5,#0
.L149:
	ZXT.b	r5,r5
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,895,.LM248-.LFBB35
.LM248:
	LD.w	r5,[sp+#1]
	LSL	r5,#3
	ST.w	[sp],r5
	.stabn	68,0,896,.LM249-.LFBB35
.LM249:
	MOV	r6,#1
	LSL	r6,#30
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r5,[r5+#5]
	MOV	r0,r5
	MOV	r1,#24
	NOT	r1,r1
	LD.w	r2,[sp]
	LD	r5,#SFR_Config
	LJMP	r5
	MOV	r5,r0
	ST.w	[r6+#5],r5
	.stabn	68,0,897,.LM250-.LFBB35
.LM250:
	ADD	sp,#8
	POP	r6
	POP	lr
	JMP	lr
	.size	OSC_Current_Gain_Config, .-OSC_Current_Gain_Config
	.stabs	"tmpreg:(3,6)",128,0,889,0
	.stabn	192,0,0,.LFBB35-.LFBB35
	.stabn	224,0,0,.Lscope35-.LFBB35
.Lscope35:
	.stabs	"",36,0,0,.Lscope35-.LFBB35
	.stabd	78,0,0
	.section .text$OSC_High_Speed_Enable
	.type	.text$OSC_High_Speed_Enable$scode_local_36, @function
	.text$OSC_High_Speed_Enable$scode_loacal_36:
	.align	1
	.stabs	"OSC_High_Speed_Enable:F(0,15)",36,0,905,OSC_High_Speed_Enable
	.stabs	"NewState:p(2,2)",160,0,905,0
	.export	OSC_High_Speed_Enable
	.type	OSC_High_Speed_Enable, @function
OSC_High_Speed_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext36
.Ltext36:
	.stabn	68,0,906,.LM251-.LFBB36
.LM251:
.LFBB36:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,908,.LM252-.LFBB36
.LM252:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L151
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L152
.L151:
	MOV	r5,#1
	JMP	.L153
.L152:
	MOV	r5,#0
.L153:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,911,.LM253-.LFBB36
.LM253:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L154
	.stabn	68,0,914,.LM254-.LFBB36
.LM254:
	LD	r5,#1073741844
// inline asm begin
	// 914 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #2
// inline asm end
	JMP	.L150
.L154:
	.stabn	68,0,919,.LM255-.LFBB36
.LM255:
	LD	r5,#1073741844
// inline asm begin
	// 919 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #2
// inline asm end
.L150:
	.stabn	68,0,921,.LM256-.LFBB36
.LM256:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_High_Speed_Enable, .-OSC_High_Speed_Enable
.Lscope36:
	.stabs	"",36,0,0,.Lscope36-.LFBB36
	.stabd	78,0,0
	.section .text$OSC_External_Input_Enable
	.type	.text$OSC_External_Input_Enable$scode_local_37, @function
	.text$OSC_External_Input_Enable$scode_loacal_37:
	.align	1
	.stabs	"OSC_External_Input_Enable:F(0,15)",36,0,929,OSC_External_Input_Enable
	.stabs	"NewState:p(2,2)",160,0,929,0
	.export	OSC_External_Input_Enable
	.type	OSC_External_Input_Enable, @function
OSC_External_Input_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext37
.Ltext37:
	.stabn	68,0,930,.LM257-.LFBB37
.LM257:
.LFBB37:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,932,.LM258-.LFBB37
.LM258:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L157
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L158
.L157:
	MOV	r5,#1
	JMP	.L159
.L158:
	MOV	r5,#0
.L159:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,935,.LM259-.LFBB37
.LM259:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L160
	.stabn	68,0,938,.LM260-.LFBB37
.LM260:
	LD	r5,#1073741844
// inline asm begin
	// 938 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #1
// inline asm end
	JMP	.L156
.L160:
	.stabn	68,0,943,.LM261-.LFBB37
.LM261:
	LD	r5,#1073741844
// inline asm begin
	// 943 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #1
// inline asm end
.L156:
	.stabn	68,0,945,.LM262-.LFBB37
.LM262:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_External_Input_Enable, .-OSC_External_Input_Enable
.Lscope37:
	.stabs	"",36,0,0,.Lscope37-.LFBB37
	.stabd	78,0,0
	.section .text$OSC_Feedback_Resistance_Config
	.type	.text$OSC_Feedback_Resistance_Config$scode_local_38, @function
	.text$OSC_Feedback_Resistance_Config$scode_loacal_38:
	.align	1
	.stabs	"OSC_Feedback_Resistance_Config:F(0,15)",36,0,955,OSC_Feedback_Resistance_Config
	.stabs	"NewState:p(3,6)",160,0,955,0
	.export	OSC_Feedback_Resistance_Config
	.type	OSC_Feedback_Resistance_Config, @function
OSC_Feedback_Resistance_Config:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext38
.Ltext38:
	.stabn	68,0,956,.LM263-.LFBB38
.LM263:
.LFBB38:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,958,.LM264-.LFBB38
.LM264:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L163
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L164
.L163:
	MOV	r5,#1
	JMP	.L165
.L164:
	MOV	r5,#0
.L165:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,961,.LM265-.LFBB38
.LM265:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L166
	.stabn	68,0,964,.LM266-.LFBB38
.LM266:
	LD	r5,#1073741844
// inline asm begin
	// 964 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #0
// inline asm end
	JMP	.L162
.L166:
	.stabn	68,0,969,.LM267-.LFBB38
.LM267:
	LD	r5,#1073741844
// inline asm begin
	// 969 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #0
// inline asm end
.L162:
	.stabn	68,0,971,.LM268-.LFBB38
.LM268:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_Feedback_Resistance_Config, .-OSC_Feedback_Resistance_Config
.Lscope38:
	.stabs	"",36,0,0,.Lscope38-.LFBB38
	.stabd	78,0,0
	.section .text$OSC_LP4M_INT_Enable
	.type	.text$OSC_LP4M_INT_Enable$scode_local_39, @function
	.text$OSC_LP4M_INT_Enable$scode_loacal_39:
	.align	1
	.stabs	"OSC_LP4M_INT_Enable:F(0,15)",36,0,983,OSC_LP4M_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,983,0
	.export	OSC_LP4M_INT_Enable
	.type	OSC_LP4M_INT_Enable, @function
OSC_LP4M_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext39
.Ltext39:
	.stabn	68,0,984,.LM269-.LFBB39
.LM269:
.LFBB39:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,986,.LM270-.LFBB39
.LM270:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L169
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L170
.L169:
	MOV	r5,#1
	JMP	.L171
.L170:
	MOV	r5,#0
.L171:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,989,.LM271-.LFBB39
.LM271:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L172
	.stabn	68,0,992,.LM272-.LFBB39
.LM272:
	LD	r5,#1073741832
// inline asm begin
	// 992 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #14
// inline asm end
	JMP	.L168
.L172:
	.stabn	68,0,997,.LM273-.LFBB39
.LM273:
	LD	r5,#1073741832
// inline asm begin
	// 997 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #14
// inline asm end
.L168:
	.stabn	68,0,999,.LM274-.LFBB39
.LM274:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_LP4M_INT_Enable, .-OSC_LP4M_INT_Enable
.Lscope39:
	.stabs	"",36,0,0,.Lscope39-.LFBB39
	.stabd	78,0,0
	.section .text$OSC_PLL_INT_Enable
	.type	.text$OSC_PLL_INT_Enable$scode_local_40, @function
	.text$OSC_PLL_INT_Enable$scode_loacal_40:
	.align	1
	.stabs	"OSC_PLL_INT_Enable:F(0,15)",36,0,1007,OSC_PLL_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,1007,0
	.export	OSC_PLL_INT_Enable
	.type	OSC_PLL_INT_Enable, @function
OSC_PLL_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext40
.Ltext40:
	.stabn	68,0,1008,.LM275-.LFBB40
.LM275:
.LFBB40:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1010,.LM276-.LFBB40
.LM276:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L175
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L176
.L175:
	MOV	r5,#1
	JMP	.L177
.L176:
	MOV	r5,#0
.L177:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1013,.LM277-.LFBB40
.LM277:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L178
	.stabn	68,0,1016,.LM278-.LFBB40
.LM278:
	LD	r5,#1073741832
// inline asm begin
	// 1016 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #12
// inline asm end
	JMP	.L174
.L178:
	.stabn	68,0,1021,.LM279-.LFBB40
.LM279:
	LD	r5,#1073741832
// inline asm begin
	// 1021 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #12
// inline asm end
.L174:
	.stabn	68,0,1023,.LM280-.LFBB40
.LM280:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_PLL_INT_Enable, .-OSC_PLL_INT_Enable
.Lscope40:
	.stabs	"",36,0,0,.Lscope40-.LFBB40
	.stabd	78,0,0
	.section .text$OSC_EXTHF_INT_Enable
	.type	.text$OSC_EXTHF_INT_Enable$scode_local_41, @function
	.text$OSC_EXTHF_INT_Enable$scode_loacal_41:
	.align	1
	.stabs	"OSC_EXTHF_INT_Enable:F(0,15)",36,0,1031,OSC_EXTHF_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,1031,0
	.export	OSC_EXTHF_INT_Enable
	.type	OSC_EXTHF_INT_Enable, @function
OSC_EXTHF_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext41
.Ltext41:
	.stabn	68,0,1032,.LM281-.LFBB41
.LM281:
.LFBB41:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1034,.LM282-.LFBB41
.LM282:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L181
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L182
.L181:
	MOV	r5,#1
	JMP	.L183
.L182:
	MOV	r5,#0
.L183:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1037,.LM283-.LFBB41
.LM283:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L184
	.stabn	68,0,1040,.LM284-.LFBB41
.LM284:
	LD	r5,#1073741832
// inline asm begin
	// 1040 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #11
// inline asm end
	JMP	.L180
.L184:
	.stabn	68,0,1045,.LM285-.LFBB41
.LM285:
	LD	r5,#1073741832
// inline asm begin
	// 1045 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #11
// inline asm end
.L180:
	.stabn	68,0,1047,.LM286-.LFBB41
.LM286:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_EXTHF_INT_Enable, .-OSC_EXTHF_INT_Enable
.Lscope41:
	.stabs	"",36,0,0,.Lscope41-.LFBB41
	.stabd	78,0,0
	.section .text$OSC_EXTLF_INT_Enable
	.type	.text$OSC_EXTLF_INT_Enable$scode_local_42, @function
	.text$OSC_EXTLF_INT_Enable$scode_loacal_42:
	.align	1
	.stabs	"OSC_EXTLF_INT_Enable:F(0,15)",36,0,1055,OSC_EXTLF_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,1055,0
	.export	OSC_EXTLF_INT_Enable
	.type	OSC_EXTLF_INT_Enable, @function
OSC_EXTLF_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext42
.Ltext42:
	.stabn	68,0,1056,.LM287-.LFBB42
.LM287:
.LFBB42:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1058,.LM288-.LFBB42
.LM288:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L187
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L188
.L187:
	MOV	r5,#1
	JMP	.L189
.L188:
	MOV	r5,#0
.L189:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1061,.LM289-.LFBB42
.LM289:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L190
	.stabn	68,0,1064,.LM290-.LFBB42
.LM290:
	LD	r5,#1073741832
// inline asm begin
	// 1064 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #10
// inline asm end
	JMP	.L186
.L190:
	.stabn	68,0,1069,.LM291-.LFBB42
.LM291:
	LD	r5,#1073741832
// inline asm begin
	// 1069 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #10
// inline asm end
.L186:
	.stabn	68,0,1071,.LM292-.LFBB42
.LM292:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_EXTLF_INT_Enable, .-OSC_EXTLF_INT_Enable
.Lscope42:
	.stabs	"",36,0,0,.Lscope42-.LFBB42
	.stabd	78,0,0
	.section .text$OSC_INTHF_INT_Enable
	.type	.text$OSC_INTHF_INT_Enable$scode_local_43, @function
	.text$OSC_INTHF_INT_Enable$scode_loacal_43:
	.align	1
	.stabs	"OSC_INTHF_INT_Enable:F(0,15)",36,0,1079,OSC_INTHF_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,1079,0
	.export	OSC_INTHF_INT_Enable
	.type	OSC_INTHF_INT_Enable, @function
OSC_INTHF_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext43
.Ltext43:
	.stabn	68,0,1080,.LM293-.LFBB43
.LM293:
.LFBB43:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1082,.LM294-.LFBB43
.LM294:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L193
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L194
.L193:
	MOV	r5,#1
	JMP	.L195
.L194:
	MOV	r5,#0
.L195:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1085,.LM295-.LFBB43
.LM295:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L196
	.stabn	68,0,1088,.LM296-.LFBB43
.LM296:
	LD	r5,#1073741832
// inline asm begin
	// 1088 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #9
// inline asm end
	JMP	.L192
.L196:
	.stabn	68,0,1093,.LM297-.LFBB43
.LM297:
	LD	r5,#1073741832
// inline asm begin
	// 1093 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #9
// inline asm end
.L192:
	.stabn	68,0,1095,.LM298-.LFBB43
.LM298:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_INTHF_INT_Enable, .-OSC_INTHF_INT_Enable
.Lscope43:
	.stabs	"",36,0,0,.Lscope43-.LFBB43
	.stabd	78,0,0
	.section .text$OSC_INTLF_INT_Enable
	.type	.text$OSC_INTLF_INT_Enable$scode_local_44, @function
	.text$OSC_INTLF_INT_Enable$scode_loacal_44:
	.align	1
	.stabs	"OSC_INTLF_INT_Enable:F(0,15)",36,0,1103,OSC_INTLF_INT_Enable
	.stabs	"NewState:p(2,2)",160,0,1103,0
	.export	OSC_INTLF_INT_Enable
	.type	OSC_INTLF_INT_Enable, @function
OSC_INTLF_INT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext44
.Ltext44:
	.stabn	68,0,1104,.LM299-.LFBB44
.LM299:
.LFBB44:
	PUSH	lr
	SUB	sp,#4
	ST.w	[sp],r0
	.stabn	68,0,1106,.LM300-.LFBB44
.LM300:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L199
	LD.w	r5,[sp]
	CMP	r5,#1
	JNZ	.L200
.L199:
	MOV	r5,#1
	JMP	.L201
.L200:
	MOV	r5,#0
.L201:
	MOV	r0,r5
	LD	r5,#CHECK_RESTRICTION
	LJMP	r5
	.stabn	68,0,1109,.LM301-.LFBB44
.LM301:
	LD.w	r5,[sp]
	CMP	r5,#0
	JZ	.L202
	.stabn	68,0,1112,.LM302-.LFBB44
.LM302:
	LD	r5,#1073741832
// inline asm begin
	// 1112 "../src/kf32a9k1xxx_osc.c" 1
	SET [r5], #8
// inline asm end
	JMP	.L198
.L202:
	.stabn	68,0,1117,.LM303-.LFBB44
.LM303:
	LD	r5,#1073741832
// inline asm begin
	// 1117 "../src/kf32a9k1xxx_osc.c" 1
	CLR [r5], #8
// inline asm end
.L198:
	.stabn	68,0,1119,.LM304-.LFBB44
.LM304:
	ADD	sp,#4
	POP	lr
	JMP	lr
	.size	OSC_INTLF_INT_Enable, .-OSC_INTLF_INT_Enable
.Lscope44:
	.stabs	"",36,0,0,.Lscope44-.LFBB44
	.stabd	78,0,0
	.section .text$OSC_Get_Clock_Failure_INT_Flag
	.type	.text$OSC_Get_Clock_Failure_INT_Flag$scode_local_45, @function
	.text$OSC_Get_Clock_Failure_INT_Flag$scode_loacal_45:
	.align	1
	.stabs	"OSC_Get_Clock_Failure_INT_Flag:F(2,4)",36,0,1127,OSC_Get_Clock_Failure_INT_Flag
	.export	OSC_Get_Clock_Failure_INT_Flag
	.type	OSC_Get_Clock_Failure_INT_Flag, @function
OSC_Get_Clock_Failure_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext45
.Ltext45:
	.stabn	68,0,1128,.LM305-.LFBB45
.LM305:
.LFBB45:
	.stabn	68,0,1130,.LM306-.LFBB45
.LM306:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#128
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L205
	.stabn	68,0,1133,.LM307-.LFBB45
.LM307:
	MOV	r5,#1
	JMP	.L206
.L205:
	.stabn	68,0,1138,.LM308-.LFBB45
.LM308:
	MOV	r5,#0
.L206:
	.stabn	68,0,1140,.LM309-.LFBB45
.LM309:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_Clock_Failure_INT_Flag, .-OSC_Get_Clock_Failure_INT_Flag
.Lscope45:
	.stabs	"",36,0,0,.Lscope45-.LFBB45
	.stabd	78,0,0
	.section .text$OSC_Get_LP4MIF_INT_Flag
	.type	.text$OSC_Get_LP4MIF_INT_Flag$scode_local_46, @function
	.text$OSC_Get_LP4MIF_INT_Flag$scode_loacal_46:
	.align	1
	.stabs	"OSC_Get_LP4MIF_INT_Flag:F(2,4)",36,0,1148,OSC_Get_LP4MIF_INT_Flag
	.export	OSC_Get_LP4MIF_INT_Flag
	.type	OSC_Get_LP4MIF_INT_Flag, @function
OSC_Get_LP4MIF_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext46
.Ltext46:
	.stabn	68,0,1149,.LM310-.LFBB46
.LM310:
.LFBB46:
	.stabn	68,0,1151,.LM311-.LFBB46
.LM311:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#64
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L208
	.stabn	68,0,1154,.LM312-.LFBB46
.LM312:
	MOV	r5,#1
	JMP	.L209
.L208:
	.stabn	68,0,1159,.LM313-.LFBB46
.LM313:
	MOV	r5,#0
.L209:
	.stabn	68,0,1161,.LM314-.LFBB46
.LM314:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_LP4MIF_INT_Flag, .-OSC_Get_LP4MIF_INT_Flag
.Lscope46:
	.stabs	"",36,0,0,.Lscope46-.LFBB46
	.stabd	78,0,0
	.section .text$OSC_Get_PLL_INT_Flag
	.type	.text$OSC_Get_PLL_INT_Flag$scode_local_47, @function
	.text$OSC_Get_PLL_INT_Flag$scode_loacal_47:
	.align	1
	.stabs	"OSC_Get_PLL_INT_Flag:F(2,4)",36,0,1169,OSC_Get_PLL_INT_Flag
	.export	OSC_Get_PLL_INT_Flag
	.type	OSC_Get_PLL_INT_Flag, @function
OSC_Get_PLL_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext47
.Ltext47:
	.stabn	68,0,1170,.LM315-.LFBB47
.LM315:
.LFBB47:
	.stabn	68,0,1172,.LM316-.LFBB47
.LM316:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#16
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L211
	.stabn	68,0,1175,.LM317-.LFBB47
.LM317:
	MOV	r5,#1
	JMP	.L212
.L211:
	.stabn	68,0,1180,.LM318-.LFBB47
.LM318:
	MOV	r5,#0
.L212:
	.stabn	68,0,1182,.LM319-.LFBB47
.LM319:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_PLL_INT_Flag, .-OSC_Get_PLL_INT_Flag
.Lscope47:
	.stabs	"",36,0,0,.Lscope47-.LFBB47
	.stabd	78,0,0
	.section .text$OSC_Get_EXTHF_INT_Flag
	.type	.text$OSC_Get_EXTHF_INT_Flag$scode_local_48, @function
	.text$OSC_Get_EXTHF_INT_Flag$scode_loacal_48:
	.align	1
	.stabs	"OSC_Get_EXTHF_INT_Flag:F(2,4)",36,0,1190,OSC_Get_EXTHF_INT_Flag
	.export	OSC_Get_EXTHF_INT_Flag
	.type	OSC_Get_EXTHF_INT_Flag, @function
OSC_Get_EXTHF_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext48
.Ltext48:
	.stabn	68,0,1191,.LM320-.LFBB48
.LM320:
.LFBB48:
	.stabn	68,0,1193,.LM321-.LFBB48
.LM321:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#8
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L214
	.stabn	68,0,1196,.LM322-.LFBB48
.LM322:
	MOV	r5,#1
	JMP	.L215
.L214:
	.stabn	68,0,1201,.LM323-.LFBB48
.LM323:
	MOV	r5,#0
.L215:
	.stabn	68,0,1203,.LM324-.LFBB48
.LM324:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_EXTHF_INT_Flag, .-OSC_Get_EXTHF_INT_Flag
.Lscope48:
	.stabs	"",36,0,0,.Lscope48-.LFBB48
	.stabd	78,0,0
	.section .text$OSC_Get_EXTLF_INT_Flag
	.type	.text$OSC_Get_EXTLF_INT_Flag$scode_local_49, @function
	.text$OSC_Get_EXTLF_INT_Flag$scode_loacal_49:
	.align	1
	.stabs	"OSC_Get_EXTLF_INT_Flag:F(2,4)",36,0,1211,OSC_Get_EXTLF_INT_Flag
	.export	OSC_Get_EXTLF_INT_Flag
	.type	OSC_Get_EXTLF_INT_Flag, @function
OSC_Get_EXTLF_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext49
.Ltext49:
	.stabn	68,0,1212,.LM325-.LFBB49
.LM325:
.LFBB49:
	.stabn	68,0,1214,.LM326-.LFBB49
.LM326:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#4
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L217
	.stabn	68,0,1217,.LM327-.LFBB49
.LM327:
	MOV	r5,#1
	JMP	.L218
.L217:
	.stabn	68,0,1222,.LM328-.LFBB49
.LM328:
	MOV	r5,#0
.L218:
	.stabn	68,0,1224,.LM329-.LFBB49
.LM329:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_EXTLF_INT_Flag, .-OSC_Get_EXTLF_INT_Flag
.Lscope49:
	.stabs	"",36,0,0,.Lscope49-.LFBB49
	.stabd	78,0,0
	.section .text$OSC_Get_INTHF_INT_Flag
	.type	.text$OSC_Get_INTHF_INT_Flag$scode_local_50, @function
	.text$OSC_Get_INTHF_INT_Flag$scode_loacal_50:
	.align	1
	.stabs	"OSC_Get_INTHF_INT_Flag:F(2,4)",36,0,1232,OSC_Get_INTHF_INT_Flag
	.export	OSC_Get_INTHF_INT_Flag
	.type	OSC_Get_INTHF_INT_Flag, @function
OSC_Get_INTHF_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext50
.Ltext50:
	.stabn	68,0,1233,.LM330-.LFBB50
.LM330:
.LFBB50:
	.stabn	68,0,1235,.LM331-.LFBB50
.LM331:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#2
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L220
	.stabn	68,0,1238,.LM332-.LFBB50
.LM332:
	MOV	r5,#1
	JMP	.L221
.L220:
	.stabn	68,0,1243,.LM333-.LFBB50
.LM333:
	MOV	r5,#0
.L221:
	.stabn	68,0,1245,.LM334-.LFBB50
.LM334:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_INTHF_INT_Flag, .-OSC_Get_INTHF_INT_Flag
.Lscope50:
	.stabs	"",36,0,0,.Lscope50-.LFBB50
	.stabd	78,0,0
	.section .text$OSC_Get_INTLF_INT_Flag
	.type	.text$OSC_Get_INTLF_INT_Flag$scode_local_51, @function
	.text$OSC_Get_INTLF_INT_Flag$scode_loacal_51:
	.align	1
	.stabs	"OSC_Get_INTLF_INT_Flag:F(2,4)",36,0,1253,OSC_Get_INTLF_INT_Flag
	.export	OSC_Get_INTLF_INT_Flag
	.type	OSC_Get_INTLF_INT_Flag, @function
OSC_Get_INTLF_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a9k1xxx_osc.c",132,0,0,.Ltext51
.Ltext51:
	.stabn	68,0,1254,.LM335-.LFBB51
.LM335:
.LFBB51:
	.stabn	68,0,1256,.LM336-.LFBB51
.LM336:
	MOV	r5,#1
	LSL	r5,#30
	LD.w	r4,[r5+#2]
	MOV	r5,#1
	ANL	r5,r4,r5
	CMP	r5,#0
	JZ	.L223
	.stabn	68,0,1259,.LM337-.LFBB51
.LM337:
	MOV	r5,#1
	JMP	.L224
.L223:
	.stabn	68,0,1264,.LM338-.LFBB51
.LM338:
	MOV	r5,#0
.L224:
	.stabn	68,0,1266,.LM339-.LFBB51
.LM339:
	MOV	r0,r5
	JMP	lr
	.size	OSC_Get_INTLF_INT_Flag, .-OSC_Get_INTLF_INT_Flag
.Lscope51:
	.stabs	"",36,0,0,.Lscope51-.LFBB51
	.stabd	78,0,0
	.text
	.stabs	"",100,0,0,.Letext0
.Letext0:
