{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695816861766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816861767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:14:21 2023 " "Processing started: Wed Sep 27 20:14:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816861767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695816861767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_quartus -c DDS_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_quartus -c DDS_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695816861767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695816862000 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../DDS_32BIT/hdlsrc/mux.v " "Entity \"mux\" obtained from \"../../DDS_32BIT/hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1695816862047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco_32/nco_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco_32/nco_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../../DDS_32BIT/hdlsrc/NCO_32/NCO_32.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO_32/NCO_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_div.v 2 2 " "Found 2 design units, including 2 entities, in source file fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_even " "Found entity 1: clk_div_even" {  } { { "fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862051 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_odd_div " "Found entity 2: clk_odd_div" {  } { { "fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fre_div.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_sel.v 2 2 " "Found 2 design units, including 2 entities, in source file fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862053 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "../hdlsrc/filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/filter.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862059 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux mux.v(1) " "Verilog HDL error at mux.v(1): module \"mux\" cannot be declared more than once" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/mux.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1695816862060 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux mux.v(1) " "HDL info at mux.v(1): see declaration for object \"mux\"" {  } { { "../../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816862060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/mux.v 0 0 " "Found 0 design units, including 0 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_quartus " "Found entity 1: DDS_quartus" {  } { { "../hdlsrc/DDS_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/DDS/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/DDS/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/DDS/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/DDS/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/DDS/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/DDS/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/DDS/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/DDS/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "../hdlsrc/DDS/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/NCO.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/DDS/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/hdl_prj/hdlsrc/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../hdlsrc/DDS/DDS.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/hdlsrc/DDS/DDS.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_131 " "Found design unit 1: auk_dspip_lib_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_131 " "Found design unit 1: auk_dspip_math_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_131-body " "Found design unit 2: auk_dspip_math_pkg_fir_131-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_test_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_test_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_test_st " "Found entity 1: fir_test_st" {  } { { "fir_test_st.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_test_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_test_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_test_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_test_ast-struct " "Found design unit 1: fir_test_ast-struct" {  } { { "fir_test_ast.vhd" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_test_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862356 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_test_ast " "Found entity 1: fir_test_ast" {  } { { "fir_test_ast.vhd" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_test_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_test.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_test " "Found entity 1: fir_test" {  } { { "fir_test.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/fir_test.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/hdl_prj/quartus_prj_multi_wave/count.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816862360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816862360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816862463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 20:14:22 2023 " "Processing ended: Wed Sep 27 20:14:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816862463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816862463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816862463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816862463 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816863089 ""}
