<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>
defines: 
time_elapsed: 1.372s
ram usage: 40148 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvsvp3qft/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>: No timescale set for &#34;addergen1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>: Compile module &#34;work@addergen1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>: Implicit port type (wire) for &#34;co&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>: Compile generate block &#34;work@addergen1.bitnum[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>: Compile generate block &#34;work@addergen1.bitnum[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>: Compile generate block &#34;work@addergen1.bitnum[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>: Compile generate block &#34;work@addergen1.bitnum[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>: Top level module &#34;work@addergen1&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpvsvp3qft/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_addergen1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvsvp3qft/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvsvp3qft/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@addergen1)
 |vpiName:work@addergen1
 |uhdmallPackages:
 \_package: builtin, parent:work@addergen1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@addergen1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>, line:1, parent:work@addergen1
   |vpiDefName:work@addergen1
   |vpiFullName:work@addergen1
   |vpiPort:
   \_port: (co), line:1
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:1
         |vpiName:co
         |vpiFullName:work@addergen1.co
   |vpiPort:
   \_port: (sum), line:1
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:1
         |vpiName:sum
         |vpiFullName:work@addergen1.sum
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@addergen1.a
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@addergen1.b
   |vpiPort:
   \_port: (ci), line:1
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:1
         |vpiName:ci
         |vpiFullName:work@addergen1.ci
   |vpiContAssign:
   \_cont_assign: , line:13
     |vpiRhs:
     \_ref_obj: (ci), line:13
       |vpiName:ci
       |vpiFullName:work@addergen1.ci
     |vpiLhs:
     \_bit_select: (c), line:13
       |vpiName:c
       |vpiFullName:work@addergen1.c
       |vpiIndex:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_bit_select: (c), line:23
       |vpiName:c
       |vpiFullName:work@addergen1.c
       |vpiIndex:
       \_ref_obj: (SIZE), line:23
         |vpiName:SIZE
     |vpiLhs:
     \_ref_obj: (co), line:23
       |vpiName:co
       |vpiFullName:work@addergen1.co
   |vpiNet:
   \_logic_net: (c), line:10
     |vpiName:c
     |vpiFullName:work@addergen1.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (co), line:1
   |vpiNet:
   \_logic_net: (sum), line:1
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (ci), line:1
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (SIZE), line:2
       |vpiName:SIZE
   |vpiParameter:
   \_parameter: (SIZE), line:2
 |uhdmtopModules:
 \_module: work@addergen1 (work@addergen1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv</a>, line:1
   |vpiDefName:work@addergen1
   |vpiName:work@addergen1
   |vpiPort:
   \_port: (co), line:1, parent:work@addergen1
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:1, parent:work@addergen1
         |vpiName:co
         |vpiFullName:work@addergen1.co
   |vpiPort:
   \_port: (sum), line:1, parent:work@addergen1
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:1, parent:work@addergen1
         |vpiName:sum
         |vpiFullName:work@addergen1.sum
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (a), line:1, parent:work@addergen1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1, parent:work@addergen1
         |vpiName:a
         |vpiFullName:work@addergen1.a
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:1, parent:work@addergen1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1, parent:work@addergen1
         |vpiName:b
         |vpiFullName:work@addergen1.b
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ci), line:1, parent:work@addergen1
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:1, parent:work@addergen1
         |vpiName:ci
         |vpiFullName:work@addergen1.ci
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[0]), line:14, parent:work@addergen1
     |vpiName:bitnum[0]
     |vpiFullName:work@addergen1.bitnum[0]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[0]
       |vpiFullName:work@addergen1.bitnum[0]
       |vpiNet:
       \_logic_net: (t1), line:15
         |vpiName:t1
         |vpiFullName:work@addergen1.bitnum[0].t1
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t2), line:15
         |vpiName:t2
         |vpiFullName:work@addergen1.bitnum[0].t2
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t3), line:15
         |vpiName:t3
         |vpiFullName:work@addergen1.bitnum[0].t3
         |vpiNetType:1
       |vpiParameter:
       \_parameter: (i), line:14
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[1]), line:14, parent:work@addergen1
     |vpiName:bitnum[1]
     |vpiFullName:work@addergen1.bitnum[1]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[1]
       |vpiFullName:work@addergen1.bitnum[1]
       |vpiNet:
       \_logic_net: (t1), line:15
         |vpiName:t1
         |vpiFullName:work@addergen1.bitnum[1].t1
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t2), line:15
         |vpiName:t2
         |vpiFullName:work@addergen1.bitnum[1].t2
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t3), line:15
         |vpiName:t3
         |vpiFullName:work@addergen1.bitnum[1].t3
         |vpiNetType:1
       |vpiParameter:
       \_parameter: (i), line:14
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[2]), line:14, parent:work@addergen1
     |vpiName:bitnum[2]
     |vpiFullName:work@addergen1.bitnum[2]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[2]
       |vpiFullName:work@addergen1.bitnum[2]
       |vpiNet:
       \_logic_net: (t1), line:15
         |vpiName:t1
         |vpiFullName:work@addergen1.bitnum[2].t1
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t2), line:15
         |vpiName:t2
         |vpiFullName:work@addergen1.bitnum[2].t2
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t3), line:15
         |vpiName:t3
         |vpiFullName:work@addergen1.bitnum[2].t3
         |vpiNetType:1
       |vpiParameter:
       \_parameter: (i), line:14
         |vpiName:i
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[3]), line:14, parent:work@addergen1
     |vpiName:bitnum[3]
     |vpiFullName:work@addergen1.bitnum[3]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[3]
       |vpiFullName:work@addergen1.bitnum[3]
       |vpiNet:
       \_logic_net: (t1), line:15
         |vpiName:t1
         |vpiFullName:work@addergen1.bitnum[3].t1
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t2), line:15
         |vpiName:t2
         |vpiFullName:work@addergen1.bitnum[3].t2
         |vpiNetType:1
       |vpiNet:
       \_logic_net: (t3), line:15
         |vpiName:t3
         |vpiFullName:work@addergen1.bitnum[3].t3
         |vpiNetType:1
       |vpiParameter:
       \_parameter: (i), line:14
         |vpiName:i
         |INT:3
   |vpiNet:
   \_logic_net: (c), line:10, parent:work@addergen1
     |vpiName:c
     |vpiFullName:work@addergen1.c
     |vpiNetType:1
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (co), line:1, parent:work@addergen1
   |vpiNet:
   \_logic_net: (sum), line:1, parent:work@addergen1
   |vpiNet:
   \_logic_net: (a), line:1, parent:work@addergen1
   |vpiNet:
   \_logic_net: (b), line:1, parent:work@addergen1
   |vpiNet:
   \_logic_net: (ci), line:1, parent:work@addergen1
   |vpiParameter:
   \_parameter: (SIZE), line:2
     |vpiName:SIZE
     |INT:4
Object: \work_addergen1 of type 3000
Object: \work_addergen1 of type 32
Object: \co of type 44
Object: \sum of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ci of type 44
Object: \bitnum[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \t1 of type 36
Object: \t2 of type 36
Object: \t3 of type 36
Object: \bitnum[1] of type 133
Object:  of type 134
Object: \i of type 41
Object: \t1 of type 36
Object: \t2 of type 36
Object: \t3 of type 36
Object: \bitnum[2] of type 133
Object:  of type 134
Object: \i of type 41
Object: \t1 of type 36
Object: \t2 of type 36
Object: \t3 of type 36
Object: \bitnum[3] of type 133
Object:  of type 134
Object: \i of type 41
Object: \t1 of type 36
Object: \t2 of type 36
Object: \t3 of type 36
Object: \SIZE of type 41
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \co of type 36
Object: \sum of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ci of type 36
Object: \work_addergen1 of type 32
Object: \co of type 44
Object: \sum of type 44
Object: \a of type 44
Object: \b of type 44
Object: \ci of type 44
Object:  of type 8
Object: \c of type 106
Object:  of type 7
Object: \ci of type 608
Object:  of type 8
Object: \co of type 608
Object: \c of type 106
Object: \SIZE of type 608
Object: \SIZE of type 41
Object:  of type 40
Object: \SIZE of type 41
Object:  of type 7
Object: \c of type 36
Object: \co of type 36
Object: \sum of type 36
Object: \a of type 36
Object: \b of type 36
Object: \ci of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_addergen1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec1e30] str=&#39;\work_addergen1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec2070] str=&#39;\co&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec23c0] str=&#39;\sum&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec25b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec2af0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec2ce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec2920] str=&#39;\a&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec2ea0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec31e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec33a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec3040] str=&#39;\b&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3560]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3880] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3a40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec36e0] str=&#39;\ci&#39; input port=5
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec3c60] str=&#39;\bitnum[0]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec3ec0] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4060] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4280] str=&#39;\t1&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4420] str=&#39;\t2&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec45a0] str=&#39;\t3&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4720] str=&#39;\bitnum[1]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4960] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4ae0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4ce0] str=&#39;\t1&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4e80] str=&#39;\t2&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5000] str=&#39;\t3&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5180] str=&#39;\bitnum[2]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec53c0] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5540] bits=&#39;00000000000000000000000000000010&#39;(32) signed range=[31:0] int=2
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5740] str=&#39;\t1&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec58e0] str=&#39;\t2&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5a60] str=&#39;\t3&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5be0] str=&#39;\bitnum[3]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5e20] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5fa0] bits=&#39;00000000000000000000000000000011&#39;(32) signed range=[31:0] int=3
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec61a0] str=&#39;\t1&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec6340] str=&#39;\t2&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec64c0] str=&#39;\t3&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:2</a>.0-2.0&gt; [0x1ec6710] str=&#39;\SIZE&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:2</a>.0-2.0&gt; [0x1ec9150] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6a10] str=&#39;\c&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6b30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6e90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec7c30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec6cf0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec7e30] str=&#39;\c&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec84d0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec85f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec8710] str=&#39;\ci&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8830]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8950] str=&#39;\co&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8ad0] str=&#39;\c&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8e10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8c10] str=&#39;\SIZE&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\co&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec1e30] str=&#39;\work_addergen1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec2070] str=&#39;\co&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec23c0] str=&#39;\sum&#39; output reg basic_prep port=2 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec25b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec2af0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:3</a>.0-3.0&gt; [0x1ec2ce0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec2920] str=&#39;\a&#39; input basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec2ea0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec31e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec33a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec3040] str=&#39;\b&#39; input basic_prep port=4 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3560] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3880] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:6</a>.0-6.0&gt; [0x1ec3a40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&gt; [0x1ec36e0] str=&#39;\ci&#39; input basic_prep port=5 range=[0:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec3c60] str=&#39;\bitnum[0]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4720] str=&#39;\bitnum[1]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5180] str=&#39;\bitnum[2]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5be0] str=&#39;\bitnum[3]&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:2</a>.0-2.0&gt; [0x1ec6710] str=&#39;\SIZE&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:2</a>.0-2.0&gt; [0x1ec9150] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6a10] str=&#39;\c&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6b30] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec6e90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&gt; [0x1ec7c30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec6cf0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec7e30 -&gt; 0x1ec6a10] str=&#39;\c&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec84d0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec85f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:13</a>.0-13.0&gt; [0x1ec8710 -&gt; 0x1ec36e0] str=&#39;\ci&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8830] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8950 -&gt; 0x1ec2070] str=&#39;\co&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8ad0 -&gt; 0x1ec6a10] str=&#39;\c&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8e10] basic_prep range=[4:4]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:23</a>.0-23.0&gt; [0x1ec8c10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec3ec0] str=&#39;\bitnum[0].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4060] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4280] str=&#39;\bitnum[0].t1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4420] str=&#39;\bitnum[0].t2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec45a0] str=&#39;\bitnum[0].t3&#39; basic_prep range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4960] str=&#39;\bitnum[1].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec4ae0] bits=&#39;00000000000000000000000000000001&#39;(32) signed basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4ce0] str=&#39;\bitnum[1].t1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec4e80] str=&#39;\bitnum[1].t2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5000] str=&#39;\bitnum[1].t3&#39; basic_prep range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec53c0] str=&#39;\bitnum[2].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5540] bits=&#39;00000000000000000000000000000010&#39;(32) signed basic_prep range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5740] str=&#39;\bitnum[2].t1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec58e0] str=&#39;\bitnum[2].t2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec5a60] str=&#39;\bitnum[2].t3&#39; basic_prep range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5e20] str=&#39;\bitnum[3].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:14</a>.0-14.0&gt; [0x1ec5fa0] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec61a0] str=&#39;\bitnum[3].t1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec6340] str=&#39;\bitnum[3].t2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&gt; [0x1ec64c0] str=&#39;\bitnum[3].t3&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_addergen1

2.2. Analyzing design hierarchy..
Top module:  \work_addergen1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_addergen1..
Warning: Wire work_addergen1.\c [4] is used but has no driver.
Warning: Wire work_addergen1.\sum [3] is used but has no driver.
Warning: Wire work_addergen1.\sum [2] is used but has no driver.
Warning: Wire work_addergen1.\sum [1] is used but has no driver.
Warning: Wire work_addergen1.\sum [0] is used but has no driver.
found and reported 5 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_addergen1 ===

   Number of wires:                 18
   Number of wire bits:             31
   Number of public wires:          18
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_addergen1..
Warning: Wire work_addergen1.\c [4] is used but has no driver.
Warning: Wire work_addergen1.\sum [3] is used but has no driver.
Warning: Wire work_addergen1.\sum [2] is used but has no driver.
Warning: Wire work_addergen1.\sum [1] is used but has no driver.
Warning: Wire work_addergen1.\sum [0] is used but has no driver.
found and reported 5 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_addergen1&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;SIZE&#34;: &#34;00000000000000000000000000000100&#34;,
        &#34;bitnum[0].i&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bitnum[1].i&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;bitnum[2].i&#34;: &#34;00000000000000000000000000000010&#34;,
        &#34;bitnum[3].i&#34;: &#34;00000000000000000000000000000011&#34;
      },
      &#34;ports&#34;: {
        &#34;co&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;sum&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6 ]
        },
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7, 8, 9, 10 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11, 12, 13, 14 ]
        },
        &#34;ci&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 15 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11, 12, 13, 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;bitnum[0].t1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[0].t2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[0].t3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[1].t1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[1].t2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[1].t3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[2].t1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[2].t2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[2].t3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[3].t1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[3].t2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;bitnum[3].t3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34;
          }
        },
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15, 28, 29, 30, 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&#34;
          }
        },
        &#34;ci&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;co&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;sum&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_addergen1&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_addergen1(co, sum, a, b, ci);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34; *)
  input [3:0] a;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34; *)
  input [3:0] b;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[0].t1 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[0].t2 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[0].t3 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[1].t1 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[1].t2 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[1].t3 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[2].t1 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[2].t2 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[2].t3 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[3].t1 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[3].t2 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:15</a>.0-15.0&#34; *)
  wire \bitnum[3].t3 ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:10</a>.0-10.0&#34; *)
  wire [4:0] c;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34; *)
  input ci;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34; *)
  output co;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p791.sv:1</a>.0-1.0&#34; *)
  output [3:0] sum;
  assign c[0] = ci;
  assign co = c[4];
endmodule

Warnings: 6 unique messages, 11 total
End of script. Logfile hash: c50ae60168, CPU: user 0.00s system 0.01s, MEM: 12.75 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>