==PROF== Connected to process 2807 (/home/ubuntu/pa2-nwahi-ygala/mmpy)
==PROF== Profiling "matMul" - 1: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 2: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 3: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 4: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 5: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 6: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 7: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 8: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 9: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 10: 0%....50%....100% - 32 passes
==PROF== Profiling "matMul" - 11: 0%....50%....100% - 32 passes
==PROF== Disconnected from process 2807
[2807] mmpy@127.0.0.1
  matMul(int, float *, float *, float *), 2024-May-14 18:16:26, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           5.00
    SM Frequency                                                             cycle/usecond                         585.01
    Elapsed Cycles                                                                   cycle                        5474719
    Memory [%]                                                                           %                          69.08
    DRAM Throughput                                                                      %                           7.28
    Duration                                                                       msecond                           9.36
    L1/TEX Cache Throughput                                                              %                          75.63
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     5000520.08
    Compute (SM) [%]                                                                     %                          69.08
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.61
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.86
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.29
    Mem Busy                                                                             %                          34.58
    Max Bandwidth                                                                        %                          69.08
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.08
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:30, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           5.00
    SM Frequency                                                             cycle/usecond                         585.06
    Elapsed Cycles                                                                   cycle                        5468990
    Memory [%]                                                                           %                          69.15
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.62
    L2 Cache Throughput                                                                  %                           6.86
    SM Active Cycles                                                                 cycle                     5001209.85
    Compute (SM) [%]                                                                     %                          69.15
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.60
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.85
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.32
    Mem Busy                                                                             %                          34.62
    Max Bandwidth                                                                        %                          69.15
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.50
    Mem Pipes Busy                                                                       %                          69.15
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.62
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.38
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:34, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           5.00
    SM Frequency                                                             cycle/usecond                         585.20
    Elapsed Cycles                                                                   cycle                        5470810
    Memory [%]                                                                           %                          69.13
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.65
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                        4999162
    Compute (SM) [%]                                                                     %                          69.13
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.62
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.88
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.31
    Mem Busy                                                                             %                          34.61
    Max Bandwidth                                                                        %                          69.13
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.49
    Mem Pipes Busy                                                                       %                          69.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.62
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.38
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:38, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.74
    Elapsed Cycles                                                                   cycle                        5469936
    Memory [%]                                                                           %                          69.14
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.62
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     5001013.08
    Compute (SM) [%]                                                                     %                          69.14
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.60
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.85
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.31
    Mem Busy                                                                             %                          34.61
    Max Bandwidth                                                                        %                          69.14
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.14
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:42, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           5.00
    SM Frequency                                                             cycle/usecond                         585.12
    Elapsed Cycles                                                                   cycle                        5470093
    Memory [%]                                                                           %                          69.14
    DRAM Throughput                                                                      %                           7.30
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.63
    L2 Cache Throughput                                                                  %                           6.86
    SM Active Cycles                                                                 cycle                     5000411.62
    Compute (SM) [%]                                                                     %                          69.14
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.61
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.86
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.34
    Mem Busy                                                                             %                          34.61
    Max Bandwidth                                                                        %                          69.14
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.14
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.62
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.38
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:46, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.51
    Elapsed Cycles                                                                   cycle                        5468536
    Memory [%]                                                                           %                          69.16
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.36
    L1/TEX Cache Throughput                                                              %                          75.66
    L2 Cache Throughput                                                                  %                           6.86
    SM Active Cycles                                                                 cycle                     4998720.97
    Compute (SM) [%]                                                                     %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.11
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.63
    Issued Ipc Active                                                           inst/cycle                           2.11
    SM Busy                                                                              %                          69.89
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.7%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.29
    Mem Busy                                                                             %                          34.62
    Max Bandwidth                                                                        %                          69.16
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.47
    Mem Pipes Busy                                                                       %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.62
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.38
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:50, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.80
    Elapsed Cycles                                                                   cycle                        5469156
    Memory [%]                                                                           %                          69.15
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.65
    L2 Cache Throughput                                                                  %                           6.86
    SM Active Cycles                                                                 cycle                     4999339.83
    Compute (SM) [%]                                                                     %                          69.15
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.62
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.88
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.31
    Mem Busy                                                                             %                          34.62
    Max Bandwidth                                                                        %                          69.15
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.49
    Mem Pipes Busy                                                                       %                          69.15
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:54, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.76
    Elapsed Cycles                                                                   cycle                        5467956
    Memory [%]                                                                           %                          69.16
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.63
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     5000379.55
    Compute (SM) [%]                                                                     %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.61
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.86
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.29
    Mem Busy                                                                             %                          34.63
    Max Bandwidth                                                                        %                          69.16
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:16:58, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.77
    Elapsed Cycles                                                                   cycle                        5470314
    Memory [%]                                                                           %                          69.13
    DRAM Throughput                                                                      %                           7.28
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.63
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     5000275.65
    Compute (SM) [%]                                                                     %                          69.13
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.61
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.86
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.26
    Mem Busy                                                                             %                          34.61
    Max Bandwidth                                                                        %                          69.13
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.49
    Mem Pipes Busy                                                                       %                          69.13
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:17:02, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           5.00
    SM Frequency                                                             cycle/usecond                         585.27
    Elapsed Cycles                                                                   cycle                        5472644
    Memory [%]                                                                           %                          69.10
    DRAM Throughput                                                                      %                           7.29
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.65
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     4999039.20
    Compute (SM) [%]                                                                     %                          69.10
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.62
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.88
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.7%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.33
    Mem Busy                                                                             %                          34.60
    Max Bandwidth                                                                        %                          69.10
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.10
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

  matMul(int, float *, float *, float *), 2024-May-14 18:17:05, Context 1, Stream 7
    Section: GPU Speed Of Light Throughput
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           4.99
    SM Frequency                                                             cycle/usecond                         584.66
    Elapsed Cycles                                                                   cycle                        5468541
    Memory [%]                                                                           %                          69.16
    DRAM Throughput                                                                      %                           7.28
    Duration                                                                       msecond                           9.35
    L1/TEX Cache Throughput                                                              %                          75.62
    L2 Cache Throughput                                                                  %                           6.85
    SM Active Cycles                                                                 cycle                     5000800.50
    Compute (SM) [%]                                                                     %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------
    INF   Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis sections.                               

    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 61%   
          of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide    
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for mode details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2.10
    Executed Ipc Elapsed                                                        inst/cycle                           1.92
    Issue Slots Busy                                                                     %                          52.61
    Issued Ipc Active                                                           inst/cycle                           2.10
    SM Busy                                                                              %                          69.86
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (75.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added. See the Kernel Profiling Guide             
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-decoder) or hover over the          
          pipeline name to understand the workloads handled by each pipeline. The Instruction Statistics section shows  
          the mix of executed instructions in this kernel. Check the Warp State Statistics section for which reasons    
          cause warps to stall.                                                                                         

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          23.27
    Mem Busy                                                                             %                          34.62
    Max Bandwidth                                                                        %                          69.16
    L1/TEX Hit Rate                                                                      %                              0
    L2 Hit Rate                                                                          %                          75.48
    Mem Pipes Busy                                                                       %                          69.16
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    One or More Eligible                                                                 %                          52.61
    Issued Warp Per Scheduler                                                                                        0.53
    No Eligible                                                                          %                          47.39
    Active Warps Per Scheduler                                                        warp                           4.00
    Eligible Warps Per Scheduler                                                      warp                           1.54
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.00 active warps per scheduler, but only an average of 1.54 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 8. Use the Occupancy section to identify what limits this kernel's theoretical occupancy. 

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                           7.60
    Warp Cycles Per Executed Instruction                                             cycle                           7.60
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31.92
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     2630681.60
    Executed Instructions                                                             inst                      420909056
    Avg. Issued Instructions Per Scheduler                                            inst                     2630697.60
    Issued Instructions                                                               inst                      420911616
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        512
    Function Cache Configuration                                                                cudaFuncCachePreferShared
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             80
    Shared Memory Configuration Size                                                 Kbyte                          65.54
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                            Kbyte/block                          65.54
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         131072
    Waves Per SM                                                                                                     6.40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                              1
    Block Limit Warps                                                                block                              2
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49.99
    Achieved Active Warps Per SM                                                      warp                          16.00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of required registers This kernel's      
          theoretical occupancy (50.0%) is limited by the required amount of shared memory See the CUDA Best Practices  
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: Source Counters
    ---------------------------------------------------------------------- --------------- ------------------------------
    Branch Instructions Ratio                                                            %                           0.01
    Branch Instructions                                                               inst                        3944448
    Branch Efficiency                                                                    %                            100
    Avg. Divergent Branches                                                                                             0
    ---------------------------------------------------------------------- --------------- ------------------------------

