ARM GAS  /tmp/ccNZiLdt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FSMC_NORSRAMDeInit,"ax",%progbits
  18              		.align	1
  19              		.global	FSMC_NORSRAMDeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FSMC_NORSRAMDeInit:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c"
   1:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
   2:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @file    stm32f4xx_fsmc.c
   4:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @version V1.4.0
   6:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @date    04-August-2014
   7:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  * @brief    This file provides firmware functions to manage the following 
   8:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          functionalities of the FSMC peripheral:           
   9:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *           + Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *           + Interface with NAND memories
  11:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *           + Interface with 16-bit PC Card compatible memories  
  12:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *           + Interrupts and flags management   
  13:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *           
  14:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  15:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @attention
  16:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *
  17:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  18:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *
  19:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  20:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * You may not use this file except in compliance with the License.
  21:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * You may obtain a copy of the License at:
  22:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *
  23:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  24:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *
  25:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * Unless required by applicable law or agreed to in writing, software 
  26:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  27:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  28:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * See the License for the specific language governing permissions and
  29:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * limitations under the License.
ARM GAS  /tmp/ccNZiLdt.s 			page 2


  30:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *
  31:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  32:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
  33:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  34:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  35:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_fsmc.h"
  36:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_rcc.h"
  37:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  38:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  39:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
  40:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
  41:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  42:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC 
  43:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief FSMC driver modules
  44:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
  45:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */ 
  46:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  47:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  48:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** const FSMC_NORSRAMTimingInitTypeDef FSMC_DefaultTimingStruct = {0x0F, /* FSMC_AddressSetupTime */
  49:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 0x0F, /* FSMC_AddressHoldTime */
  50:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 0xFF, /* FSMC_DataSetupTime */
  51:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 0x0F, /* FSMC_BusTurnAroundDuration
  52:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 0x0F, /* FSMC_CLKDivision */
  53:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 0x0F, /* FSMC_DataLatency */
  54:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                 FSMC_AccessMode_A /* FSMC_AccessMod
  55:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                                                                };
  56:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private define ------------------------------------------------------------*/
  57:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  58:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  59:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* FSMC BCRx Mask */
  60:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
  61:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
  62:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
  63:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  64:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* FSMC PCRx Mask */
  65:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
  66:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
  67:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
  68:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
  69:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
  70:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  71:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  72:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  73:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  74:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  75:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  76:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Private_Functions
  77:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
  78:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
  79:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  80:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
  81:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *  @brief   NOR/SRAM Controller functions 
  82:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *
  83:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @verbatim   
  84:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================
  85:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                     ##### NOR and SRAM Controller functions #####
  86:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================  
ARM GAS  /tmp/ccNZiLdt.s 			page 3


  87:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  88:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  [..] The following sequence should be followed to configure the FSMC to interface
  89:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       with SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  90:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  
  91:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) Enable the clock for the FSMC and associated GPIOs using the following functions:
  92:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
  93:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  94:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
  95:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) FSMC pins configuration 
  96:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++) Connect the involved FSMC pins to AF12 using the following function 
  97:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
  98:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++) Configure these FSMC pins in alternate function mode by calling the function
  99:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             GPIO_Init();    
 100:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        
 101:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) Declare a FSMC_NORSRAMInitTypeDef structure, for example:
 102:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
 103:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
 104:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       the structure member.
 105:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       
 106:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) Initialize the NOR/SRAM Controller by calling the function
 107:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
 108:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 109:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) Then enable the NOR/SRAM Bank, for example:
 110:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
 111:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 112:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    (#) At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 113:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    
 114:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @endverbatim
 115:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
 116:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 117:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 118:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 119:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  De-initializes the FSMC NOR/SRAM Banks registers to their default 
 120:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *   reset values.
 121:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 122:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 123:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 124:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 125:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 126:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 127:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 128:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 129:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 130:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
  30              		.loc 1 130 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 131:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 132:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  35              		.loc 1 132 3 view .LVU1
 133:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 134:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 135:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  36              		.loc 1 135 3 view .LVU2
  37              		.loc 1 135 5 is_stmt 0 view .LVU3
ARM GAS  /tmp/ccNZiLdt.s 			page 4


  38 0000 0346     		mov	r3, r0
  39 0002 88B9     		cbnz	r0, .L2
 136:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 137:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  40              		.loc 1 137 5 is_stmt 1 view .LVU4
  41              		.loc 1 137 33 is_stmt 0 view .LVU5
  42 0004 4FF02042 		mov	r2, #-1610612736
  43 0008 43F2DB01 		movw	r1, #12507
  44 000c 42F82010 		str	r1, [r2, r0, lsl #2]
  45              	.L3:
 138:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 139:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 140:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 141:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {   
 142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 143:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 144:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  46              		.loc 1 144 3 is_stmt 1 view .LVU6
  47              		.loc 1 144 30 is_stmt 0 view .LVU7
  48 0010 581C     		adds	r0, r3, #1
  49              	.LVL1:
  50              		.loc 1 144 35 view .LVU8
  51 0012 6FF07042 		mvn	r2, #-268435456
  52 0016 4FF02041 		mov	r1, #-1610612736
  53 001a 41F82020 		str	r2, [r1, r0, lsl #2]
 145:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  54              		.loc 1 145 3 is_stmt 1 view .LVU9
  55              		.loc 1 145 32 is_stmt 0 view .LVU10
  56 001e 01F58271 		add	r1, r1, #260
  57 0022 41F82320 		str	r2, [r1, r3, lsl #2]
 146:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
  58              		.loc 1 146 1 view .LVU11
  59 0026 7047     		bx	lr
  60              	.LVL2:
  61              	.L2:
 142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
  62              		.loc 1 142 5 is_stmt 1 view .LVU12
 142:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
  63              		.loc 1 142 33 is_stmt 0 view .LVU13
  64 0028 4FF02042 		mov	r2, #-1610612736
  65 002c 43F2D201 		movw	r1, #12498
  66 0030 42F82010 		str	r1, [r2, r0, lsl #2]
  67 0034 ECE7     		b	.L3
  68              		.cfi_endproc
  69              	.LFE130:
  71              		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
  72              		.align	1
  73              		.global	FSMC_NORSRAMInit
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  77              		.fpu fpv4-sp-d16
  79              	FSMC_NORSRAMInit:
  80              	.LVL3:
  81              	.LFB131:
 147:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 148:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
ARM GAS  /tmp/ccNZiLdt.s 			page 5


 149:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 150:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 151:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
 152:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC NOR/SRAM 
 153:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         specified Banks.                       
 154:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 155:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 156:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 157:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** { 
  82              		.loc 1 157 1 is_stmt 1 view -0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
 158:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 159:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
  87              		.loc 1 159 3 view .LVU15
 160:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
  88              		.loc 1 160 3 view .LVU16
 161:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
  89              		.loc 1 161 3 view .LVU17
 162:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
  90              		.loc 1 162 3 view .LVU18
 163:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
  91              		.loc 1 163 3 view .LVU19
 164:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
  92              		.loc 1 164 3 view .LVU20
 165:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
  93              		.loc 1 165 3 view .LVU21
 166:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
  94              		.loc 1 166 3 view .LVU22
 167:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
  95              		.loc 1 167 3 view .LVU23
 168:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
  96              		.loc 1 168 3 view .LVU24
 169:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
  97              		.loc 1 169 3 view .LVU25
 170:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
  98              		.loc 1 170 3 view .LVU26
 171:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
  99              		.loc 1 171 3 view .LVU27
 172:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 100              		.loc 1 172 3 view .LVU28
 173:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 101              		.loc 1 173 3 view .LVU29
 174:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 102              		.loc 1 174 3 view .LVU30
 175:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 103              		.loc 1 175 3 view .LVU31
 176:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 104              		.loc 1 176 3 view .LVU32
 177:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 105              		.loc 1 177 3 view .LVU33
 178:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 106              		.loc 1 178 3 view .LVU34
 179:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 180:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
ARM GAS  /tmp/ccNZiLdt.s 			page 6


 181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 107              		.loc 1 181 3 view .LVU35
 182:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 108              		.loc 1 182 45 is_stmt 0 view .LVU36
 109 0000 4368     		ldr	r3, [r0, #4]
 183:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 110              		.loc 1 183 35 view .LVU37
 111 0002 8268     		ldr	r2, [r0, #8]
 182:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 112              		.loc 1 182 67 view .LVU38
 113 0004 1343     		orrs	r3, r3, r2
 184:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 114              		.loc 1 184 35 view .LVU39
 115 0006 C268     		ldr	r2, [r0, #12]
 183:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 116              		.loc 1 183 53 view .LVU40
 117 0008 1343     		orrs	r3, r3, r2
 185:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 118              		.loc 1 185 35 view .LVU41
 119 000a 0269     		ldr	r2, [r0, #16]
 184:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 120              		.loc 1 184 58 view .LVU42
 121 000c 1343     		orrs	r3, r3, r2
 186:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 122              		.loc 1 186 35 view .LVU43
 123 000e 4269     		ldr	r2, [r0, #20]
 185:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 124              		.loc 1 185 58 view .LVU44
 125 0010 1343     		orrs	r3, r3, r2
 187:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 126              		.loc 1 187 35 view .LVU45
 127 0012 8269     		ldr	r2, [r0, #24]
 186:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 128              		.loc 1 186 59 view .LVU46
 129 0014 1343     		orrs	r3, r3, r2
 188:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 130              		.loc 1 188 35 view .LVU47
 131 0016 C269     		ldr	r2, [r0, #28]
 187:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 132              		.loc 1 187 61 view .LVU48
 133 0018 1343     		orrs	r3, r3, r2
 189:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 134              		.loc 1 189 35 view .LVU49
 135 001a 026A     		ldr	r2, [r0, #32]
 188:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 136              		.loc 1 188 51 view .LVU50
 137 001c 1343     		orrs	r3, r3, r2
 190:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 138              		.loc 1 190 35 view .LVU51
 139 001e 426A     		ldr	r2, [r0, #36]
 189:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 140              		.loc 1 189 59 view .LVU52
 141 0020 1343     		orrs	r3, r3, r2
 191:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 142              		.loc 1 191 35 view .LVU53
 143 0022 826A     		ldr	r2, [r0, #40]
 190:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
ARM GAS  /tmp/ccNZiLdt.s 			page 7


 144              		.loc 1 190 57 view .LVU54
 145 0024 1343     		orrs	r3, r3, r2
 192:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 146              		.loc 1 192 35 view .LVU55
 147 0026 C26A     		ldr	r2, [r0, #44]
 191:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 148              		.loc 1 191 53 view .LVU56
 149 0028 1343     		orrs	r3, r3, r2
 193:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 150              		.loc 1 193 35 view .LVU57
 151 002a 026B     		ldr	r2, [r0, #48]
 181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 152              		.loc 1 181 42 view .LVU58
 153 002c 0168     		ldr	r1, [r0]
 192:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 154              		.loc 1 192 55 view .LVU59
 155 002e 1343     		orrs	r3, r3, r2
 181:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 156              		.loc 1 181 55 view .LVU60
 157 0030 4FF02042 		mov	r2, #-1610612736
 158 0034 42F82130 		str	r3, [r2, r1, lsl #2]
 194:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 159              		.loc 1 194 3 is_stmt 1 view .LVU61
 160              		.loc 1 194 28 is_stmt 0 view .LVU62
 161 0038 8368     		ldr	r3, [r0, #8]
 162              		.loc 1 194 5 view .LVU63
 163 003a 082B     		cmp	r3, #8
 164 003c 23D0     		beq	.L8
 165              	.L5:
 195:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 197:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 198:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 166              		.loc 1 199 3 is_stmt 1 view .LVU64
 200:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 167              		.loc 1 200 45 is_stmt 0 view .LVU65
 168 003e 426B     		ldr	r2, [r0, #52]
 169              		.loc 1 200 73 view .LVU66
 170 0040 1368     		ldr	r3, [r2]
 201:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 171              		.loc 1 201 64 view .LVU67
 172 0042 5168     		ldr	r1, [r2, #4]
 200:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 173              		.loc 1 200 97 view .LVU68
 174 0044 43EA0113 		orr	r3, r3, r1, lsl #4
 202:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 175              		.loc 1 202 64 view .LVU69
 176 0048 9168     		ldr	r1, [r2, #8]
 201:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 177              		.loc 1 201 93 view .LVU70
 178 004a 43EA0123 		orr	r3, r3, r1, lsl #8
 203:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 179              		.loc 1 203 64 view .LVU71
 180 004e D168     		ldr	r1, [r2, #12]
 202:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 181              		.loc 1 202 91 view .LVU72
ARM GAS  /tmp/ccNZiLdt.s 			page 8


 182 0050 43EA0143 		orr	r3, r3, r1, lsl #16
 204:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 183              		.loc 1 204 64 view .LVU73
 184 0054 1169     		ldr	r1, [r2, #16]
 203:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 185              		.loc 1 203 100 view .LVU74
 186 0056 43EA0153 		orr	r3, r3, r1, lsl #20
 205:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 187              		.loc 1 205 64 view .LVU75
 188 005a 5169     		ldr	r1, [r2, #20]
 204:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 189              		.loc 1 204 90 view .LVU76
 190 005c 43EA0163 		orr	r3, r3, r1, lsl #24
 206:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 191              		.loc 1 206 64 view .LVU77
 192 0060 9169     		ldr	r1, [r2, #24]
 199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 193              		.loc 1 199 42 view .LVU78
 194 0062 0268     		ldr	r2, [r0]
 199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 195              		.loc 1 199 53 view .LVU79
 196 0064 0132     		adds	r2, r2, #1
 205:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 197              		.loc 1 205 90 view .LVU80
 198 0066 0B43     		orrs	r3, r3, r1
 199:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 199              		.loc 1 199 57 view .LVU81
 200 0068 4FF02041 		mov	r1, #-1610612736
 201 006c 41F82230 		str	r3, [r1, r2, lsl #2]
 207:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 208:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     
 209:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 210:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 202              		.loc 1 210 3 is_stmt 1 view .LVU82
 203              		.loc 1 210 28 is_stmt 0 view .LVU83
 204 0070 C36A     		ldr	r3, [r0, #44]
 205              		.loc 1 210 5 view .LVU84
 206 0072 B3F5804F 		cmp	r3, #16384
 207 0076 0ED0     		beq	.L9
 211:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 212:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 213:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 214:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 215:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 216:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 217:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 224:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 225:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 226:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 227:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 228:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
ARM GAS  /tmp/ccNZiLdt.s 			page 9


 208              		.loc 1 228 5 is_stmt 1 view .LVU85
 209              		.loc 1 228 45 is_stmt 0 view .LVU86
 210 0078 0268     		ldr	r2, [r0]
 211              		.loc 1 228 58 view .LVU87
 212 007a 114B     		ldr	r3, .L10
 213 007c 6FF07041 		mvn	r1, #-268435456
 214 0080 43F82210 		str	r1, [r3, r2, lsl #2]
 229:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 230:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 215              		.loc 1 230 1 view .LVU88
 216 0084 7047     		bx	lr
 217              	.L8:
 196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 218              		.loc 1 196 5 is_stmt 1 view .LVU89
 196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 219              		.loc 1 196 44 is_stmt 0 view .LVU90
 220 0086 0168     		ldr	r1, [r0]
 196:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 221              		.loc 1 196 57 view .LVU91
 222 0088 52F82130 		ldr	r3, [r2, r1, lsl #2]
 223 008c 43F04003 		orr	r3, r3, #64
 224 0090 42F82130 		str	r3, [r2, r1, lsl #2]
 225 0094 D3E7     		b	.L5
 226              	.L9:
 212:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 227              		.loc 1 212 5 is_stmt 1 view .LVU92
 213:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 228              		.loc 1 213 5 view .LVU93
 214:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 229              		.loc 1 214 5 view .LVU94
 215:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 230              		.loc 1 215 5 view .LVU95
 216:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 231              		.loc 1 216 5 view .LVU96
 217:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 232              		.loc 1 217 5 view .LVU97
 218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 233              		.loc 1 218 5 view .LVU98
 219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 234              		.loc 1 219 47 is_stmt 0 view .LVU99
 235 0096 826B     		ldr	r2, [r0, #56]
 219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 236              		.loc 1 219 71 view .LVU100
 237 0098 1368     		ldr	r3, [r2]
 220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 238              		.loc 1 220 62 view .LVU101
 239 009a 5168     		ldr	r1, [r2, #4]
 219:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 240              		.loc 1 219 95 view .LVU102
 241 009c 43EA0113 		orr	r3, r3, r1, lsl #4
 221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 242              		.loc 1 221 62 view .LVU103
 243 00a0 9168     		ldr	r1, [r2, #8]
 220:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 244              		.loc 1 220 91 view .LVU104
 245 00a2 43EA0123 		orr	r3, r3, r1, lsl #8
 222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
ARM GAS  /tmp/ccNZiLdt.s 			page 10


 246              		.loc 1 222 62 view .LVU105
 247 00a6 1169     		ldr	r1, [r2, #16]
 221:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 248              		.loc 1 221 89 view .LVU106
 249 00a8 43EA0153 		orr	r3, r3, r1, lsl #20
 223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 250              		.loc 1 223 62 view .LVU107
 251 00ac 5169     		ldr	r1, [r2, #20]
 222:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 252              		.loc 1 222 88 view .LVU108
 253 00ae 43EA0163 		orr	r3, r3, r1, lsl #24
 224:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 254              		.loc 1 224 62 view .LVU109
 255 00b2 9269     		ldr	r2, [r2, #24]
 218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 256              		.loc 1 218 45 view .LVU110
 257 00b4 0168     		ldr	r1, [r0]
 223:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 258              		.loc 1 223 88 view .LVU111
 259 00b6 1343     		orrs	r3, r3, r2
 218:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 260              		.loc 1 218 58 view .LVU112
 261 00b8 014A     		ldr	r2, .L10
 262 00ba 42F82130 		str	r3, [r2, r1, lsl #2]
 263 00be 7047     		bx	lr
 264              	.L11:
 265              		.align	2
 266              	.L10:
 267 00c0 040100A0 		.word	-1610612476
 268              		.cfi_endproc
 269              	.LFE131:
 271              		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 272              		.align	1
 273              		.global	FSMC_NORSRAMStructInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu fpv4-sp-d16
 279              	FSMC_NORSRAMStructInit:
 280              	.LVL4:
 281              	.LFB132:
 231:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 232:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 233:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 234:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
 235:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 236:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 237:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 238:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 239:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {  
 282              		.loc 1 239 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 240:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 241:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
ARM GAS  /tmp/ccNZiLdt.s 			page 11


 287              		.loc 1 241 3 view .LVU114
 288              		.loc 1 241 37 is_stmt 0 view .LVU115
 289 0000 0023     		movs	r3, #0
 290 0002 0360     		str	r3, [r0]
 242:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 291              		.loc 1 242 3 is_stmt 1 view .LVU116
 292              		.loc 1 242 47 is_stmt 0 view .LVU117
 293 0004 0222     		movs	r2, #2
 294 0006 4260     		str	r2, [r0, #4]
 243:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 295              		.loc 1 243 3 is_stmt 1 view .LVU118
 296              		.loc 1 243 43 is_stmt 0 view .LVU119
 297 0008 8360     		str	r3, [r0, #8]
 244:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 298              		.loc 1 244 3 is_stmt 1 view .LVU120
 299              		.loc 1 244 48 is_stmt 0 view .LVU121
 300 000a C360     		str	r3, [r0, #12]
 245:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 301              		.loc 1 245 3 is_stmt 1 view .LVU122
 302              		.loc 1 245 48 is_stmt 0 view .LVU123
 303 000c 0361     		str	r3, [r0, #16]
 246:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 304              		.loc 1 246 3 is_stmt 1 view .LVU124
 305              		.loc 1 246 49 is_stmt 0 view .LVU125
 306 000e 4361     		str	r3, [r0, #20]
 247:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 307              		.loc 1 247 3 is_stmt 1 view .LVU126
 308              		.loc 1 247 51 is_stmt 0 view .LVU127
 309 0010 8361     		str	r3, [r0, #24]
 248:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 310              		.loc 1 248 3 is_stmt 1 view .LVU128
 311              		.loc 1 248 41 is_stmt 0 view .LVU129
 312 0012 C361     		str	r3, [r0, #28]
 249:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 313              		.loc 1 249 3 is_stmt 1 view .LVU130
 314              		.loc 1 249 49 is_stmt 0 view .LVU131
 315 0014 0362     		str	r3, [r0, #32]
 250:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 316              		.loc 1 250 3 is_stmt 1 view .LVU132
 317              		.loc 1 250 47 is_stmt 0 view .LVU133
 318 0016 4FF48052 		mov	r2, #4096
 319 001a 4262     		str	r2, [r0, #36]
 251:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 320              		.loc 1 251 3 is_stmt 1 view .LVU134
 321              		.loc 1 251 43 is_stmt 0 view .LVU135
 322 001c 4FF40052 		mov	r2, #8192
 323 0020 8262     		str	r2, [r0, #40]
 252:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 324              		.loc 1 252 3 is_stmt 1 view .LVU136
 325              		.loc 1 252 45 is_stmt 0 view .LVU137
 326 0022 C362     		str	r3, [r0, #44]
 253:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 327              		.loc 1 253 3 is_stmt 1 view .LVU138
 328              		.loc 1 253 43 is_stmt 0 view .LVU139
 329 0024 0363     		str	r3, [r0, #48]
 254:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)&FSMC_Defaul
 330              		.loc 1 254 3 is_stmt 1 view .LVU140
ARM GAS  /tmp/ccNZiLdt.s 			page 12


 331              		.loc 1 254 54 is_stmt 0 view .LVU141
 332 0026 024B     		ldr	r3, .L13
 333 0028 4363     		str	r3, [r0, #52]
 255:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct = (FSMC_NORSRAMTimingInitTypeDef*)&FSMC_DefaultTim
 334              		.loc 1 255 3 is_stmt 1 view .LVU142
 335              		.loc 1 255 50 is_stmt 0 view .LVU143
 336 002a 8363     		str	r3, [r0, #56]
 256:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 337              		.loc 1 256 1 view .LVU144
 338 002c 7047     		bx	lr
 339              	.L14:
 340 002e 00BF     		.align	2
 341              	.L13:
 342 0030 00000000 		.word	.LANCHOR0
 343              		.cfi_endproc
 344              	.LFE132:
 346              		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 347              		.align	1
 348              		.global	FSMC_NORSRAMCmd
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	FSMC_NORSRAMCmd:
 355              	.LVL5:
 356              	.LFB133:
 257:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 258:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 259:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 260:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 261:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 262:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 263:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 264:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 265:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 266:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 267:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 268:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 269:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 270:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 357              		.loc 1 270 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 271:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 362              		.loc 1 271 3 view .LVU146
 272:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 363              		.loc 1 272 3 view .LVU147
 273:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 274:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 364              		.loc 1 274 3 view .LVU148
 365              		.loc 1 274 6 is_stmt 0 view .LVU149
 366 0000 41B1     		cbz	r1, .L16
 275:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 276:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 277:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
ARM GAS  /tmp/ccNZiLdt.s 			page 13


 367              		.loc 1 277 5 is_stmt 1 view .LVU150
 368              		.loc 1 277 33 is_stmt 0 view .LVU151
 369 0002 4FF02042 		mov	r2, #-1610612736
 370 0006 52F82030 		ldr	r3, [r2, r0, lsl #2]
 371 000a 43F00103 		orr	r3, r3, #1
 372 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 373 0012 7047     		bx	lr
 374              	.L16:
 278:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 279:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 280:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 281:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 282:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 375              		.loc 1 282 5 is_stmt 1 view .LVU152
 376              		.loc 1 282 33 is_stmt 0 view .LVU153
 377 0014 4FF02042 		mov	r2, #-1610612736
 378 0018 52F82010 		ldr	r1, [r2, r0, lsl #2]
 379              	.LVL6:
 380              		.loc 1 282 33 view .LVU154
 381 001c 024B     		ldr	r3, .L18
 382 001e 0B40     		ands	r3, r3, r1
 383 0020 42F82030 		str	r3, [r2, r0, lsl #2]
 283:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 284:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 384              		.loc 1 284 1 view .LVU155
 385 0024 7047     		bx	lr
 386              	.L19:
 387 0026 00BF     		.align	2
 388              	.L18:
 389 0028 FEFF0F00 		.word	1048574
 390              		.cfi_endproc
 391              	.LFE133:
 393              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
 394              		.align	1
 395              		.global	FSMC_NANDDeInit
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 399              		.fpu fpv4-sp-d16
 401              	FSMC_NANDDeInit:
 402              	.LVL7:
 403              	.LFB134:
 285:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 286:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @}
 287:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 288:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 289:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group2 NAND Controller functions
 290:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *  @brief   NAND Controller functions 
 291:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *
 292:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @verbatim   
 293:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================
 294:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                     ##### NAND Controller functions #####
 295:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 296:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 297:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  [..]  The following sequence should be followed to configure the FSMC to interface 
 298:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        with 8-bit or 16-bit NAND memory connected to the NAND Bank:
 299:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  
ARM GAS  /tmp/ccNZiLdt.s 			page 14


 300:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Enable the clock for the FSMC and associated GPIOs using the following functions:
 301:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 302:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 303:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 304:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) FSMC pins configuration 
 305:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       (++) Connect the involved FSMC pins to AF12 using the following function 
 306:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 307:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       (++) Configure these FSMC pins in alternate function mode by calling the function
 308:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****            GPIO_Init();    
 309:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        
 310:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Declare a FSMC_NANDInitTypeDef structure, for example:
 311:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
 312:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NANDInitStructure variable with the allowed values of
 313:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       the structure member.
 314:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       
 315:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Initialize the NAND Controller by calling the function
 316:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_NANDInit(&FSMC_NANDInitStructure); 
 317:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 318:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Then enable the NAND Bank, for example:
 319:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
 320:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 321:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) At this stage you can read/write from/to the memory connected to the NAND Bank. 
 322:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****    
 323:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  [..]
 324:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (@) To enable the Error Correction Code (ECC), you have to use the function
 325:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
 326:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  [..]
 327:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (@) and to get the current ECC value you have to use the function
 328:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
 329:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 330:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @endverbatim
 331:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
 332:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 333:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 334:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 335:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  De-initializes the FSMC NAND Banks registers to their default reset values.
 336:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 337:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 338:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 339:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 340:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 341:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 342:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 343:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 404              		.loc 1 343 1 is_stmt 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 344:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 345:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 409              		.loc 1 345 3 view .LVU157
 346:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 347:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 410              		.loc 1 347 3 view .LVU158
 411              		.loc 1 347 5 is_stmt 0 view .LVU159
 412 0000 1028     		cmp	r0, #16
ARM GAS  /tmp/ccNZiLdt.s 			page 15


 413 0002 09D0     		beq	.L23
 348:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 349:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 350:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 351:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 352:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 353:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 354:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 355:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank3_NAND */  
 356:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 357:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 358:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 359:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 414              		.loc 1 359 5 is_stmt 1 view .LVU160
 415              		.loc 1 359 22 is_stmt 0 view .LVU161
 416 0004 094B     		ldr	r3, .L24
 417 0006 1822     		movs	r2, #24
 418 0008 1A60     		str	r2, [r3]
 360:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 419              		.loc 1 360 5 is_stmt 1 view .LVU162
 420              		.loc 1 360 21 is_stmt 0 view .LVU163
 421 000a 4022     		movs	r2, #64
 422 000c 5A60     		str	r2, [r3, #4]
 361:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 423              		.loc 1 361 5 is_stmt 1 view .LVU164
 424              		.loc 1 361 23 is_stmt 0 view .LVU165
 425 000e 4FF0FC32 		mov	r2, #-50529028
 426 0012 9A60     		str	r2, [r3, #8]
 362:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 427              		.loc 1 362 5 is_stmt 1 view .LVU166
 428              		.loc 1 362 23 is_stmt 0 view .LVU167
 429 0014 DA60     		str	r2, [r3, #12]
 363:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 364:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 430              		.loc 1 364 1 view .LVU168
 431 0016 7047     		bx	lr
 432              	.L23:
 350:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 433              		.loc 1 350 5 is_stmt 1 view .LVU169
 350:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 434              		.loc 1 350 22 is_stmt 0 view .LVU170
 435 0018 054B     		ldr	r3, .L24+4
 436 001a 1822     		movs	r2, #24
 437 001c 1A60     		str	r2, [r3]
 351:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 438              		.loc 1 351 5 is_stmt 1 view .LVU171
 351:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 439              		.loc 1 351 21 is_stmt 0 view .LVU172
 440 001e 4022     		movs	r2, #64
 441 0020 5A60     		str	r2, [r3, #4]
 352:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 442              		.loc 1 352 5 is_stmt 1 view .LVU173
 352:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 443              		.loc 1 352 23 is_stmt 0 view .LVU174
 444 0022 4FF0FC32 		mov	r2, #-50529028
 445 0026 9A60     		str	r2, [r3, #8]
 353:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
ARM GAS  /tmp/ccNZiLdt.s 			page 16


 446              		.loc 1 353 5 is_stmt 1 view .LVU175
 353:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 447              		.loc 1 353 23 is_stmt 0 view .LVU176
 448 0028 DA60     		str	r2, [r3, #12]
 449 002a 7047     		bx	lr
 450              	.L25:
 451              		.align	2
 452              	.L24:
 453 002c 800000A0 		.word	-1610612608
 454 0030 600000A0 		.word	-1610612640
 455              		.cfi_endproc
 456              	.LFE134:
 458              		.section	.text.FSMC_NANDInit,"ax",%progbits
 459              		.align	1
 460              		.global	FSMC_NANDInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu fpv4-sp-d16
 466              	FSMC_NANDInit:
 467              	.LVL8:
 468              	.LFB135:
 365:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 366:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 367:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified parameters
 368:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         in the FSMC_NANDInitStruct.
 369:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
 370:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         contains the configuration information for the FSMC NAND specified Banks.              
 371:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 372:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 373:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 374:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 469              		.loc 1 374 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 474              		.loc 1 374 1 is_stmt 0 view .LVU178
 475 0000 30B4     		push	{r4, r5}
 476              	.LCFI0:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 4, -8
 479              		.cfi_offset 5, -4
 375:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 480              		.loc 1 375 3 is_stmt 1 view .LVU179
 481              	.LVL9:
 376:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     
 377:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 378:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 482              		.loc 1 378 3 view .LVU180
 379:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 483              		.loc 1 379 3 view .LVU181
 380:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 484              		.loc 1 380 3 view .LVU182
 381:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 485              		.loc 1 381 3 view .LVU183
 382:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
ARM GAS  /tmp/ccNZiLdt.s 			page 17


 486              		.loc 1 382 3 view .LVU184
 383:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 487              		.loc 1 383 3 view .LVU185
 384:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 488              		.loc 1 384 3 view .LVU186
 385:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 489              		.loc 1 385 3 view .LVU187
 386:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 490              		.loc 1 386 3 view .LVU188
 387:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 491              		.loc 1 387 3 view .LVU189
 388:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 492              		.loc 1 388 3 view .LVU190
 389:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 493              		.loc 1 389 3 view .LVU191
 390:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 494              		.loc 1 390 3 view .LVU192
 391:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 495              		.loc 1 391 3 view .LVU193
 392:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 496              		.loc 1 392 3 view .LVU194
 393:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 394:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 395:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 497              		.loc 1 395 3 view .LVU195
 498              		.loc 1 395 41 is_stmt 0 view .LVU196
 499 0002 4368     		ldr	r3, [r0, #4]
 396:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 397:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 500              		.loc 1 397 32 view .LVU197
 501 0004 8268     		ldr	r2, [r0, #8]
 396:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 502              		.loc 1 396 33 view .LVU198
 503 0006 1343     		orrs	r3, r3, r2
 398:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 504              		.loc 1 398 32 view .LVU199
 505 0008 C268     		ldr	r2, [r0, #12]
 397:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 506              		.loc 1 397 55 view .LVU200
 507 000a 1343     		orrs	r3, r3, r2
 399:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 508              		.loc 1 399 32 view .LVU201
 509 000c 0269     		ldr	r2, [r0, #16]
 398:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 510              		.loc 1 398 43 view .LVU202
 511 000e 1343     		orrs	r3, r3, r2
 400:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 512              		.loc 1 400 33 view .LVU203
 513 0010 4269     		ldr	r2, [r0, #20]
 399:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 514              		.loc 1 399 51 view .LVU204
 515 0012 43EA4223 		orr	r3, r3, r2, lsl #9
 401:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 516              		.loc 1 401 33 view .LVU205
 517 0016 8269     		ldr	r2, [r0, #24]
 400:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 518              		.loc 1 400 60 view .LVU206
ARM GAS  /tmp/ccNZiLdt.s 			page 18


 519 0018 43EA4233 		orr	r3, r3, r2, lsl #13
 395:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 520              		.loc 1 395 10 view .LVU207
 521 001c 43F00803 		orr	r3, r3, #8
 522              	.LVL10:
 402:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 403:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 404:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 523              		.loc 1 404 3 is_stmt 1 view .LVU208
 524              		.loc 1 404 42 is_stmt 0 view .LVU209
 525 0020 C469     		ldr	r4, [r0, #28]
 526              		.loc 1 404 72 view .LVU210
 527 0022 2268     		ldr	r2, [r4]
 405:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 528              		.loc 1 405 63 view .LVU211
 529 0024 6168     		ldr	r1, [r4, #4]
 404:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 530              		.loc 1 404 89 view .LVU212
 531 0026 42EA0121 		orr	r1, r2, r1, lsl #8
 406:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 532              		.loc 1 406 63 view .LVU213
 533 002a A268     		ldr	r2, [r4, #8]
 405:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 534              		.loc 1 405 90 view .LVU214
 535 002c 41EA0241 		orr	r1, r1, r2, lsl #16
 407:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 536              		.loc 1 407 63 view .LVU215
 537 0030 E268     		ldr	r2, [r4, #12]
 404:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 538              		.loc 1 404 11 view .LVU216
 539 0032 41EA0261 		orr	r1, r1, r2, lsl #24
 540              	.LVL11:
 408:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 409:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 410:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 541              		.loc 1 410 3 is_stmt 1 view .LVU217
 542              		.loc 1 410 42 is_stmt 0 view .LVU218
 543 0036 046A     		ldr	r4, [r0, #32]
 544              		.loc 1 410 75 view .LVU219
 545 0038 2268     		ldr	r2, [r4]
 411:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 546              		.loc 1 411 66 view .LVU220
 547 003a 6568     		ldr	r5, [r4, #4]
 410:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 548              		.loc 1 410 92 view .LVU221
 549 003c 42EA0522 		orr	r2, r2, r5, lsl #8
 412:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 550              		.loc 1 412 66 view .LVU222
 551 0040 A568     		ldr	r5, [r4, #8]
 411:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 552              		.loc 1 411 93 view .LVU223
 553 0042 42EA0542 		orr	r2, r2, r5, lsl #16
 413:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 554              		.loc 1 413 66 view .LVU224
 555 0046 E468     		ldr	r4, [r4, #12]
 410:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 556              		.loc 1 410 11 view .LVU225
ARM GAS  /tmp/ccNZiLdt.s 			page 19


 557 0048 42EA0462 		orr	r2, r2, r4, lsl #24
 558              	.LVL12:
 414:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 415:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 559              		.loc 1 415 3 is_stmt 1 view .LVU226
 560              		.loc 1 415 25 is_stmt 0 view .LVU227
 561 004c 0068     		ldr	r0, [r0]
 562              	.LVL13:
 563              		.loc 1 415 5 view .LVU228
 564 004e 1028     		cmp	r0, #16
 565 0050 05D0     		beq	.L30
 416:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 417:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 418:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 419:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 420:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 421:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 422:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 423:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 424:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 425:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 566              		.loc 1 425 5 is_stmt 1 view .LVU229
 567              		.loc 1 425 22 is_stmt 0 view .LVU230
 568 0052 0548     		ldr	r0, .L31
 569 0054 0360     		str	r3, [r0]
 426:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 570              		.loc 1 426 5 is_stmt 1 view .LVU231
 571              		.loc 1 426 23 is_stmt 0 view .LVU232
 572 0056 8160     		str	r1, [r0, #8]
 427:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 573              		.loc 1 427 5 is_stmt 1 view .LVU233
 574              		.loc 1 427 23 is_stmt 0 view .LVU234
 575 0058 C260     		str	r2, [r0, #12]
 576              	.L26:
 428:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 429:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 577              		.loc 1 429 1 view .LVU235
 578 005a 30BC     		pop	{r4, r5}
 579              	.LCFI1:
 580              		.cfi_remember_state
 581              		.cfi_restore 5
 582              		.cfi_restore 4
 583              		.cfi_def_cfa_offset 0
 584 005c 7047     		bx	lr
 585              	.L30:
 586              	.LCFI2:
 587              		.cfi_restore_state
 418:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 588              		.loc 1 418 5 is_stmt 1 view .LVU236
 418:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 589              		.loc 1 418 22 is_stmt 0 view .LVU237
 590 005e 0348     		ldr	r0, .L31+4
 591 0060 0360     		str	r3, [r0]
 419:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 592              		.loc 1 419 5 is_stmt 1 view .LVU238
 419:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 593              		.loc 1 419 23 is_stmt 0 view .LVU239
ARM GAS  /tmp/ccNZiLdt.s 			page 20


 594 0062 8160     		str	r1, [r0, #8]
 420:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 595              		.loc 1 420 5 is_stmt 1 view .LVU240
 420:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 596              		.loc 1 420 23 is_stmt 0 view .LVU241
 597 0064 C260     		str	r2, [r0, #12]
 598 0066 F8E7     		b	.L26
 599              	.L32:
 600              		.align	2
 601              	.L31:
 602 0068 800000A0 		.word	-1610612608
 603 006c 600000A0 		.word	-1610612640
 604              		.cfi_endproc
 605              	.LFE135:
 607              		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 608              		.align	1
 609              		.global	FSMC_NANDStructInit
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu fpv4-sp-d16
 615              	FSMC_NANDStructInit:
 616              	.LVL14:
 617              	.LFB136:
 430:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 431:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 432:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 433:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 434:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
 435:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         will be initialized.
 436:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 437:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 438:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 439:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** { 
 618              		.loc 1 439 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 440:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Reset NAND Init structure parameters values */
 441:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 623              		.loc 1 441 3 view .LVU243
 624              		.loc 1 441 34 is_stmt 0 view .LVU244
 625 0000 1023     		movs	r3, #16
 626 0002 0360     		str	r3, [r0]
 442:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 627              		.loc 1 442 3 is_stmt 1 view .LVU245
 628              		.loc 1 442 41 is_stmt 0 view .LVU246
 629 0004 0023     		movs	r3, #0
 630 0006 4360     		str	r3, [r0, #4]
 443:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 631              		.loc 1 443 3 is_stmt 1 view .LVU247
 632              		.loc 1 443 45 is_stmt 0 view .LVU248
 633 0008 8360     		str	r3, [r0, #8]
 444:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 634              		.loc 1 444 3 is_stmt 1 view .LVU249
 635              		.loc 1 444 33 is_stmt 0 view .LVU250
ARM GAS  /tmp/ccNZiLdt.s 			page 21


 636 000a C360     		str	r3, [r0, #12]
 445:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 637              		.loc 1 445 3 is_stmt 1 view .LVU251
 638              		.loc 1 445 41 is_stmt 0 view .LVU252
 639 000c 0361     		str	r3, [r0, #16]
 446:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 640              		.loc 1 446 3 is_stmt 1 view .LVU253
 641              		.loc 1 446 43 is_stmt 0 view .LVU254
 642 000e 4361     		str	r3, [r0, #20]
 447:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 643              		.loc 1 447 3 is_stmt 1 view .LVU255
 644              		.loc 1 447 42 is_stmt 0 view .LVU256
 645 0010 8361     		str	r3, [r0, #24]
 448:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 646              		.loc 1 448 3 is_stmt 1 view .LVU257
 647              		.loc 1 448 22 is_stmt 0 view .LVU258
 648 0012 C269     		ldr	r2, [r0, #28]
 649              		.loc 1 448 69 view .LVU259
 650 0014 FC23     		movs	r3, #252
 651 0016 1360     		str	r3, [r2]
 449:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 652              		.loc 1 449 3 is_stmt 1 view .LVU260
 653              		.loc 1 449 22 is_stmt 0 view .LVU261
 654 0018 C269     		ldr	r2, [r0, #28]
 655              		.loc 1 449 73 view .LVU262
 656 001a 5360     		str	r3, [r2, #4]
 450:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 657              		.loc 1 450 3 is_stmt 1 view .LVU263
 658              		.loc 1 450 22 is_stmt 0 view .LVU264
 659 001c C269     		ldr	r2, [r0, #28]
 660              		.loc 1 450 73 view .LVU265
 661 001e 9360     		str	r3, [r2, #8]
 451:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 662              		.loc 1 451 3 is_stmt 1 view .LVU266
 663              		.loc 1 451 22 is_stmt 0 view .LVU267
 664 0020 C269     		ldr	r2, [r0, #28]
 665              		.loc 1 451 72 view .LVU268
 666 0022 D360     		str	r3, [r2, #12]
 452:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 667              		.loc 1 452 3 is_stmt 1 view .LVU269
 668              		.loc 1 452 22 is_stmt 0 view .LVU270
 669 0024 026A     		ldr	r2, [r0, #32]
 670              		.loc 1 452 72 view .LVU271
 671 0026 1360     		str	r3, [r2]
 453:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 672              		.loc 1 453 3 is_stmt 1 view .LVU272
 673              		.loc 1 453 22 is_stmt 0 view .LVU273
 674 0028 026A     		ldr	r2, [r0, #32]
 675              		.loc 1 453 76 view .LVU274
 676 002a 5360     		str	r3, [r2, #4]
 454:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 677              		.loc 1 454 3 is_stmt 1 view .LVU275
 678              		.loc 1 454 22 is_stmt 0 view .LVU276
 679 002c 026A     		ldr	r2, [r0, #32]
 680              		.loc 1 454 76 view .LVU277
 681 002e 9360     		str	r3, [r2, #8]
 455:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
ARM GAS  /tmp/ccNZiLdt.s 			page 22


 682              		.loc 1 455 3 is_stmt 1 view .LVU278
 683              		.loc 1 455 22 is_stmt 0 view .LVU279
 684 0030 026A     		ldr	r2, [r0, #32]
 685              		.loc 1 455 75 view .LVU280
 686 0032 D360     		str	r3, [r2, #12]
 456:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 687              		.loc 1 456 1 view .LVU281
 688 0034 7047     		bx	lr
 689              		.cfi_endproc
 690              	.LFE136:
 692              		.section	.text.FSMC_NANDCmd,"ax",%progbits
 693              		.align	1
 694              		.global	FSMC_NANDCmd
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu fpv4-sp-d16
 700              	FSMC_NANDCmd:
 701              	.LVL15:
 702              	.LFB137:
 457:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 458:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 459:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 460:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 461:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 462:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 463:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 464:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 465:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 466:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 467:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 468:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 703              		.loc 1 468 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 469:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 708              		.loc 1 469 3 view .LVU283
 470:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 709              		.loc 1 470 3 view .LVU284
 471:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 472:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 710              		.loc 1 472 3 view .LVU285
 711              		.loc 1 472 6 is_stmt 0 view .LVU286
 712 0000 69B1     		cbz	r1, .L35
 473:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 474:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 475:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 713              		.loc 1 475 5 is_stmt 1 view .LVU287
 714              		.loc 1 475 7 is_stmt 0 view .LVU288
 715 0002 1028     		cmp	r0, #16
 716 0004 05D0     		beq	.L39
 476:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 477:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 478:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 479:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
ARM GAS  /tmp/ccNZiLdt.s 			page 23


 480:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 481:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 717              		.loc 1 481 7 is_stmt 1 view .LVU289
 718              		.loc 1 481 24 is_stmt 0 view .LVU290
 719 0006 0D4A     		ldr	r2, .L41
 720 0008 1368     		ldr	r3, [r2]
 721 000a 43F00403 		orr	r3, r3, #4
 722 000e 1360     		str	r3, [r2]
 723 0010 7047     		bx	lr
 724              	.L39:
 477:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 725              		.loc 1 477 7 is_stmt 1 view .LVU291
 477:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 726              		.loc 1 477 24 is_stmt 0 view .LVU292
 727 0012 0B4A     		ldr	r2, .L41+4
 728 0014 1368     		ldr	r3, [r2]
 729 0016 43F00403 		orr	r3, r3, #4
 730 001a 1360     		str	r3, [r2]
 731 001c 7047     		bx	lr
 732              	.L35:
 482:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 483:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 484:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 485:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 486:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 487:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 733              		.loc 1 487 5 is_stmt 1 view .LVU293
 734              		.loc 1 487 7 is_stmt 0 view .LVU294
 735 001e 1028     		cmp	r0, #16
 736 0020 05D0     		beq	.L40
 488:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 490:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 491:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
 492:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 493:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 737              		.loc 1 493 7 is_stmt 1 view .LVU295
 738              		.loc 1 493 24 is_stmt 0 view .LVU296
 739 0022 064A     		ldr	r2, .L41
 740 0024 1168     		ldr	r1, [r2]
 741              	.LVL16:
 742              		.loc 1 493 24 view .LVU297
 743 0026 074B     		ldr	r3, .L41+8
 744 0028 0B40     		ands	r3, r3, r1
 745 002a 1360     		str	r3, [r2]
 494:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 495:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 496:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 746              		.loc 1 496 1 view .LVU298
 747 002c 7047     		bx	lr
 748              	.LVL17:
 749              	.L40:
 489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 750              		.loc 1 489 7 is_stmt 1 view .LVU299
 489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 751              		.loc 1 489 24 is_stmt 0 view .LVU300
 752 002e 044A     		ldr	r2, .L41+4
ARM GAS  /tmp/ccNZiLdt.s 			page 24


 753 0030 1168     		ldr	r1, [r2]
 754              	.LVL18:
 489:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 755              		.loc 1 489 24 view .LVU301
 756 0032 044B     		ldr	r3, .L41+8
 757 0034 0B40     		ands	r3, r3, r1
 758 0036 1360     		str	r3, [r2]
 759 0038 7047     		bx	lr
 760              	.L42:
 761 003a 00BF     		.align	2
 762              	.L41:
 763 003c 800000A0 		.word	-1610612608
 764 0040 600000A0 		.word	-1610612640
 765 0044 FBFF0F00 		.word	1048571
 766              		.cfi_endproc
 767              	.LFE137:
 769              		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 770              		.align	1
 771              		.global	FSMC_NANDECCCmd
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 775              		.fpu fpv4-sp-d16
 777              	FSMC_NANDECCCmd:
 778              	.LVL19:
 779              	.LFB138:
 497:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 498:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 499:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 500:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 501:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 502:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 503:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 504:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 505:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 506:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 507:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 508:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 780              		.loc 1 508 1 is_stmt 1 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 509:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 785              		.loc 1 509 3 view .LVU303
 510:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 786              		.loc 1 510 3 view .LVU304
 511:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 512:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 787              		.loc 1 512 3 view .LVU305
 788              		.loc 1 512 6 is_stmt 0 view .LVU306
 789 0000 69B1     		cbz	r1, .L44
 513:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 514:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 515:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 790              		.loc 1 515 5 is_stmt 1 view .LVU307
 791              		.loc 1 515 7 is_stmt 0 view .LVU308
ARM GAS  /tmp/ccNZiLdt.s 			page 25


 792 0002 1028     		cmp	r0, #16
 793 0004 05D0     		beq	.L48
 516:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 517:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 518:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 519:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
 520:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 521:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 794              		.loc 1 521 7 is_stmt 1 view .LVU309
 795              		.loc 1 521 24 is_stmt 0 view .LVU310
 796 0006 0D4A     		ldr	r2, .L50
 797 0008 1368     		ldr	r3, [r2]
 798 000a 43F04003 		orr	r3, r3, #64
 799 000e 1360     		str	r3, [r2]
 800 0010 7047     		bx	lr
 801              	.L48:
 517:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 802              		.loc 1 517 7 is_stmt 1 view .LVU311
 517:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 803              		.loc 1 517 24 is_stmt 0 view .LVU312
 804 0012 0B4A     		ldr	r2, .L50+4
 805 0014 1368     		ldr	r3, [r2]
 806 0016 43F04003 		orr	r3, r3, #64
 807 001a 1360     		str	r3, [r2]
 808 001c 7047     		bx	lr
 809              	.L44:
 522:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 523:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 524:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 525:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 526:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 527:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 810              		.loc 1 527 5 is_stmt 1 view .LVU313
 811              		.loc 1 527 7 is_stmt 0 view .LVU314
 812 001e 1028     		cmp	r0, #16
 813 0020 05D0     		beq	.L49
 528:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 530:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 531:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
 532:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 533:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 814              		.loc 1 533 7 is_stmt 1 view .LVU315
 815              		.loc 1 533 24 is_stmt 0 view .LVU316
 816 0022 064A     		ldr	r2, .L50
 817 0024 1168     		ldr	r1, [r2]
 818              	.LVL20:
 819              		.loc 1 533 24 view .LVU317
 820 0026 074B     		ldr	r3, .L50+8
 821 0028 0B40     		ands	r3, r3, r1
 822 002a 1360     		str	r3, [r2]
 534:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 535:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 536:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 823              		.loc 1 536 1 view .LVU318
 824 002c 7047     		bx	lr
 825              	.LVL21:
ARM GAS  /tmp/ccNZiLdt.s 			page 26


 826              	.L49:
 529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 827              		.loc 1 529 7 is_stmt 1 view .LVU319
 529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 828              		.loc 1 529 24 is_stmt 0 view .LVU320
 829 002e 044A     		ldr	r2, .L50+4
 830 0030 1168     		ldr	r1, [r2]
 831              	.LVL22:
 529:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 832              		.loc 1 529 24 view .LVU321
 833 0032 044B     		ldr	r3, .L50+8
 834 0034 0B40     		ands	r3, r3, r1
 835 0036 1360     		str	r3, [r2]
 836 0038 7047     		bx	lr
 837              	.L51:
 838 003a 00BF     		.align	2
 839              	.L50:
 840 003c 800000A0 		.word	-1610612608
 841 0040 600000A0 		.word	-1610612640
 842 0044 BFFF0F00 		.word	1048511
 843              		.cfi_endproc
 844              	.LFE138:
 846              		.section	.text.FSMC_GetECC,"ax",%progbits
 847              		.align	1
 848              		.global	FSMC_GetECC
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 852              		.fpu fpv4-sp-d16
 854              	FSMC_GetECC:
 855              	.LVL23:
 856              	.LFB139:
 537:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 538:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 539:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Returns the error correction code register value.
 540:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 541:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 542:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 543:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 544:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 545:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 546:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 547:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 857              		.loc 1 547 1 is_stmt 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 548:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   uint32_t eccval = 0x00000000;
 862              		.loc 1 548 3 view .LVU323
 549:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 550:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 863              		.loc 1 550 3 view .LVU324
 864              		.loc 1 550 5 is_stmt 0 view .LVU325
 865 0000 1028     		cmp	r0, #16
 866 0002 02D0     		beq	.L55
 551:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
ARM GAS  /tmp/ccNZiLdt.s 			page 27


 552:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Get the ECCR2 register value */
 553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 554:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 555:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 556:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 557:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Get the ECCR3 register value */
 558:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 867              		.loc 1 558 5 is_stmt 1 view .LVU326
 868              		.loc 1 558 12 is_stmt 0 view .LVU327
 869 0004 024B     		ldr	r3, .L56
 870 0006 5869     		ldr	r0, [r3, #20]
 871              	.LVL24:
 559:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 560:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Return the error correction code value */
 561:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   return(eccval);
 872              		.loc 1 561 3 is_stmt 1 view .LVU328
 562:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 873              		.loc 1 562 1 is_stmt 0 view .LVU329
 874 0008 7047     		bx	lr
 875              	.LVL25:
 876              	.L55:
 553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 877              		.loc 1 553 5 is_stmt 1 view .LVU330
 553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 878              		.loc 1 553 12 is_stmt 0 view .LVU331
 879 000a 024B     		ldr	r3, .L56+4
 880 000c 5869     		ldr	r0, [r3, #20]
 881              	.LVL26:
 553:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 882              		.loc 1 553 12 view .LVU332
 883 000e 7047     		bx	lr
 884              	.L57:
 885              		.align	2
 886              	.L56:
 887 0010 800000A0 		.word	-1610612608
 888 0014 600000A0 		.word	-1610612640
 889              		.cfi_endproc
 890              	.LFE139:
 892              		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 893              		.align	1
 894              		.global	FSMC_PCCARDDeInit
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 898              		.fpu fpv4-sp-d16
 900              	FSMC_PCCARDDeInit:
 901              	.LFB140:
 563:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 564:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @}
 565:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 566:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 567:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group3 PCCARD Controller functions
 568:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *  @brief   PCCARD Controller functions 
 569:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *
 570:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @verbatim   
 571:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================
 572:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                     ##### PCCARD Controller functions #####
ARM GAS  /tmp/ccNZiLdt.s 			page 28


 573:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 574:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 575:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  [..]  he following sequence should be followed to configure the FSMC to interface 
 576:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        with 16-bit PC Card compatible memory connected to the PCCARD Bank:
 577:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  
 578:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#)  Enable the clock for the FSMC and associated GPIOs using the following functions:
 579:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 580:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 581:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 582:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) FSMC pins configuration 
 583:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++) Connect the involved FSMC pins to AF12 using the following function 
 584:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 585:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        (++) Configure these FSMC pins in alternate function mode by calling the function
 586:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             GPIO_Init();    
 587:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****        
 588:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Declare a FSMC_PCCARDInitTypeDef structure, for example:
 589:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
 590:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       and fill the FSMC_PCCARDInitStructure variable with the allowed values of
 591:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       the structure member.
 592:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       
 593:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Initialize the PCCARD Controller by calling the function
 594:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
 595:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 596:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) Then enable the PCCARD Bank:
 597:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_PCCARDCmd(ENABLE);  
 598:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 599:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   (#) At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 600:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  
 601:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @endverbatim
 602:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
 603:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 604:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 605:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 606:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  De-initializes the FSMC PCCARD Bank registers to their default reset values.
 607:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  None                       
 608:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 609:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 610:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDDeInit(void)
 611:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 902              		.loc 1 611 1 is_stmt 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 612:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 613:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 907              		.loc 1 613 3 view .LVU334
 908              		.loc 1 613 20 is_stmt 0 view .LVU335
 909 0000 054B     		ldr	r3, .L59
 910 0002 1822     		movs	r2, #24
 911 0004 1A60     		str	r2, [r3]
 614:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 912              		.loc 1 614 3 is_stmt 1 view .LVU336
 913              		.loc 1 614 19 is_stmt 0 view .LVU337
 914 0006 0022     		movs	r2, #0
 915 0008 5A60     		str	r2, [r3, #4]
 615:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
ARM GAS  /tmp/ccNZiLdt.s 			page 29


 916              		.loc 1 615 3 is_stmt 1 view .LVU338
 917              		.loc 1 615 21 is_stmt 0 view .LVU339
 918 000a 4FF0FC32 		mov	r2, #-50529028
 919 000e 9A60     		str	r2, [r3, #8]
 616:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 920              		.loc 1 616 3 is_stmt 1 view .LVU340
 921              		.loc 1 616 21 is_stmt 0 view .LVU341
 922 0010 DA60     		str	r2, [r3, #12]
 617:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 923              		.loc 1 617 3 is_stmt 1 view .LVU342
 924              		.loc 1 617 20 is_stmt 0 view .LVU343
 925 0012 1A61     		str	r2, [r3, #16]
 618:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 926              		.loc 1 618 1 view .LVU344
 927 0014 7047     		bx	lr
 928              	.L60:
 929 0016 00BF     		.align	2
 930              	.L59:
 931 0018 A00000A0 		.word	-1610612576
 932              		.cfi_endproc
 933              	.LFE140:
 935              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 936              		.align	1
 937              		.global	FSMC_PCCARDInit
 938              		.syntax unified
 939              		.thumb
 940              		.thumb_func
 941              		.fpu fpv4-sp-d16
 943              	FSMC_PCCARDInit:
 944              	.LVL27:
 945              	.LFB141:
 619:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 620:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 621:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
 622:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         in the FSMC_PCCARDInitStruct.
 623:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
 624:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC PCCARD Bank.                  
 625:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 626:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 627:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 628:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 946              		.loc 1 628 1 is_stmt 1 view -0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 951              		.loc 1 628 1 is_stmt 0 view .LVU346
 952 0000 10B4     		push	{r4}
 953              	.LCFI3:
 954              		.cfi_def_cfa_offset 4
 955              		.cfi_offset 4, -4
 629:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 630:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 956              		.loc 1 630 3 is_stmt 1 view .LVU347
 631:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 957              		.loc 1 631 3 view .LVU348
 632:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
ARM GAS  /tmp/ccNZiLdt.s 			page 30


 958              		.loc 1 632 3 view .LVU349
 633:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  
 634:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 959              		.loc 1 634 3 view .LVU350
 635:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 960              		.loc 1 635 3 view .LVU351
 636:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 961              		.loc 1 636 3 view .LVU352
 637:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 962              		.loc 1 637 3 view .LVU353
 638:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 639:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 963              		.loc 1 639 3 view .LVU354
 640:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 964              		.loc 1 640 3 view .LVU355
 641:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 965              		.loc 1 641 3 view .LVU356
 642:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 966              		.loc 1 642 3 view .LVU357
 643:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 967              		.loc 1 643 3 view .LVU358
 644:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 968              		.loc 1 644 3 view .LVU359
 645:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 969              		.loc 1 645 3 view .LVU360
 646:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 970              		.loc 1 646 3 view .LVU361
 647:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 648:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 649:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 971              		.loc 1 649 3 view .LVU362
 972              		.loc 1 649 53 is_stmt 0 view .LVU363
 973 0002 0368     		ldr	r3, [r0]
 650:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 651:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 974              		.loc 1 651 44 view .LVU364
 975 0004 4268     		ldr	r2, [r0, #4]
 650:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 976              		.loc 1 650 47 view .LVU365
 977 0006 43EA4223 		orr	r3, r3, r2, lsl #9
 652:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 978              		.loc 1 652 44 view .LVU366
 979 000a 8268     		ldr	r2, [r0, #8]
 651:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 980              		.loc 1 651 71 view .LVU367
 981 000c 43EA4233 		orr	r3, r3, r2, lsl #13
 982 0010 43F01003 		orr	r3, r3, #16
 649:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 983              		.loc 1 649 20 view .LVU368
 984 0014 144A     		ldr	r2, .L63
 985 0016 1360     		str	r3, [r2]
 653:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 654:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 655:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 986              		.loc 1 655 3 is_stmt 1 view .LVU369
 987              		.loc 1 655 54 is_stmt 0 view .LVU370
 988 0018 C168     		ldr	r1, [r0, #12]
ARM GAS  /tmp/ccNZiLdt.s 			page 31


 989              		.loc 1 655 84 view .LVU371
 990 001a 0B68     		ldr	r3, [r1]
 656:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 991              		.loc 1 656 75 view .LVU372
 992 001c 4C68     		ldr	r4, [r1, #4]
 655:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 993              		.loc 1 655 101 view .LVU373
 994 001e 43EA0423 		orr	r3, r3, r4, lsl #8
 657:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 995              		.loc 1 657 75 view .LVU374
 996 0022 8C68     		ldr	r4, [r1, #8]
 656:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 997              		.loc 1 656 102 view .LVU375
 998 0024 43EA0443 		orr	r3, r3, r4, lsl #16
 658:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 999              		.loc 1 658 75 view .LVU376
 1000 0028 C968     		ldr	r1, [r1, #12]
 657:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 1001              		.loc 1 657 102 view .LVU377
 1002 002a 43EA0163 		orr	r3, r3, r1, lsl #24
 655:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 1003              		.loc 1 655 21 view .LVU378
 1004 002e 9360     		str	r3, [r2, #8]
 659:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 660:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 661:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1005              		.loc 1 661 3 is_stmt 1 view .LVU379
 1006              		.loc 1 661 54 is_stmt 0 view .LVU380
 1007 0030 0169     		ldr	r1, [r0, #16]
 1008              		.loc 1 661 87 view .LVU381
 1009 0032 0B68     		ldr	r3, [r1]
 662:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1010              		.loc 1 662 78 view .LVU382
 1011 0034 4C68     		ldr	r4, [r1, #4]
 661:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1012              		.loc 1 661 104 view .LVU383
 1013 0036 43EA0423 		orr	r3, r3, r4, lsl #8
 663:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1014              		.loc 1 663 78 view .LVU384
 1015 003a 8C68     		ldr	r4, [r1, #8]
 662:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1016              		.loc 1 662 105 view .LVU385
 1017 003c 43EA0443 		orr	r3, r3, r4, lsl #16
 664:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 1018              		.loc 1 664 78 view .LVU386
 1019 0040 C968     		ldr	r1, [r1, #12]
 663:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 1020              		.loc 1 663 105 view .LVU387
 1021 0042 43EA0163 		orr	r3, r3, r1, lsl #24
 661:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 1022              		.loc 1 661 21 view .LVU388
 1023 0046 D360     		str	r3, [r2, #12]
 665:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****             
 666:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 667:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 1024              		.loc 1 667 3 is_stmt 1 view .LVU389
 1025              		.loc 1 667 53 is_stmt 0 view .LVU390
ARM GAS  /tmp/ccNZiLdt.s 			page 32


 1026 0048 4169     		ldr	r1, [r0, #20]
 1027              		.loc 1 667 79 view .LVU391
 1028 004a 0B68     		ldr	r3, [r1]
 668:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1029              		.loc 1 668 70 view .LVU392
 1030 004c 4868     		ldr	r0, [r1, #4]
 1031              	.LVL28:
 667:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1032              		.loc 1 667 96 view .LVU393
 1033 004e 43EA0023 		orr	r3, r3, r0, lsl #8
 669:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1034              		.loc 1 669 70 view .LVU394
 1035 0052 8868     		ldr	r0, [r1, #8]
 668:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1036              		.loc 1 668 97 view .LVU395
 1037 0054 43EA0043 		orr	r3, r3, r0, lsl #16
 670:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 1038              		.loc 1 670 70 view .LVU396
 1039 0058 C968     		ldr	r1, [r1, #12]
 669:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1040              		.loc 1 669 97 view .LVU397
 1041 005a 43EA0163 		orr	r3, r3, r1, lsl #24
 667:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1042              		.loc 1 667 20 view .LVU398
 1043 005e 1361     		str	r3, [r2, #16]
 671:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1044              		.loc 1 671 1 view .LVU399
 1045 0060 5DF8044B 		ldr	r4, [sp], #4
 1046              	.LCFI4:
 1047              		.cfi_restore 4
 1048              		.cfi_def_cfa_offset 0
 1049 0064 7047     		bx	lr
 1050              	.L64:
 1051 0066 00BF     		.align	2
 1052              	.L63:
 1053 0068 A00000A0 		.word	-1610612576
 1054              		.cfi_endproc
 1055              	.LFE141:
 1057              		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 1058              		.align	1
 1059              		.global	FSMC_PCCARDStructInit
 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1063              		.fpu fpv4-sp-d16
 1065              	FSMC_PCCARDStructInit:
 1066              	.LVL29:
 1067              	.LFB142:
 672:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 673:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 674:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 675:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
 676:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 677:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 678:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 679:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 680:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
ARM GAS  /tmp/ccNZiLdt.s 			page 33


 1068              		.loc 1 680 1 is_stmt 1 view -0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 0
 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 681:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 682:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 1073              		.loc 1 682 3 view .LVU401
 1074              		.loc 1 682 43 is_stmt 0 view .LVU402
 1075 0000 0023     		movs	r3, #0
 1076 0002 0360     		str	r3, [r0]
 683:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1077              		.loc 1 683 3 is_stmt 1 view .LVU403
 1078              		.loc 1 683 45 is_stmt 0 view .LVU404
 1079 0004 4360     		str	r3, [r0, #4]
 684:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 1080              		.loc 1 684 3 is_stmt 1 view .LVU405
 1081              		.loc 1 684 44 is_stmt 0 view .LVU406
 1082 0006 8360     		str	r3, [r0, #8]
 685:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1083              		.loc 1 685 3 is_stmt 1 view .LVU407
 1084              		.loc 1 685 24 is_stmt 0 view .LVU408
 1085 0008 C268     		ldr	r2, [r0, #12]
 1086              		.loc 1 685 71 view .LVU409
 1087 000a FC23     		movs	r3, #252
 1088 000c 1360     		str	r3, [r2]
 686:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1089              		.loc 1 686 3 is_stmt 1 view .LVU410
 1090              		.loc 1 686 24 is_stmt 0 view .LVU411
 1091 000e C268     		ldr	r2, [r0, #12]
 1092              		.loc 1 686 75 view .LVU412
 1093 0010 5360     		str	r3, [r2, #4]
 687:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1094              		.loc 1 687 3 is_stmt 1 view .LVU413
 1095              		.loc 1 687 24 is_stmt 0 view .LVU414
 1096 0012 C268     		ldr	r2, [r0, #12]
 1097              		.loc 1 687 75 view .LVU415
 1098 0014 9360     		str	r3, [r2, #8]
 688:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1099              		.loc 1 688 3 is_stmt 1 view .LVU416
 1100              		.loc 1 688 24 is_stmt 0 view .LVU417
 1101 0016 C268     		ldr	r2, [r0, #12]
 1102              		.loc 1 688 74 view .LVU418
 1103 0018 D360     		str	r3, [r2, #12]
 689:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1104              		.loc 1 689 3 is_stmt 1 view .LVU419
 1105              		.loc 1 689 24 is_stmt 0 view .LVU420
 1106 001a 0269     		ldr	r2, [r0, #16]
 1107              		.loc 1 689 74 view .LVU421
 1108 001c 1360     		str	r3, [r2]
 690:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1109              		.loc 1 690 3 is_stmt 1 view .LVU422
 1110              		.loc 1 690 24 is_stmt 0 view .LVU423
 1111 001e 0269     		ldr	r2, [r0, #16]
 1112              		.loc 1 690 78 view .LVU424
 1113 0020 5360     		str	r3, [r2, #4]
 691:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
ARM GAS  /tmp/ccNZiLdt.s 			page 34


 1114              		.loc 1 691 3 is_stmt 1 view .LVU425
 1115              		.loc 1 691 24 is_stmt 0 view .LVU426
 1116 0022 0269     		ldr	r2, [r0, #16]
 1117              		.loc 1 691 78 view .LVU427
 1118 0024 9360     		str	r3, [r2, #8]
 692:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 1119              		.loc 1 692 3 is_stmt 1 view .LVU428
 1120              		.loc 1 692 24 is_stmt 0 view .LVU429
 1121 0026 0269     		ldr	r2, [r0, #16]
 1122              		.loc 1 692 77 view .LVU430
 1123 0028 D360     		str	r3, [r2, #12]
 693:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1124              		.loc 1 693 3 is_stmt 1 view .LVU431
 1125              		.loc 1 693 24 is_stmt 0 view .LVU432
 1126 002a 4269     		ldr	r2, [r0, #20]
 1127              		.loc 1 693 67 view .LVU433
 1128 002c 1360     		str	r3, [r2]
 694:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1129              		.loc 1 694 3 is_stmt 1 view .LVU434
 1130              		.loc 1 694 24 is_stmt 0 view .LVU435
 1131 002e 4269     		ldr	r2, [r0, #20]
 1132              		.loc 1 694 71 view .LVU436
 1133 0030 5360     		str	r3, [r2, #4]
 695:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1134              		.loc 1 695 3 is_stmt 1 view .LVU437
 1135              		.loc 1 695 24 is_stmt 0 view .LVU438
 1136 0032 4269     		ldr	r2, [r0, #20]
 1137              		.loc 1 695 71 view .LVU439
 1138 0034 9360     		str	r3, [r2, #8]
 696:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1139              		.loc 1 696 3 is_stmt 1 view .LVU440
 1140              		.loc 1 696 24 is_stmt 0 view .LVU441
 1141 0036 4269     		ldr	r2, [r0, #20]
 1142              		.loc 1 696 70 view .LVU442
 1143 0038 D360     		str	r3, [r2, #12]
 697:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1144              		.loc 1 697 1 view .LVU443
 1145 003a 7047     		bx	lr
 1146              		.cfi_endproc
 1147              	.LFE142:
 1149              		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 1150              		.align	1
 1151              		.global	FSMC_PCCARDCmd
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1155              		.fpu fpv4-sp-d16
 1157              	FSMC_PCCARDCmd:
 1158              	.LVL30:
 1159              	.LFB143:
 698:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 699:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 700:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 701:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 702:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 703:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 704:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
ARM GAS  /tmp/ccNZiLdt.s 			page 35


 705:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 706:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1160              		.loc 1 706 1 is_stmt 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 707:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1165              		.loc 1 707 3 view .LVU445
 708:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 709:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1166              		.loc 1 709 3 view .LVU446
 1167              		.loc 1 709 6 is_stmt 0 view .LVU447
 1168 0000 28B1     		cbz	r0, .L67
 710:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 711:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 712:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 1169              		.loc 1 712 5 is_stmt 1 view .LVU448
 1170              		.loc 1 712 22 is_stmt 0 view .LVU449
 1171 0002 064A     		ldr	r2, .L69
 1172 0004 1368     		ldr	r3, [r2]
 1173 0006 43F00403 		orr	r3, r3, #4
 1174 000a 1360     		str	r3, [r2]
 1175 000c 7047     		bx	lr
 1176              	.L67:
 713:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 714:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 715:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 716:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 717:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 1177              		.loc 1 717 5 is_stmt 1 view .LVU450
 1178              		.loc 1 717 22 is_stmt 0 view .LVU451
 1179 000e 034A     		ldr	r2, .L69
 1180 0010 1168     		ldr	r1, [r2]
 1181 0012 034B     		ldr	r3, .L69+4
 1182 0014 0B40     		ands	r3, r3, r1
 1183 0016 1360     		str	r3, [r2]
 718:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 719:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1184              		.loc 1 719 1 view .LVU452
 1185 0018 7047     		bx	lr
 1186              	.L70:
 1187 001a 00BF     		.align	2
 1188              	.L69:
 1189 001c A00000A0 		.word	-1610612576
 1190 0020 FBFF0F00 		.word	1048571
 1191              		.cfi_endproc
 1192              	.LFE143:
 1194              		.section	.text.FSMC_ITConfig,"ax",%progbits
 1195              		.align	1
 1196              		.global	FSMC_ITConfig
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1200              		.fpu fpv4-sp-d16
 1202              	FSMC_ITConfig:
 1203              	.LVL31:
ARM GAS  /tmp/ccNZiLdt.s 			page 36


 1204              	.LFB144:
 720:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 721:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @}
 722:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 723:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 724:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group4  Interrupts and flags management functions
 725:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *  @brief    Interrupts and flags management functions
 726:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  *
 727:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @verbatim   
 728:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================
 729:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****              ##### Interrupts and flags management functions #####
 730:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  ===============================================================================   
 731:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 732:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** @endverbatim
 733:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @{
 734:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 735:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 736:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 737:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 738:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 739:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 740:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 741:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 742:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 743:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 744:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 745:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 746:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 747:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 748:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 749:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 750:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 751:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 752:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 753:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1205              		.loc 1 753 1 is_stmt 1 view -0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 754:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1210              		.loc 1 754 3 view .LVU454
 755:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 1211              		.loc 1 755 3 view .LVU455
 756:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1212              		.loc 1 756 3 view .LVU456
 757:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 758:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1213              		.loc 1 758 3 view .LVU457
 1214              		.loc 1 758 6 is_stmt 0 view .LVU458
 1215 0000 9AB1     		cbz	r2, .L72
 759:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 760:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 761:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1216              		.loc 1 761 5 is_stmt 1 view .LVU459
 1217              		.loc 1 761 7 is_stmt 0 view .LVU460
 1218 0002 1028     		cmp	r0, #16
ARM GAS  /tmp/ccNZiLdt.s 			page 37


 1219 0004 07D0     		beq	.L78
 762:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 764:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 765:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 766:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1220              		.loc 1 766 10 is_stmt 1 view .LVU461
 1221              		.loc 1 766 13 is_stmt 0 view .LVU462
 1222 0006 B0F5807F 		cmp	r0, #256
 1223 000a 09D0     		beq	.L79
 767:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 769:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 770:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 771:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
 772:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 773:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1224              		.loc 1 773 7 is_stmt 1 view .LVU463
 1225              		.loc 1 773 23 is_stmt 0 view .LVU464
 1226 000c 124A     		ldr	r2, .L82
 1227              	.LVL32:
 1228              		.loc 1 773 23 view .LVU465
 1229 000e 5368     		ldr	r3, [r2, #4]
 1230 0010 1943     		orrs	r1, r1, r3
 1231              	.LVL33:
 1232              		.loc 1 773 23 view .LVU466
 1233 0012 5160     		str	r1, [r2, #4]
 1234 0014 7047     		bx	lr
 1235              	.LVL34:
 1236              	.L78:
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1237              		.loc 1 763 7 is_stmt 1 view .LVU467
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1238              		.loc 1 763 23 is_stmt 0 view .LVU468
 1239 0016 114A     		ldr	r2, .L82+4
 1240              	.LVL35:
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1241              		.loc 1 763 23 view .LVU469
 1242 0018 5368     		ldr	r3, [r2, #4]
 1243 001a 1943     		orrs	r1, r1, r3
 1244              	.LVL36:
 763:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1245              		.loc 1 763 23 view .LVU470
 1246 001c 5160     		str	r1, [r2, #4]
 1247 001e 7047     		bx	lr
 1248              	.LVL37:
 1249              	.L79:
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1250              		.loc 1 768 7 is_stmt 1 view .LVU471
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1251              		.loc 1 768 23 is_stmt 0 view .LVU472
 1252 0020 0F4A     		ldr	r2, .L82+8
 1253              	.LVL38:
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1254              		.loc 1 768 23 view .LVU473
 1255 0022 5368     		ldr	r3, [r2, #4]
 1256 0024 1943     		orrs	r1, r1, r3
ARM GAS  /tmp/ccNZiLdt.s 			page 38


 1257              	.LVL39:
 768:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1258              		.loc 1 768 23 view .LVU474
 1259 0026 5160     		str	r1, [r2, #4]
 1260 0028 7047     		bx	lr
 1261              	.LVL40:
 1262              	.L72:
 774:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 775:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 776:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 777:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 778:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 779:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1263              		.loc 1 779 5 is_stmt 1 view .LVU475
 1264              		.loc 1 779 7 is_stmt 0 view .LVU476
 1265 002a 1028     		cmp	r0, #16
 1266 002c 08D0     		beq	.L80
 780:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 781:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       
 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 783:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 784:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 785:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1267              		.loc 1 785 10 is_stmt 1 view .LVU477
 1268              		.loc 1 785 13 is_stmt 0 view .LVU478
 1269 002e B0F5807F 		cmp	r0, #256
 1270 0032 0BD0     		beq	.L81
 786:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 788:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 789:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 790:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     else
 791:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     {
 792:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1271              		.loc 1 792 7 is_stmt 1 view .LVU479
 1272              		.loc 1 792 23 is_stmt 0 view .LVU480
 1273 0034 084A     		ldr	r2, .L82
 1274              	.LVL41:
 1275              		.loc 1 792 23 view .LVU481
 1276 0036 5368     		ldr	r3, [r2, #4]
 1277 0038 23EA0101 		bic	r1, r3, r1
 1278              	.LVL42:
 1279              		.loc 1 792 23 view .LVU482
 1280 003c 5160     		str	r1, [r2, #4]
 793:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 794:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 795:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1281              		.loc 1 795 1 view .LVU483
 1282 003e 7047     		bx	lr
 1283              	.LVL43:
 1284              	.L80:
 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1285              		.loc 1 782 7 is_stmt 1 view .LVU484
 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1286              		.loc 1 782 23 is_stmt 0 view .LVU485
 1287 0040 064A     		ldr	r2, .L82+4
 1288              	.LVL44:
ARM GAS  /tmp/ccNZiLdt.s 			page 39


 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1289              		.loc 1 782 23 view .LVU486
 1290 0042 5368     		ldr	r3, [r2, #4]
 1291 0044 23EA0101 		bic	r1, r3, r1
 1292              	.LVL45:
 782:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1293              		.loc 1 782 23 view .LVU487
 1294 0048 5160     		str	r1, [r2, #4]
 1295 004a 7047     		bx	lr
 1296              	.LVL46:
 1297              	.L81:
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1298              		.loc 1 787 7 is_stmt 1 view .LVU488
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1299              		.loc 1 787 23 is_stmt 0 view .LVU489
 1300 004c 044A     		ldr	r2, .L82+8
 1301              	.LVL47:
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1302              		.loc 1 787 23 view .LVU490
 1303 004e 5368     		ldr	r3, [r2, #4]
 1304 0050 23EA0101 		bic	r1, r3, r1
 1305              	.LVL48:
 787:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     }
 1306              		.loc 1 787 23 view .LVU491
 1307 0054 5160     		str	r1, [r2, #4]
 1308 0056 7047     		bx	lr
 1309              	.L83:
 1310              		.align	2
 1311              	.L82:
 1312 0058 A00000A0 		.word	-1610612576
 1313 005c 600000A0 		.word	-1610612640
 1314 0060 800000A0 		.word	-1610612608
 1315              		.cfi_endproc
 1316              	.LFE144:
 1318              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 1319              		.align	1
 1320              		.global	FSMC_GetFlagStatus
 1321              		.syntax unified
 1322              		.thumb
 1323              		.thumb_func
 1324              		.fpu fpv4-sp-d16
 1326              	FSMC_GetFlagStatus:
 1327              	.LVL49:
 1328              	.LFB145:
 796:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 797:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 798:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 799:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 800:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 801:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 802:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 803:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 804:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 805:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 806:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 807:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 808:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
ARM GAS  /tmp/ccNZiLdt.s 			page 40


 809:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 810:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 811:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 812:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 813:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1329              		.loc 1 813 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 814:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   FlagStatus bitstatus = RESET;
 1334              		.loc 1 814 3 view .LVU493
 815:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1335              		.loc 1 815 3 view .LVU494
 816:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 817:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 818:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 1336              		.loc 1 818 3 view .LVU495
 819:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 1337              		.loc 1 819 3 view .LVU496
 820:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 821:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1338              		.loc 1 821 3 view .LVU497
 1339              		.loc 1 821 5 is_stmt 0 view .LVU498
 1340 0000 1028     		cmp	r0, #16
 1341 0002 08D0     		beq	.L90
 822:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 824:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 825:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1342              		.loc 1 825 8 is_stmt 1 view .LVU499
 1343              		.loc 1 825 10 is_stmt 0 view .LVU500
 1344 0004 B0F5807F 		cmp	r0, #256
 1345 0008 08D0     		beq	.L91
 826:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 828:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 829:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 830:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 831:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 832:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1346              		.loc 1 832 5 is_stmt 1 view .LVU501
 1347              		.loc 1 832 11 is_stmt 0 view .LVU502
 1348 000a 074B     		ldr	r3, .L92
 1349 000c 5B68     		ldr	r3, [r3, #4]
 1350              	.LVL50:
 1351              	.L86:
 833:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   } 
 834:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 835:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Get the flag status */
 836:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1352              		.loc 1 836 3 is_stmt 1 view .LVU503
 1353              		.loc 1 836 6 is_stmt 0 view .LVU504
 1354 000e 0B42     		tst	r3, r1
 1355 0010 07D0     		beq	.L89
 837:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 838:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
ARM GAS  /tmp/ccNZiLdt.s 			page 41


 1356              		.loc 1 838 15 view .LVU505
 1357 0012 0120     		movs	r0, #1
 1358              	.LVL51:
 1359              		.loc 1 838 15 view .LVU506
 1360 0014 7047     		bx	lr
 1361              	.LVL52:
 1362              	.L90:
 823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1363              		.loc 1 823 5 is_stmt 1 view .LVU507
 823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1364              		.loc 1 823 11 is_stmt 0 view .LVU508
 1365 0016 054B     		ldr	r3, .L92+4
 1366 0018 5B68     		ldr	r3, [r3, #4]
 1367              	.LVL53:
 823:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1368              		.loc 1 823 11 view .LVU509
 1369 001a F8E7     		b	.L86
 1370              	.LVL54:
 1371              	.L91:
 827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1372              		.loc 1 827 5 is_stmt 1 view .LVU510
 827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1373              		.loc 1 827 11 is_stmt 0 view .LVU511
 1374 001c 044B     		ldr	r3, .L92+8
 1375 001e 5B68     		ldr	r3, [r3, #4]
 1376              	.LVL55:
 827:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1377              		.loc 1 827 11 view .LVU512
 1378 0020 F5E7     		b	.L86
 1379              	.L89:
 839:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 840:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 841:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 842:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1380              		.loc 1 842 15 view .LVU513
 1381 0022 0020     		movs	r0, #0
 1382              	.LVL56:
 843:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 844:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Return the flag status */
 845:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   return bitstatus;
 1383              		.loc 1 845 3 is_stmt 1 view .LVU514
 846:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1384              		.loc 1 846 1 is_stmt 0 view .LVU515
 1385 0024 7047     		bx	lr
 1386              	.L93:
 1387 0026 00BF     		.align	2
 1388              	.L92:
 1389 0028 A00000A0 		.word	-1610612576
 1390 002c 600000A0 		.word	-1610612640
 1391 0030 800000A0 		.word	-1610612608
 1392              		.cfi_endproc
 1393              	.LFE145:
 1395              		.section	.text.FSMC_ClearFlag,"ax",%progbits
 1396              		.align	1
 1397              		.global	FSMC_ClearFlag
 1398              		.syntax unified
 1399              		.thumb
ARM GAS  /tmp/ccNZiLdt.s 			page 42


 1400              		.thumb_func
 1401              		.fpu fpv4-sp-d16
 1403              	FSMC_ClearFlag:
 1404              	.LVL57:
 1405              	.LFB146:
 847:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 848:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 849:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 850:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 851:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 852:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 853:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 854:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 855:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 856:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 857:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 858:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 859:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 860:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 861:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 862:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 863:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1406              		.loc 1 863 1 is_stmt 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410              		@ link register save eliminated.
 864:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****  /* Check the parameters */
 865:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 1411              		.loc 1 865 3 view .LVU517
 866:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 1412              		.loc 1 866 3 view .LVU518
 867:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     
 868:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1413              		.loc 1 868 3 view .LVU519
 1414              		.loc 1 868 5 is_stmt 0 view .LVU520
 1415 0000 1028     		cmp	r0, #16
 1416 0002 08D0     		beq	.L98
 869:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 871:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 872:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1417              		.loc 1 872 8 is_stmt 1 view .LVU521
 1418              		.loc 1 872 10 is_stmt 0 view .LVU522
 1419 0004 B0F5807F 		cmp	r0, #256
 1420 0008 0BD0     		beq	.L99
 873:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 875:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 876:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 877:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 878:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 879:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1421              		.loc 1 879 5 is_stmt 1 view .LVU523
 1422              		.loc 1 879 21 is_stmt 0 view .LVU524
 1423 000a 094A     		ldr	r2, .L100
 1424 000c 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccNZiLdt.s 			page 43


 1425 000e 23EA0101 		bic	r1, r3, r1
 1426              	.LVL58:
 1427              		.loc 1 879 21 view .LVU525
 1428 0012 5160     		str	r1, [r2, #4]
 880:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 881:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1429              		.loc 1 881 1 view .LVU526
 1430 0014 7047     		bx	lr
 1431              	.LVL59:
 1432              	.L98:
 870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1433              		.loc 1 870 5 is_stmt 1 view .LVU527
 870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1434              		.loc 1 870 21 is_stmt 0 view .LVU528
 1435 0016 074A     		ldr	r2, .L100+4
 1436 0018 5368     		ldr	r3, [r2, #4]
 1437 001a 23EA0101 		bic	r1, r3, r1
 1438              	.LVL60:
 870:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1439              		.loc 1 870 21 view .LVU529
 1440 001e 5160     		str	r1, [r2, #4]
 1441 0020 7047     		bx	lr
 1442              	.LVL61:
 1443              	.L99:
 874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1444              		.loc 1 874 5 is_stmt 1 view .LVU530
 874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1445              		.loc 1 874 21 is_stmt 0 view .LVU531
 1446 0022 054A     		ldr	r2, .L100+8
 1447 0024 5368     		ldr	r3, [r2, #4]
 1448 0026 23EA0101 		bic	r1, r3, r1
 1449              	.LVL62:
 874:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1450              		.loc 1 874 21 view .LVU532
 1451 002a 5160     		str	r1, [r2, #4]
 1452 002c 7047     		bx	lr
 1453              	.L101:
 1454 002e 00BF     		.align	2
 1455              	.L100:
 1456 0030 A00000A0 		.word	-1610612576
 1457 0034 600000A0 		.word	-1610612640
 1458 0038 800000A0 		.word	-1610612608
 1459              		.cfi_endproc
 1460              	.LFE146:
 1462              		.section	.text.FSMC_GetITStatus,"ax",%progbits
 1463              		.align	1
 1464              		.global	FSMC_GetITStatus
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	FSMC_GetITStatus:
 1471              	.LVL63:
 1472              	.LFB147:
 882:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 883:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 884:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
ARM GAS  /tmp/ccNZiLdt.s 			page 44


 885:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 886:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 887:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 888:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 889:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 890:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 891:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 892:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 893:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 894:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 895:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 896:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 897:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 898:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1473              		.loc 1 898 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		@ link register save eliminated.
 899:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   ITStatus bitstatus = RESET;
 1478              		.loc 1 899 3 view .LVU534
 900:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1479              		.loc 1 900 3 view .LVU535
 901:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 902:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 903:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1480              		.loc 1 903 3 view .LVU536
 904:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 1481              		.loc 1 904 3 view .LVU537
 905:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 906:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1482              		.loc 1 906 3 view .LVU538
 1483              		.loc 1 906 5 is_stmt 0 view .LVU539
 1484 0000 1028     		cmp	r0, #16
 1485 0002 0BD0     		beq	.L109
 907:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 909:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 910:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1486              		.loc 1 910 8 is_stmt 1 view .LVU540
 1487              		.loc 1 910 10 is_stmt 0 view .LVU541
 1488 0004 B0F5807F 		cmp	r0, #256
 1489 0008 0BD0     		beq	.L110
 911:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 913:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 914:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 915:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 916:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 917:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1490              		.loc 1 917 5 is_stmt 1 view .LVU542
 1491              		.loc 1 917 11 is_stmt 0 view .LVU543
 1492 000a 094B     		ldr	r3, .L111
 1493 000c 5B68     		ldr	r3, [r3, #4]
 1494              	.LVL64:
 1495              	.L104:
 918:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   } 
ARM GAS  /tmp/ccNZiLdt.s 			page 45


 919:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 920:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1496              		.loc 1 920 3 is_stmt 1 view .LVU544
 921:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   
 922:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1497              		.loc 1 922 3 view .LVU545
 1498              		.loc 1 922 12 is_stmt 0 view .LVU546
 1499 000e 03EAD102 		and	r2, r3, r1, lsr #3
 1500              	.LVL65:
 923:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1501              		.loc 1 923 3 is_stmt 1 view .LVU547
 1502              		.loc 1 923 6 is_stmt 0 view .LVU548
 1503 0012 0B42     		tst	r3, r1
 1504 0014 08D0     		beq	.L107
 1505              		.loc 1 923 38 discriminator 1 view .LVU549
 1506 0016 4AB9     		cbnz	r2, .L108
 924:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 925:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 926:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 927:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 928:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 929:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 1507              		.loc 1 929 15 view .LVU550
 1508 0018 0020     		movs	r0, #0
 1509              	.LVL66:
 1510              		.loc 1 929 15 view .LVU551
 1511 001a 7047     		bx	lr
 1512              	.LVL67:
 1513              	.L109:
 908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1514              		.loc 1 908 5 is_stmt 1 view .LVU552
 908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1515              		.loc 1 908 11 is_stmt 0 view .LVU553
 1516 001c 054B     		ldr	r3, .L111+4
 1517 001e 5B68     		ldr	r3, [r3, #4]
 1518              	.LVL68:
 908:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1519              		.loc 1 908 11 view .LVU554
 1520 0020 F5E7     		b	.L104
 1521              	.LVL69:
 1522              	.L110:
 912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1523              		.loc 1 912 5 is_stmt 1 view .LVU555
 912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1524              		.loc 1 912 11 is_stmt 0 view .LVU556
 1525 0022 054B     		ldr	r3, .L111+8
 1526 0024 5B68     		ldr	r3, [r3, #4]
 1527              	.LVL70:
 912:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1528              		.loc 1 912 11 view .LVU557
 1529 0026 F2E7     		b	.L104
 1530              	.LVL71:
 1531              	.L107:
 1532              		.loc 1 929 15 view .LVU558
 1533 0028 0020     		movs	r0, #0
 1534              	.LVL72:
 1535              		.loc 1 929 15 view .LVU559
ARM GAS  /tmp/ccNZiLdt.s 			page 46


 1536 002a 7047     		bx	lr
 1537              	.LVL73:
 1538              	.L108:
 925:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1539              		.loc 1 925 15 view .LVU560
 1540 002c 0120     		movs	r0, #1
 1541              	.LVL74:
 930:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 931:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   return bitstatus; 
 1542              		.loc 1 931 3 is_stmt 1 view .LVU561
 932:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1543              		.loc 1 932 1 is_stmt 0 view .LVU562
 1544 002e 7047     		bx	lr
 1545              	.L112:
 1546              		.align	2
 1547              	.L111:
 1548 0030 A00000A0 		.word	-1610612576
 1549 0034 600000A0 		.word	-1610612640
 1550 0038 800000A0 		.word	-1610612608
 1551              		.cfi_endproc
 1552              	.LFE147:
 1554              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 1555              		.align	1
 1556              		.global	FSMC_ClearITPendingBit
 1557              		.syntax unified
 1558              		.thumb
 1559              		.thumb_func
 1560              		.fpu fpv4-sp-d16
 1562              	FSMC_ClearITPendingBit:
 1563              	.LVL75:
 1564              	.LFB148:
 933:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** 
 934:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** /**
 935:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 936:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 937:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 938:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 939:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 940:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 941:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 942:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 943:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 944:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 945:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 946:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   * @retval None
 947:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   */
 948:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 949:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** {
 1565              		.loc 1 949 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
 950:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 951:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1570              		.loc 1 951 3 view .LVU564
 952:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
ARM GAS  /tmp/ccNZiLdt.s 			page 47


 1571              		.loc 1 952 3 view .LVU565
 953:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     
 954:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1572              		.loc 1 954 3 view .LVU566
 1573              		.loc 1 954 5 is_stmt 0 view .LVU567
 1574 0000 1028     		cmp	r0, #16
 1575 0002 08D0     		beq	.L117
 955:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 957:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 958:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1576              		.loc 1 958 8 is_stmt 1 view .LVU568
 1577              		.loc 1 958 10 is_stmt 0 view .LVU569
 1578 0004 B0F5807F 		cmp	r0, #256
 1579 0008 0BD0     		beq	.L118
 959:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 961:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 962:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 963:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   else
 964:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   {
 965:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1580              		.loc 1 965 5 is_stmt 1 view .LVU570
 1581              		.loc 1 965 21 is_stmt 0 view .LVU571
 1582 000a 094A     		ldr	r2, .L119
 1583 000c 5368     		ldr	r3, [r2, #4]
 1584 000e 23EAD101 		bic	r1, r3, r1, lsr #3
 1585              	.LVL76:
 1586              		.loc 1 965 21 view .LVU572
 1587 0012 5160     		str	r1, [r2, #4]
 966:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 967:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c **** }
 1588              		.loc 1 967 1 view .LVU573
 1589 0014 7047     		bx	lr
 1590              	.LVL77:
 1591              	.L117:
 956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1592              		.loc 1 956 5 is_stmt 1 view .LVU574
 956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1593              		.loc 1 956 21 is_stmt 0 view .LVU575
 1594 0016 074A     		ldr	r2, .L119+4
 1595 0018 5368     		ldr	r3, [r2, #4]
 1596 001a 23EAD101 		bic	r1, r3, r1, lsr #3
 1597              	.LVL78:
 956:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }  
 1598              		.loc 1 956 21 view .LVU576
 1599 001e 5160     		str	r1, [r2, #4]
 1600 0020 7047     		bx	lr
 1601              	.LVL79:
 1602              	.L118:
 960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1603              		.loc 1 960 5 is_stmt 1 view .LVU577
 960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1604              		.loc 1 960 21 is_stmt 0 view .LVU578
 1605 0022 054A     		ldr	r2, .L119+8
 1606 0024 5368     		ldr	r3, [r2, #4]
 1607 0026 23EAD101 		bic	r1, r3, r1, lsr #3
ARM GAS  /tmp/ccNZiLdt.s 			page 48


 1608              	.LVL80:
 960:Drivers/STM32F4xx_FWLIB/src/stm32f4xx_fsmc.c ****   }
 1609              		.loc 1 960 21 view .LVU579
 1610 002a 5160     		str	r1, [r2, #4]
 1611 002c 7047     		bx	lr
 1612              	.L120:
 1613 002e 00BF     		.align	2
 1614              	.L119:
 1615 0030 A00000A0 		.word	-1610612576
 1616 0034 600000A0 		.word	-1610612640
 1617 0038 800000A0 		.word	-1610612608
 1618              		.cfi_endproc
 1619              	.LFE148:
 1621              		.global	FSMC_DefaultTimingStruct
 1622              		.section	.rodata.FSMC_DefaultTimingStruct,"a"
 1623              		.align	2
 1624              		.set	.LANCHOR0,. + 0
 1627              	FSMC_DefaultTimingStruct:
 1628 0000 0F000000 		.word	15
 1629 0004 0F000000 		.word	15
 1630 0008 FF000000 		.word	255
 1631 000c 0F000000 		.word	15
 1632 0010 0F000000 		.word	15
 1633 0014 0F000000 		.word	15
 1634 0018 00000000 		.word	0
 1635              		.text
 1636              	.Letext0:
 1637              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1638              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 1639              		.file 4 "Core/Inc/system_stm32f4xx.h"
 1640              		.file 5 "Core/Inc/stm32f4xx.h"
 1641              		.file 6 "Drivers/STM32F4xx_FWLIB/inc/stm32f4xx_fsmc.h"
ARM GAS  /tmp/ccNZiLdt.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_fsmc.c
     /tmp/ccNZiLdt.s:18     .text.FSMC_NORSRAMDeInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:26     .text.FSMC_NORSRAMDeInit:0000000000000000 FSMC_NORSRAMDeInit
     /tmp/ccNZiLdt.s:72     .text.FSMC_NORSRAMInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:79     .text.FSMC_NORSRAMInit:0000000000000000 FSMC_NORSRAMInit
     /tmp/ccNZiLdt.s:267    .text.FSMC_NORSRAMInit:00000000000000c0 $d
     /tmp/ccNZiLdt.s:272    .text.FSMC_NORSRAMStructInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:279    .text.FSMC_NORSRAMStructInit:0000000000000000 FSMC_NORSRAMStructInit
     /tmp/ccNZiLdt.s:342    .text.FSMC_NORSRAMStructInit:0000000000000030 $d
     /tmp/ccNZiLdt.s:347    .text.FSMC_NORSRAMCmd:0000000000000000 $t
     /tmp/ccNZiLdt.s:354    .text.FSMC_NORSRAMCmd:0000000000000000 FSMC_NORSRAMCmd
     /tmp/ccNZiLdt.s:389    .text.FSMC_NORSRAMCmd:0000000000000028 $d
     /tmp/ccNZiLdt.s:394    .text.FSMC_NANDDeInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:401    .text.FSMC_NANDDeInit:0000000000000000 FSMC_NANDDeInit
     /tmp/ccNZiLdt.s:453    .text.FSMC_NANDDeInit:000000000000002c $d
     /tmp/ccNZiLdt.s:459    .text.FSMC_NANDInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:466    .text.FSMC_NANDInit:0000000000000000 FSMC_NANDInit
     /tmp/ccNZiLdt.s:602    .text.FSMC_NANDInit:0000000000000068 $d
     /tmp/ccNZiLdt.s:608    .text.FSMC_NANDStructInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:615    .text.FSMC_NANDStructInit:0000000000000000 FSMC_NANDStructInit
     /tmp/ccNZiLdt.s:693    .text.FSMC_NANDCmd:0000000000000000 $t
     /tmp/ccNZiLdt.s:700    .text.FSMC_NANDCmd:0000000000000000 FSMC_NANDCmd
     /tmp/ccNZiLdt.s:763    .text.FSMC_NANDCmd:000000000000003c $d
     /tmp/ccNZiLdt.s:770    .text.FSMC_NANDECCCmd:0000000000000000 $t
     /tmp/ccNZiLdt.s:777    .text.FSMC_NANDECCCmd:0000000000000000 FSMC_NANDECCCmd
     /tmp/ccNZiLdt.s:840    .text.FSMC_NANDECCCmd:000000000000003c $d
     /tmp/ccNZiLdt.s:847    .text.FSMC_GetECC:0000000000000000 $t
     /tmp/ccNZiLdt.s:854    .text.FSMC_GetECC:0000000000000000 FSMC_GetECC
     /tmp/ccNZiLdt.s:887    .text.FSMC_GetECC:0000000000000010 $d
     /tmp/ccNZiLdt.s:893    .text.FSMC_PCCARDDeInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:900    .text.FSMC_PCCARDDeInit:0000000000000000 FSMC_PCCARDDeInit
     /tmp/ccNZiLdt.s:931    .text.FSMC_PCCARDDeInit:0000000000000018 $d
     /tmp/ccNZiLdt.s:936    .text.FSMC_PCCARDInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:943    .text.FSMC_PCCARDInit:0000000000000000 FSMC_PCCARDInit
     /tmp/ccNZiLdt.s:1053   .text.FSMC_PCCARDInit:0000000000000068 $d
     /tmp/ccNZiLdt.s:1058   .text.FSMC_PCCARDStructInit:0000000000000000 $t
     /tmp/ccNZiLdt.s:1065   .text.FSMC_PCCARDStructInit:0000000000000000 FSMC_PCCARDStructInit
     /tmp/ccNZiLdt.s:1150   .text.FSMC_PCCARDCmd:0000000000000000 $t
     /tmp/ccNZiLdt.s:1157   .text.FSMC_PCCARDCmd:0000000000000000 FSMC_PCCARDCmd
     /tmp/ccNZiLdt.s:1189   .text.FSMC_PCCARDCmd:000000000000001c $d
     /tmp/ccNZiLdt.s:1195   .text.FSMC_ITConfig:0000000000000000 $t
     /tmp/ccNZiLdt.s:1202   .text.FSMC_ITConfig:0000000000000000 FSMC_ITConfig
     /tmp/ccNZiLdt.s:1312   .text.FSMC_ITConfig:0000000000000058 $d
     /tmp/ccNZiLdt.s:1319   .text.FSMC_GetFlagStatus:0000000000000000 $t
     /tmp/ccNZiLdt.s:1326   .text.FSMC_GetFlagStatus:0000000000000000 FSMC_GetFlagStatus
     /tmp/ccNZiLdt.s:1389   .text.FSMC_GetFlagStatus:0000000000000028 $d
     /tmp/ccNZiLdt.s:1396   .text.FSMC_ClearFlag:0000000000000000 $t
     /tmp/ccNZiLdt.s:1403   .text.FSMC_ClearFlag:0000000000000000 FSMC_ClearFlag
     /tmp/ccNZiLdt.s:1456   .text.FSMC_ClearFlag:0000000000000030 $d
     /tmp/ccNZiLdt.s:1463   .text.FSMC_GetITStatus:0000000000000000 $t
     /tmp/ccNZiLdt.s:1470   .text.FSMC_GetITStatus:0000000000000000 FSMC_GetITStatus
     /tmp/ccNZiLdt.s:1548   .text.FSMC_GetITStatus:0000000000000030 $d
     /tmp/ccNZiLdt.s:1555   .text.FSMC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccNZiLdt.s:1562   .text.FSMC_ClearITPendingBit:0000000000000000 FSMC_ClearITPendingBit
     /tmp/ccNZiLdt.s:1615   .text.FSMC_ClearITPendingBit:0000000000000030 $d
     /tmp/ccNZiLdt.s:1627   .rodata.FSMC_DefaultTimingStruct:0000000000000000 FSMC_DefaultTimingStruct
ARM GAS  /tmp/ccNZiLdt.s 			page 50


     /tmp/ccNZiLdt.s:1623   .rodata.FSMC_DefaultTimingStruct:0000000000000000 $d

NO UNDEFINED SYMBOLS
