$date
	Thu Feb 19 14:45:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module up_counter_tb $end
$var wire 1 ! R $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ val [3:0] $end
$scope module dut $end
$var wire 1 ! R $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 % val [3:0] $end
$var reg 4 & state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
bx $
x#
1"
0!
$end
#1
0"
#2
b1 &
1"
#3
0"
#4
b10 &
1"
#5
0"
#6
b11 &
1"
#7
0"
#8
b100 &
1"
#9
0"
#10
b101 &
1"
#11
0"
#12
b110 &
1"
#13
0"
#14
b111 &
1"
#15
0"
#16
b1000 &
1"
#17
0"
#18
b1001 &
1"
#19
0"
#20
b1010 &
1"
#21
0"
#22
b1011 &
1"
#23
0"
#24
b1100 &
1"
#25
0"
#26
b1101 &
1"
#27
0"
#28
b1110 &
1"
#29
0"
#30
1!
b1111 &
1"
#31
0"
#32
0!
b110 &
1"
1#
b110 $
b110 %
#33
0"
#34
b111 &
1"
0#
#35
0"
#36
b1000 &
1"
#37
0"
#38
b1001 &
1"
#39
0"
#40
b1010 &
1"
#41
0"
#42
b1011 &
1"
#43
0"
#44
b1100 &
1"
#45
0"
#46
b1101 &
1"
#47
0"
#48
b1110 &
1"
