
;; Function HAL_FLASHEx_Erase (HAL_FLASHEx_Erase, funcdef_no=329, decl_uid=8829, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 37 n_edges 52 count 39 (  1.1)


HAL_FLASHEx_Erase

Dataflow summary:
def_info->table_size = 387, use_info->table_size = 349
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,9u} r1={4d,1u} r2={4d} r3={4d} r7={1d,36u} r12={6d} r13={1d,39u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={19d,14u} r101={3d} r102={1d,36u} r103={1d,35u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={2d,2u} r129={1d,1u,1e} r130={1d,1u} r136={2d,10u} r137={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={2d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r185={4d,6u} r186={1d,8u} r187={1d,2u} r189={1d,1u} r191={1d,2u} r196={1d,7u} r203={1d,1u} r213={1d,1u} r218={1d,1u} r219={1d,5u} r225={1d,2u} r230={1d,4u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,15u} r244={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r258={1d,1u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r268={1d,2u} r270={1d,1u} r271={1d,8u} r282={1d,1u} r283={1d,6u} r290={1d,1u} r293={1d,1u} r296={1d,10u} r298={1d,1u} r299={1d,1u} r300={1d,3u} r301={1d,1u} r302={1d,3u} 
;;    total ref usage 722{382d,339u,1e} in 268{265 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d11(1){ }d15(2){ }d19(3){ }d20(7){ }d27(13){ }d31(14){ }d38(16){ }d42(17){ }d46(18){ }d50(19){ }d54(20){ }d58(21){ }d62(22){ }d66(23){ }d70(24){ }d74(25){ }d78(26){ }d82(27){ }d86(28){ }d90(29){ }d94(30){ }d98(31){ }d277(102){ }d278(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 35 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 186 187 189 296 298 299
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 186 187 189 296 298 299
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296

( 2 )->[3]->( 4 34 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 185 191 300
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; live  gen 	 0 [r0] 185 191 300
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296

( 3 )->[4]->( 5 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  def 	 100 [cc] 114 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  gen 	 100 [cc] 114 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  gen 	 100 [cc] 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 296
;; lr  def 	 118 119 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 118 119 203
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296

( 5 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 296
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296

( 4 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 100 [cc] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 100 [cc] 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 296
;; lr  def 	 122 123 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 122 123 213
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296

( 6 7 10 9 )->[11]->( 12 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	 100 [cc] 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 137 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 296
;; live  gen 	 100 [cc] 137 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; live  gen 	 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296

( 14 13 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143 144 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  gen 	 143 144 225
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296

( 12 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 296
;; live  gen 	 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296

( 17 15 16 )->[18]->( 29 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 127 147 148 185 230 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  gen 	 0 [r0] 126 127 147 148 185 230 301
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296

( 11 )->[19]->( 20 29 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187
;; lr  def 	 100 [cc] 136 236 237 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	 100 [cc] 136 236 237 238
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 239 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; live  gen 	 239 260
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 20 28 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 21 )->[22]->( 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 151 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 244
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 154 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 25 22 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 239 260
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130 158 161 162 163 164 165 250 251 252 258 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 0 [r0] 129 130 158 161 162 163 164 165 250 251 252 258 302
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 258 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 258 260 296

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u246(7){ }u247(13){ }u248(102){ }u249(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258 296
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296

( 26 )->[28]->( 21 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 186
;; lr  def 	 100 [cc] 136 262 263 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 136 262 263 264
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296

( 19 18 28 27 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 100 [cc] 166 268 270
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 100 [cc] 166 268 270
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296

( 29 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u278(7){ }u279(13){ }u280(102){ }u281(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 167 168 169 170 171 172 173 174 271
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  gen 	 167 168 169 170 171 172 173 174 271
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296

( 30 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(7){ }u299(13){ }u300(102){ }u301(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  def 	 100 [cc] 282
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  gen 	 100 [cc] 282
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 176 177 178 179 180 181 283
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 176 177 178 179 180 181 283
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296

( 32 31 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u322(7){ }u323(13){ }u324(102){ }u325(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 290
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 290
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296

( 33 3 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u328(7){ }u329(13){ }u330(102){ }u331(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 2 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u335(7){ }u336(13){ }u337(102){ }u338(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 35 34 )->[36]->( 1 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 36 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u345(0){ }u346(7){ }u347(13){ }u348(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 466 to worklist
  Adding insn 63 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 468 to worklist
  Adding insn 72 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 470 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 103 to worklist
  Adding insn 109 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 127 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
  Adding insn 140 to worklist
  Adding insn 472 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 158 to worklist
  Adding insn 154 to worklist
  Adding insn 474 to worklist
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 170 to worklist
  Adding insn 166 to worklist
  Adding insn 163 to worklist
  Adding insn 196 to worklist
  Adding insn 187 to worklist
  Adding insn 211 to worklist
  Adding insn 208 to worklist
  Adding insn 476 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 228 to worklist
  Adding insn 478 to worklist
  Adding insn 235 to worklist
  Adding insn 232 to worklist
  Adding insn 245 to worklist
  Adding insn 242 to worklist
  Adding insn 286 to worklist
  Adding insn 283 to worklist
  Adding insn 279 to worklist
  Adding insn 273 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 259 to worklist
  Adding insn 256 to worklist
  Adding insn 250 to worklist
  Adding insn 480 to worklist
  Adding insn 289 to worklist
  Adding insn 305 to worklist
  Adding insn 324 to worklist
  Adding insn 316 to worklist
  Adding insn 351 to worklist
  Adding insn 348 to worklist
  Adding insn 344 to worklist
  Adding insn 341 to worklist
  Adding insn 338 to worklist
  Adding insn 335 to worklist
  Adding insn 331 to worklist
  Adding insn 328 to worklist
  Adding insn 362 to worklist
  Adding insn 383 to worklist
  Adding insn 380 to worklist
  Adding insn 376 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 367 to worklist
  Adding insn 390 to worklist
  Adding insn 482 to worklist
  Adding insn 400 to worklist
  Adding insn 410 to worklist
Finished finding needed instructions:
processing block 36 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 409 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 6 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 398 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
  Adding insn 388 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
  Adding insn 381 to worklist
  Adding insn 374 to worklist
  Adding insn 368 to worklist
  Adding insn 366 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
  Adding insn 361 to worklist
  Adding insn 360 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
  Adding insn 349 to worklist
  Adding insn 342 to worklist
  Adding insn 336 to worklist
  Adding insn 329 to worklist
  Adding insn 327 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
  Adding insn 323 to worklist
  Adding insn 322 to worklist
  Adding insn 318 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
  Adding insn 490 to worklist
  Adding insn 489 to worklist
  Adding insn 171 to worklist
  Adding insn 464 to worklist
  Adding insn 169 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
  Adding insn 145 to worklist
  Adding insn 143 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
  Adding insn 139 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
  Adding insn 132 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
  Adding insn 126 to worklist
  Adding insn 122 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
  Adding insn 492 to worklist
  Adding insn 491 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
  Adding insn 119 to worklist
  Adding insn 116 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
  Adding insn 5 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 304 to worklist
  Adding insn 303 to worklist
  Adding insn 302 to worklist
  Adding insn 301 to worklist
  Adding insn 296 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 258 260 296
  Adding insn 285 to worklist
  Adding insn 281 to worklist
  Adding insn 465 to worklist
  Adding insn 456 to worklist
  Adding insn 266 to worklist
  Adding insn 260 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 216 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 233 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 243 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 227 to worklist
  Adding insn 225 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 210 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
  Adding insn 280 to worklist
  Adding insn 207 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 189 to worklist
  Adding insn 186 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
  Adding insn 61 to worklist
  Adding insn 56 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
  Adding insn 50 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
  Adding insn 92 to worklist
  Adding insn 87 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
  Adding insn 81 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
  Adding insn 43 to worklist
  Adding insn 40 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
  Adding insn 32 to worklist
  Adding insn 463 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 3 to worklist
  Adding insn 462 to worklist
  Adding insn 2 to worklist
  Adding insn 461 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 37 n_edges 52 count 38 (    1)

Pass 0 for finding pseudo/allocno costs


  r302 costs: LO_REGS:1890 HI_REGS:3780 CALLER_SAVE_REGS:3780 EVEN_REG:3780 GENERAL_REGS:3780 VFP_D0_D7_REGS:37800 VFP_LO_REGS:37800 ALL_REGS:37800 MEM:19845
  r301 costs: LO_REGS:54 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:675 VFP_LO_REGS:675 ALL_REGS:675 MEM:297
  r300 costs: LO_REGS:536 HI_REGS:1072 CALLER_SAVE_REGS:1072 EVEN_REG:1072 GENERAL_REGS:1072 VFP_D0_D7_REGS:10720 VFP_LO_REGS:10720 ALL_REGS:10720 MEM:5628
  r299 costs: LO_REGS:692 HI_REGS:692 CALLER_SAVE_REGS:692 EVEN_REG:692 GENERAL_REGS:692 VFP_D0_D7_REGS:8650 VFP_LO_REGS:8650 ALL_REGS:8650 MEM:3806
  r298 costs: LO_REGS:692 HI_REGS:692 CALLER_SAVE_REGS:692 EVEN_REG:692 GENERAL_REGS:692 VFP_D0_D7_REGS:8650 VFP_LO_REGS:8650 ALL_REGS:8650 MEM:3806
  r296 costs: LO_REGS:0 HI_REGS:692 CALLER_SAVE_REGS:692 EVEN_REG:692 GENERAL_REGS:692 VFP_D0_D7_REGS:26084 VFP_LO_REGS:26084 ALL_REGS:26084 MEM:15890
  r293 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4020
  r290 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2010
  r283 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:5720 VFP_LO_REGS:5720 ALL_REGS:5720 MEM:3575
  r282 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r271 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6375
  r270 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r268 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2814
  r264 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r263 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r262 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r260 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:15589 VFP_LO_REGS:15589 ALL_REGS:15589 MEM:9955
  r258 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9970 VFP_LO_REGS:9970 ALL_REGS:9970 MEM:997
  r252 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r251 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r250 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r244 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r239 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:157309 VFP_LO_REGS:157309 ALL_REGS:157309 MEM:104435
  r238 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r237 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r236 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r230 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:1998 VFP_LO_REGS:1998 ALL_REGS:1998 MEM:1215
  r225 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:264 VFP_LO_REGS:264 ALL_REGS:264 MEM:150
  r219 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:1353 VFP_LO_REGS:1353 ALL_REGS:1353 MEM:785
  r218 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r213 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:495
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:495
  r196 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:7876 VFP_LO_REGS:7876 ALL_REGS:7876 MEM:4670
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4350
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10380 VFP_LO_REGS:10380 ALL_REGS:10380 MEM:6920
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5845 VFP_LO_REGS:5845 ALL_REGS:5845 MEM:1936
  r186 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:42745 VFP_LO_REGS:42745 ALL_REGS:42745 MEM:26536
  r185 costs: LO_REGS:692 HI_REGS:960 CALLER_SAVE_REGS:960 EVEN_REG:960 GENERAL_REGS:960 MEM:5862
  r181 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r180 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r179 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r178 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r177 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r176 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r174 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r173 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r172 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r171 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r170 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r169 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r168 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r167 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r165 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r164 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r163 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r162 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r161 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r158 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r157 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r156 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r155 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r154 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r152 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r151 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r149 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r148 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r147 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r146 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r145 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r144 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r143 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r141 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r140 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r137 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r136 costs: LO_REGS:0 HI_REGS:318 CALLER_SAVE_REGS:318 EVEN_REG:318 GENERAL_REGS:318 VFP_D0_D7_REGS:59955 VFP_LO_REGS:59955 ALL_REGS:59955 MEM:39970
  r130 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r129 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r127 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r126 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r125 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:585 MEM:390
  r123 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r122 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r120 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r119 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r118 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r116 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r114 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680


Pass 1 for finding pseudo/allocno costs

    r302: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r301: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r300: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r299: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r298: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r297: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r294: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r292: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r291: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r290: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r289: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r288: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r285: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r281: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r280: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r274: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r273: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r269: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r266: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r265: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r261: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r236: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r302 costs: LO_REGS:1890 HI_REGS:5670 CALLER_SAVE_REGS:5670 EVEN_REG:5670 GENERAL_REGS:3780 VFP_D0_D7_REGS:56700 VFP_LO_REGS:56700 ALL_REGS:42525 MEM:37800
  r301 costs: GENERAL_REGS:54 VFP_D0_D7_REGS:1215 VFP_LO_REGS:1215 ALL_REGS:810 MEM:810
  r300 costs: LO_REGS:536 HI_REGS:1608 CALLER_SAVE_REGS:1608 EVEN_REG:1608 GENERAL_REGS:1072 VFP_D0_D7_REGS:16080 VFP_LO_REGS:16080 ALL_REGS:12060 MEM:10720
  r299 costs: GENERAL_REGS:692 VFP_D0_D7_REGS:15570 VFP_LO_REGS:15570 ALL_REGS:10380 MEM:10380
  r298 costs: GENERAL_REGS:692 VFP_D0_D7_REGS:15570 VFP_LO_REGS:15570 ALL_REGS:10380 MEM:10380
  r296 costs: LO_REGS:0 HI_REGS:692 CALLER_SAVE_REGS:692 EVEN_REG:692 GENERAL_REGS:692 VFP_D0_D7_REGS:26430 VFP_LO_REGS:26430 ALL_REGS:26430 MEM:17620
  r293 costs: GENERAL_REGS:0 MEM:5360
  r290 costs: GENERAL_REGS:0 MEM:2680
  r283 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:5775 VFP_LO_REGS:5775 ALL_REGS:5775 MEM:3850
  r282 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r271 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:10125 VFP_LO_REGS:10125 ALL_REGS:10125 MEM:6750
  r270 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r268 costs: GENERAL_REGS:0 MEM:4020
  r264 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r263 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r262 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r260 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:15690 VFP_LO_REGS:15690 ALL_REGS:15690 MEM:10460
  r258 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14955 VFP_LO_REGS:14955 ALL_REGS:14955 MEM:9970
  r252 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r251 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r250 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r244 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r239 costs: LO_REGS:0 HI_REGS:202 CALLER_SAVE_REGS:202 EVEN_REG:202 GENERAL_REGS:202 VFP_D0_D7_REGS:157410 VFP_LO_REGS:157410 ALL_REGS:157410 MEM:104940
  r238 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r237 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r236 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r230 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:2025 MEM:1350
  r225 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r219 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:1380 VFP_LO_REGS:1380 ALL_REGS:1380 MEM:920
  r218 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r213 costs: GENERAL_REGS:0 MEM:660
  r203 costs: GENERAL_REGS:0 MEM:660
  r196 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:8010 VFP_LO_REGS:8010 ALL_REGS:8010 MEM:5340
  r191 costs: GENERAL_REGS:0 MEM:5690
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10380 VFP_LO_REGS:10380 ALL_REGS:10380 MEM:6920
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7575 VFP_LO_REGS:7575 ALL_REGS:7575 MEM:5050
  r186 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:44475 VFP_LO_REGS:44475 ALL_REGS:44475 MEM:29650
  r185 costs: LO_REGS:692 HI_REGS:1652 CALLER_SAVE_REGS:1652 EVEN_REG:1652 GENERAL_REGS:960 MEM:12830
  r181 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r180 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r179 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r178 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r177 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r176 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r174 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r173 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r172 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r171 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r170 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r169 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r168 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r167 costs: LO_REGS:0 HI_REGS:150 CALLER_SAVE_REGS:150 EVEN_REG:150 GENERAL_REGS:150 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680
  r165 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r164 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r163 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r162 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r161 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r158 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r157 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r156 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r155 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r154 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:7080 VFP_LO_REGS:7080 ALL_REGS:7080 MEM:4720
  r152 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r151 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r149 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r148 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r147 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r146 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r145 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:390 VFP_LO_REGS:390 ALL_REGS:390 MEM:260
  r144 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r143 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r141 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r140 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r137 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r136 costs: LO_REGS:0 HI_REGS:318 CALLER_SAVE_REGS:318 EVEN_REG:318 GENERAL_REGS:318 VFP_D0_D7_REGS:59955 VFP_LO_REGS:59955 ALL_REGS:59955 MEM:39970
  r130 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r129 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r127 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r126 costs: LO_REGS:0 HI_REGS:54 CALLER_SAVE_REGS:54 EVEN_REG:54 GENERAL_REGS:54 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r125 costs: LO_REGS:0 HI_REGS:26 CALLER_SAVE_REGS:26 EVEN_REG:26 GENERAL_REGS:26 VFP_D0_D7_REGS:585 VFP_LO_REGS:585 ALL_REGS:585 MEM:390
  r123 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r122 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r120 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r119 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r118 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:990 VFP_LO_REGS:990 ALL_REGS:990 MEM:660
  r116 costs: LO_REGS:0 HI_REGS:134 CALLER_SAVE_REGS:134 EVEN_REG:134 GENERAL_REGS:134 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r114 costs: LO_REGS:0 HI_REGS:268 CALLER_SAVE_REGS:268 EVEN_REG:268 GENERAL_REGS:268 VFP_D0_D7_REGS:4020 VFP_LO_REGS:4020 ALL_REGS:4020 MEM:2680

;;   ======================================================
;;   -- basic block 21 from 198 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 198 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 203 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 r149=[r239+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 210 cc=cmp(zxt(r149,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 211 pc={(cc!=0)?L221:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 213
  from 22 to 21
changing bb of uid 223
  from 23 to 21
changing bb of uid 224
  from 23 to 21
;;   total time = 3
;;   new head = 198
;;   new tail = 211

;;   ======================================================
;;   -- basic block 23 from 225 to 228 -- before reload
;;   ======================================================

;;	  0--> b  2: i 230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  4: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 225 r244=[r186+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  1: i 227 cc=cmp(zxt(r244,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 228 pc={(cc==0)?L238:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 230
  from 24 to 23
changing bb of uid 240
  from 25 to 23
;;   total time = 3
;;   new head = 230
;;   new tail = 228

;;   ======================================================
;;   -- basic block 24 from 232 to 478 -- before reload
;;   ======================================================

;;	  0--> b  2: i 232 r154=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 233 r155=r154&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i 235 [r239+0x14]=r155                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i 478 pc=L246                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 232
;;   new tail = 478

;;   ======================================================
;;   -- basic block 22 from 215 to 476 -- before reload
;;   ======================================================

;;	  0--> b  3: i 215 r151=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 216 r152=r151&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 218 [r239+0x14]=r152                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 476 pc=L246                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 215
;;   new tail = 476

;;   ======================================================
;;   -- basic block 25 from 242 to 245 -- before reload
;;   ======================================================

;;	  0--> b  4: i 242 r156=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  4: i 243 r157=r156|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  4: i 245 [r239+0x14]=r157                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 242
;;   new tail = 245

;;   ======================================================
;;   -- basic block 26 from 248 to 286 -- before reload
;;   ======================================================

;;	  0--> b  5: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  5: i 456 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  5: i 250 r158=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  5: i 251 r250=r136<<0x3                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  5: i 252 r251=r250&0x7f8                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  5: i 253 r252=r158&0xfffffffffffffc07            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  5: i 254 r161=r251|r252                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  5: i 256 [r239+0x14]=r161                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  5: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  5: i 259 r162=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  5: i 260 r163=r162|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  5: i 262 [r239+0x14]=r163                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  5: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  5: i 265 r164=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  5: i 266 r165=r164|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  5: i 268 [r239+0x14]=r165                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  5: i 269 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  5: i 270 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  5: i 271 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  5: i 273 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  6: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  5: i 465 r302=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 17--> b  5: i 276 loc r302#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  5: i 277 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  5: i 279 r129=[r239+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  5: i 285 r258=r302                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  5: i 281 r130=r129&r260                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 21--> b  5: i 283 [r239+0x14]=r130                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 21--> b  5: i 284 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  5: i 286 {pc={(r302==0)?L293:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 295
  from 28 to 26
;;   total time = 22
;;   new head = 248
;;   new tail = 286

;;   ======================================================
;;   -- basic block 28 from 296 to 305 -- before reload
;;   ======================================================

;;	  2--> b  6: i 301 r263=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  6: i 302 r264=[r186+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  6: i 296 r136=r136+0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  6: i 297 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  6: i 298 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  6: i 299 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  6: i 303 r262=r263+r264                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  6: i 304 cc=cmp(r262,r136)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  6: i 305 pc={(gtu(cc,0))?L300:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 301
;;   new tail = 305

;;   ======================================================
;;   -- basic block 2 from 461 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r296=`pFlash'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 461 r298=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r189=zxn([r296])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 462 r299=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r186=r298                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r187=r299                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 cc=cmp(r189,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 pc={(cc==0)?L415:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 9
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r191=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 [r296]=r191#0                           :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 463 r300=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 loc r300#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 r185=r300                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 {pc={(r300!=0)?L391:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 19
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 35 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 [r296+0x4]=r185                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 r196=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 r114=[r196]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 cc=cmp(zxt(r114,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  44 pc={(cc==0)?L75:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 35
;;   new tail = 44

;;   ======================================================
;;   -- basic block 5 from 46 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r116=[r196]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 cc=cmp(zxt(r116,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 pc={(cc==0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 51

;;   ======================================================
;;   -- basic block 6 from 53 to 466 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r118=[r196]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 r119=r118&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 [r196]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  61 r203=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 [r296+0x1c]=r203#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 466 pc=L104                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 53
;;   new tail = 466

;;   ======================================================
;;   -- basic block 7 from 68 to 468 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 [r296+0x1c]=r191#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 468 pc=L104                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 68
;;   new tail = 468

;;   ======================================================
;;   -- basic block 8 from 77 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r120=[r196]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 cc=cmp(zxt(r120,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 pc={(cc==0)?L97:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 77
;;   new tail = 82

;;   ======================================================
;;   -- basic block 9 from 84 to 470 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r122=[r196]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 r123=r122&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 [r196]=r123                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  92 r213=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  94 [r296+0x1c]=r213#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 470 pc=L104                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 84
;;   new tail = 470

;;   ======================================================
;;   -- basic block 10 from 99 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 [r296+0x1c]=r185#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 99
;;   new tail = 103

;;   ======================================================
;;   -- basic block 11 from 106 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 r218=[r186]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 cc=cmp(r218,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 109 pc={(cc!=0)?L183:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 106
;;   new tail = 109

;;   ======================================================
;;   -- basic block 12 from 111 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 loc [r186+0x4]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 r219=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 117 r137=[r219+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 119 cc=cmp(zxt(r137,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 120 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 111
;;   new tail = 120

;;   ======================================================
;;   -- basic block 13 from 122 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 r125=[r186+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 cc=cmp(zxt(r125,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 pc={(cc==0)?L135:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 122
;;   new tail = 127

;;   ======================================================
;;   -- basic block 14 from 129 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 r140=[r219+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 132 r141=r140|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 134 [r219+0x14]=r141                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 134

;;   ======================================================
;;   -- basic block 15 from 137 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 cc=cmp(zxt(r125,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 pc={(cc==0)?L159:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 137
;;   new tail = 140

;;   ======================================================
;;   -- basic block 16 from 142 to 472 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 r225=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 144 r143=[r225+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 145 r144=r143|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 147 [r225+0x14]=r144                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 472 pc=L159                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 142
;;   new tail = 472

;;   ======================================================
;;   -- basic block 17 from 152 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r145=[r219+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 491 r146=r145|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 492 r146=r146|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 158 [r219+0x14]=r146                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 152
;;   new tail = 158

;;   ======================================================
;;   -- basic block 18 from 161 to 474 -- before reload
;;   ======================================================

;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 r230=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 163 r147=[r230+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 164 r148=r147|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 166 [r230+0x14]=r148                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 170 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 464 r301=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 176 r126=[r230+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 171 r185=r301                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 173 loc r185#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 174 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 489 r127=r126&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 490 r127=r127&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 180 [r230+0x14]=r127                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 474 pc=L308                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 161
;;   new tail = 474

;;   ======================================================
;;   -- basic block 19 from 185 to 196 -- before reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r236=0xffffffffffffffff                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 187 [r187]=r236                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 189 r136=[r186+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 190 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 191 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 193 r238=[r186+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 194 r237=r136+r238                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 195 cc=cmp(r136,r237)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 196 pc={(geu(cc,0))?L308:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 185
;;   new tail = 196

;;   ======================================================
;;   -- basic block 20 from 207 to 280 -- before reload
;;   ======================================================

;;	  0--> b  0: i 207 r239=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 280 r260=0xfffffffffffffc05                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 207
;;   new tail = 280

;;   ======================================================
;;   -- basic block 27 from 288 to 480 -- before reload
;;   ======================================================

;;	  0--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 [r187]=r136                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r185=r258                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 480 pc=L308                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 288
;;   new tail = 480

;;   ======================================================
;;   -- basic block 29 from 310 to 324 -- before reload
;;   ======================================================

;;	  0--> b  0: i 310 loc r185#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 311 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 312 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 316 r268=zxn([r296+0x1c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 322 r270=r268&0xfd                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 318 r166=zxn(r268#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 319 loc r166#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 323 cc=cmp(r270,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 324 pc={(cc!=0)?L352:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 310
;;   new tail = 324

;;   ======================================================
;;   -- basic block 30 from 326 to 351 -- before reload
;;   ======================================================

;;	  0--> b  0: i 326 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 327 r271=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 328 r167=[r271]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 329 r168=r167&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 331 [r271]=r168                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 333 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 335 r169=[r271]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 336 r170=r169|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 338 [r271]=r170                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 339 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 341 r171=[r271]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 342 r172=r171&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 344 [r271]=r172                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 345 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 346 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 348 r173=[r271]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 349 r174=r173|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 351 [r271]=r174                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 326
;;   new tail = 351

;;   ======================================================
;;   -- basic block 31 from 354 to 362 -- before reload
;;   ======================================================

;;	  0--> b  0: i 354 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 360 r282=r166-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 361 cc=cmp(r282,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 362 pc={(gtu(cc,0))?L384:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 354
;;   new tail = 362

;;   ======================================================
;;   -- basic block 32 from 364 to 383 -- before reload
;;   ======================================================

;;	  0--> b  0: i 364 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 365 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 366 r283=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 367 r176=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 368 r177=r176|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 370 [r283]=r177                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 371 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 373 r178=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 374 r179=r178&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 376 [r283]=r179                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 377 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 378 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 380 r180=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 381 r181=r180|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 383 [r283]=r181                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 364
;;   new tail = 383

;;   ======================================================
;;   -- basic block 33 from 386 to 390 -- before reload
;;   ======================================================

;;	  0--> b  0: i 386 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 388 r290=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 390 [r296+0x1c]=r290#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 386
;;   new tail = 390

;;   ======================================================
;;   -- basic block 34 from 393 to 482 -- before reload
;;   ======================================================

;;	  0--> b  0: i 393 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 394 loc r185#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 395 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 396 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 398 r293=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 400 [r296]=r293#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 401 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 402 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 482 pc=L403                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 393
;;   new tail = 482

;;   ======================================================
;;   -- basic block 35 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r185=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 36 from 409 to 410 -- before reload
;;   ======================================================

;;	  0--> b  0: i 409 r0=r185                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 410 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 409
;;   new tail = 410


;; Procedure interblock/speculative motions == 6/6 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_Erase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,9u} r1={4d,1u} r2={4d} r3={4d} r7={1d,36u} r12={6d} r13={1d,39u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={19d,14u} r101={3d} r102={1d,36u} r103={1d,35u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={2d,2u} r129={1d,1u,1e} r130={1d,1u} r136={2d,10u} r137={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={2d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r185={4d,6u} r186={1d,8u} r187={1d,2u} r189={1d,1u} r191={1d,2u} r196={1d,7u} r203={1d,1u} r213={1d,1u} r218={1d,1u} r219={1d,5u} r225={1d,2u} r230={1d,4u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,15u} r244={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r258={1d,1u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r268={1d,2u} r270={1d,1u} r271={1d,8u} r282={1d,1u} r283={1d,6u} r290={1d,1u} r293={1d,1u} r296={1d,10u} r298={1d,1u} r299={1d,1u} r300={1d,3u} r301={1d,1u} r302={1d,3u} 
;;    total ref usage 722{382d,339u,1e} in 268{265 regular + 3 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":140:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":141:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":144:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(insn 14 13 461 2 (set (reg/f:SI 296)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 461 14 15 2 (set (reg:SI 298)
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(insn 15 461 462 2 (set (reg:SI 189 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 462 15 2 2 (set (reg:SI 299)
        (reg:SI 1 r1 [ PageError ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PageError ])
        (nil)))
(insn 2 462 3 2 (set (reg/v/f:SI 186 [ pEraseInit ])
        (reg:SI 298)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(insn 3 2 16 2 (set (reg/v/f:SI 187 [ PageError ])
        (reg:SI 299)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 299)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 189 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ pFlash.Lock ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 415)
(note 18 17 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 28 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(insn 21 19 26 3 (set (reg:SI 191)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 21 23 3 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 26 24 3 (set (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:3 -1
     (nil))
(call_insn 27 25 463 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 463 27 30 3 (set (reg:SI 300)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 30 463 31 3 (var_location:QI status (subreg:QI (reg:SI 300) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:3 -1
     (nil))
(insn 32 31 33 3 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 300)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 33 32 34 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 300)
                        (const_int 0 [0]))
                    (label_ref 391)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 300)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 391)
(note 34 33 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 34 35 4 NOTE_INSN_DELETED)
(debug_insn 35 42 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":154:5 -1
     (nil))
(insn 38 35 39 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 296)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg/v:SI 185 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":154:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 196)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 4 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _3 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 75)
(note 45 44 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 45 46 5 NOTE_INSN_DELETED)
(debug_insn 46 49 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:7 -1
     (nil))
(insn 48 46 50 5 (set (reg:SI 116 [ _5 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 48 51 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _5 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 -1
     (nil))
(insn 55 53 56 6 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 6 (set (reg:SI 119 [ _8 ])
        (and:SI (reg:SI 118 [ _7 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 58 56 59 6 (set (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(debug_insn 59 58 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:9 -1
     (nil))
(insn 61 59 63 6 (set (reg:SI 203)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 61 466 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 203) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:34 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(jump_insn 466 63 467 6 (set (pc)
        (label_ref 104)) 284 {*arm_jump}
     (nil)
 -> 104)
(barrier 467 466 66)
(code_label 66 467 67 7 5 (nil) [1 uses])
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":167:9 -1
     (nil))
(insn 72 68 468 7 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":167:34 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(jump_insn 468 72 469 7 (set (pc)
        (label_ref 104)) 284 {*arm_jump}
     (nil)
 -> 104)
(barrier 469 468 75)
(code_label 75 469 76 8 4 (nil) [1 uses])
(note 76 75 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 80 76 77 8 NOTE_INSN_DELETED)
(debug_insn 77 80 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:10 -1
     (nil))
(insn 79 77 81 8 (set (reg:SI 120 [ _10 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 79 82 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 120 [ _10 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
        (nil)))
(jump_insn 82 81 83 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 97)
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 -1
     (nil))
(insn 86 84 87 9 (set (reg:SI 122 [ _12 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 89 9 (set (reg:SI 123 [ _13 ])
        (and:SI (reg:SI 122 [ _12 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
        (nil)))
(insn 89 87 90 9 (set (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_DEAD (reg:SI 123 [ _13 ])
            (nil))))
(debug_insn 90 89 92 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:7 -1
     (nil))
(insn 92 90 94 9 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 470 9 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(jump_insn 470 94 471 9 (set (pc)
        (label_ref 104)) 284 {*arm_jump}
     (nil)
 -> 104)
(barrier 471 470 97)
(code_label 97 471 98 10 7 (nil) [1 uses])
(note 98 97 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 103 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":178:7 -1
     (nil))
(insn 103 99 104 10 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":178:32 263 {*arm_movqi_insn}
     (nil))
(code_label 104 103 105 11 6 (nil) [3 uses])
(note 105 104 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:5 -1
     (nil))
(insn 107 106 108 11 (set (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
        (mem:SI (reg/v/f:SI 186 [ pEraseInit ]) [1 pEraseInit_45(D)->TypeErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
        (nil)))
(jump_insn 109 108 110 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 183)
(note 110 109 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 118 110 111 12 NOTE_INSN_DELETED)
(debug_insn 111 118 112 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 112 111 113 12 (var_location:SI D#3 (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
            (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:SI Banks (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 114 113 115 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":533:13 -1
     (nil))
(debug_insn 115 114 116 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:3 -1
     (nil))
(insn 116 115 117 12 (set (reg/f:SI 219)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 119 12 (set (reg:SI 137 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 117 120 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 137 [ _61 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
        (nil)))
(jump_insn 120 119 121 12 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 121 120 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 125 121 122 13 NOTE_INSN_DELETED)
(insn 122 125 123 13 (set (reg:SI 125 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 186 [ pEraseInit ])
        (nil)))
(debug_insn 123 122 124 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":540:5 -1
     (nil))
(debug_insn 124 123 126 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:5 -1
     (nil))
(insn 126 124 127 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _15 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 127 126 128 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 135)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 135)
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 131 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 -1
     (nil))
(insn 131 129 132 14 (set (reg:SI 140 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 14 (set (reg:SI 141 [ _65 ])
        (ior:SI (reg:SI 140 [ _64 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _64 ])
        (nil)))
(insn 134 132 135 14 (set (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 141 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (expr_list:REG_DEAD (reg:SI 141 [ _65 ])
            (nil))))
(code_label 135 134 136 15 10 (nil) [1 uses])
(note 136 135 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 138 136 137 15 NOTE_INSN_DELETED)
(debug_insn 137 138 139 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:5 -1
     (nil))
(insn 139 137 140 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _15 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125 [ _15 ])
        (nil)))
(jump_insn 140 139 141 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 159)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 159)
(note 141 140 142 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 -1
     (nil))
(insn 143 142 144 16 (set (reg/f:SI 225)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 16 (set (reg:SI 143 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 147 16 (set (reg:SI 144 [ _68 ])
        (ior:SI (reg:SI 143 [ _67 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _67 ])
        (nil)))
(insn 147 145 472 16 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 144 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg:SI 144 [ _68 ])
            (nil))))
(jump_insn 472 147 473 16 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 473 472 150)
(code_label 150 473 151 17 9 (nil) [1 uses])
(note 151 150 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 155 151 152 17 NOTE_INSN_DELETED)
(debug_insn 152 155 154 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 -1
     (nil))
(insn 154 152 491 17 (set (reg:SI 145 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 491 154 492 17 (set (reg:SI 146 [ _70 ])
        (ior:SI (reg:SI 145 [ _69 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _69 ])
        (nil)))
(insn 492 491 158 17 (set (reg:SI 146 [ _70 ])
        (ior:SI (reg:SI 146 [ _70 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (nil))
(insn 158 492 159 17 (set (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 146 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (expr_list:REG_DEAD (reg:SI 146 [ _70 ])
            (nil))))
(code_label 159 158 160 18 11 (nil) [2 uses])
(note 160 159 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 177 160 161 18 NOTE_INSN_DELETED)
(debug_insn 161 177 162 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 -1
     (nil))
(insn 162 161 169 18 (set (reg/f:SI 230)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 162 163 18 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 169 164 18 (set (reg:SI 147 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 163 166 18 (set (reg:SI 148 [ _72 ])
        (ior:SI (reg:SI 147 [ _71 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _71 ])
        (nil)))
(insn 166 164 167 18 (set (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 148 [ _72 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _72 ])
        (nil)))
(debug_insn 167 166 168 18 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 168 167 170 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:7 -1
     (nil))
(call_insn 170 168 464 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 464 170 176 18 (set (reg:SI 301)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 176 464 171 18 (set (reg:SI 126 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 176 173 18 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 301)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(debug_insn 173 171 174 18 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 -1
     (nil))
(debug_insn 174 173 489 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 -1
     (nil))
(insn 489 174 490 18 (set (reg:SI 127 [ _17 ])
        (and:SI (reg:SI 126 [ _16 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
        (nil)))
(insn 490 489 180 18 (set (reg:SI 127 [ _17 ])
        (and:SI (reg:SI 127 [ _17 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 90 {*arm_andsi3_insn}
     (nil))
(insn 180 490 474 18 (set (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 127 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230)
        (expr_list:REG_DEAD (reg:SI 127 [ _17 ])
            (nil))))
(jump_insn 474 180 475 18 (set (pc)
        (label_ref 308)) 284 {*arm_jump}
     (nil)
 -> 308)
(barrier 475 474 183)
(code_label 183 475 184 19 8 (nil) [1 uses])
(note 184 183 185 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:7 -1
     (nil))
(insn 186 185 187 19 (set (reg:SI 236)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 19 (set (mem:SI (reg/v/f:SI 187 [ PageError ]) [1 *PageError_46(D)+0 S4 A32])
        (reg:SI 236)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(debug_insn 188 187 189 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 -1
     (nil))
(insn 189 188 190 19 (set (reg/v:SI 136 [ page_index ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_45(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 190 189 191 19 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 191 190 192 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 192 191 193 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:43 -1
     (nil))
(insn 193 192 194 19 (set (reg:SI 238 [ pEraseInit_45(D)->NbPages ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_45(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 19 (set (reg:SI 237)
        (plus:SI (reg/v:SI 136 [ page_index ])
            (reg:SI 238 [ pEraseInit_45(D)->NbPages ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 238 [ pEraseInit_45(D)->NbPages ])
        (nil)))
(insn 195 194 196 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ page_index ])
            (reg:SI 237))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))
(jump_insn 196 195 452 19 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 308)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 308)
(note 452 196 207 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 207 452 280 20 (set (reg/f:SI 239)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 280 207 300 20 (set (reg:SI 260)
        (const_int -1019 [0xfffffffffffffc05])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 300 280 197 21 18 (nil) [1 uses])
(note 197 300 209 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 209 197 198 21 NOTE_INSN_DELETED)
(debug_insn 198 209 199 21 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 199 198 200 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 200 199 201 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 201 200 202 21 (var_location:SI D#2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 202 201 203 21 (var_location:SI Page (reg/v:SI 136 [ page_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 203 202 204 21 (var_location:SI Banks (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 204 203 205 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":578:6 -1
     (nil))
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 206 205 213 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(debug_insn 213 206 223 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(debug_insn 223 213 224 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 224 223 208 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 208 224 210 21 (set (reg:SI 149 [ _73 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 208 211 21 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 149 [ _73 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 149 [ _73 ])
        (nil)))
(jump_insn 211 210 212 21 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 221)
(note 212 211 215 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 215 212 216 22 (set (reg:SI 151 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 218 22 (set (reg:SI 152 [ _76 ])
        (and:SI (reg:SI 151 [ _75 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _75 ])
        (nil)))
(insn 218 216 476 22 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 152 [ _76 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _76 ])
        (nil)))
(jump_insn 476 218 477 22 (set (pc)
        (label_ref 246)) 284 {*arm_jump}
     (nil)
 -> 246)
(barrier 477 476 221)
(code_label 221 477 222 23 14 (nil) [1 uses])
(note 222 221 226 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 226 222 230 23 NOTE_INSN_DELETED)
(debug_insn 230 226 240 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(debug_insn 240 230 225 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 225 240 227 23 (set (reg:SI 244 [ pEraseInit_45(D)->Banks ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 225 228 23 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 244 [ pEraseInit_45(D)->Banks ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 244 [ pEraseInit_45(D)->Banks ])
        (nil)))
(jump_insn 228 227 229 23 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(note 229 228 232 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 232 229 233 24 (set (reg:SI 154 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 235 24 (set (reg:SI 155 [ _79 ])
        (and:SI (reg:SI 154 [ _78 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _78 ])
        (nil)))
(insn 235 233 478 24 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 155 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ _79 ])
        (nil)))
(jump_insn 478 235 479 24 (set (pc)
        (label_ref 246)) 284 {*arm_jump}
     (nil)
 -> 246)
(barrier 479 478 238)
(code_label 238 479 239 25 16 (nil) [1 uses])
(note 239 238 242 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 242 239 243 25 (set (reg:SI 156 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 245 25 (set (reg:SI 157 [ _81 ])
        (ior:SI (reg:SI 156 [ _80 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _80 ])
        (nil)))
(insn 245 243 246 25 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 157 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _81 ])
        (nil)))
(code_label 246 245 247 26 15 (nil) [2 uses])
(note 247 246 274 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 274 247 248 26 NOTE_INSN_DELETED)
(debug_insn 248 274 456 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 456 248 250 26 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 456 251 26 (set (reg:SI 158 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 26 (set (reg:SI 250)
        (ashift:SI (reg/v:SI 136 [ page_index ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (nil))
(insn 252 251 253 26 (set (reg:SI 251)
        (and:SI (reg:SI 250)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(insn 253 252 254 26 (set (reg:SI 252)
        (and:SI (reg:SI 158 [ _82 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _82 ])
        (nil)))
(insn 254 253 256 26 (set (reg:SI 161 [ _86 ])
        (ior:SI (reg:SI 251)
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg:SI 251)
            (nil))))
(insn 256 254 257 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 161 [ _86 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _86 ])
        (nil)))
(debug_insn 257 256 259 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 259 257 260 26 (set (reg:SI 162 [ _87 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 260 259 262 26 (set (reg:SI 163 [ _88 ])
        (ior:SI (reg:SI 162 [ _87 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _87 ])
        (nil)))
(insn 262 260 263 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 163 [ _88 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _88 ])
        (nil)))
(debug_insn 263 262 265 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 265 263 266 26 (set (reg:SI 164 [ _89 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 268 26 (set (reg:SI 165 [ _90 ])
        (ior:SI (reg:SI 164 [ _89 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _89 ])
        (nil)))
(insn 268 266 269 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 165 [ _90 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _90 ])
        (nil)))
(debug_insn 269 268 270 26 (var_location:SI Page (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 270 269 271 26 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 271 270 273 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:9 -1
     (nil))
(call_insn 273 271 295 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 295 273 465 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:98 -1
     (nil))
(insn 465 295 276 26 (set (reg:SI 302)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 276 465 277 26 (var_location:QI status (subreg:QI (reg:SI 302) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 -1
     (nil))
(debug_insn 277 276 279 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 -1
     (nil))
(insn 279 277 285 26 (set (reg:SI 129 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 279 281 26 (set (reg:SI 258)
        (reg:SI 302)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 285 283 26 (set (reg:SI 130 [ _20 ])
        (and:SI (reg:SI 129 [ _19 ])
            (reg:SI 260))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _19 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 129 [ _19 ])
                (const_int -1019 [0xfffffffffffffc05]))
            (nil))))
(insn 283 281 284 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 130 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _20 ])
        (nil)))
(debug_insn 284 283 286 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:9 -1
     (nil))
(jump_insn 286 284 287 26 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 302)
                        (const_int 0 [0]))
                    (label_ref 293)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:12 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 302)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 1014686028 (nil))))
 -> 293)
(note 287 286 288 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":215:11 -1
     (nil))
(insn 289 288 290 27 (set (mem:SI (reg/v/f:SI 187 [ PageError ]) [1 *PageError_46(D)+0 S4 A32])
        (reg/v:SI 136 [ page_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":215:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 187 [ PageError ])
        (expr_list:REG_DEAD (reg/v:SI 136 [ page_index ])
            (nil))))
(debug_insn 290 289 5 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":216:11 -1
     (nil))
(insn 5 290 480 27 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(jump_insn 480 5 481 27 (set (pc)
        (label_ref 308)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":216:11 284 {*arm_jump}
     (nil)
 -> 308)
(barrier 481 480 293)
(code_label 293 481 294 28 17 (nil) [1 uses])
(note 294 293 301 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 301 294 302 28 (set (reg:SI 263 [ pEraseInit_45(D)->Page ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_45(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 302 301 296 28 (set (reg:SI 264 [ pEraseInit_45(D)->NbPages ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_45(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 302 297 28 (set (reg/v:SI 136 [ page_index ])
        (plus:SI (reg/v:SI 136 [ page_index ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:108 7 {*arm_addsi3}
     (nil))
(debug_insn 297 296 298 28 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 298 297 299 28 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 299 298 303 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:43 -1
     (nil))
(insn 303 299 304 28 (set (reg:SI 262)
        (plus:SI (reg:SI 263 [ pEraseInit_45(D)->Page ])
            (reg:SI 264 [ pEraseInit_45(D)->NbPages ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 264 [ pEraseInit_45(D)->NbPages ])
        (expr_list:REG_DEAD (reg:SI 263 [ pEraseInit_45(D)->Page ])
            (nil))))
(insn 304 303 305 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 262)
            (reg/v:SI 136 [ page_index ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
(jump_insn 305 304 308 28 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 300)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 300)
(code_label 308 305 309 29 12 (nil) [3 uses])
(note 309 308 321 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 321 309 310 29 NOTE_INSN_DELETED)
(debug_insn 310 321 311 29 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 311 310 312 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":222:5 -1
     (nil))
(debug_insn 312 311 313 29 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":613:6 -1
     (nil))
(debug_insn 313 312 316 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:3 -1
     (nil))
(insn 316 313 322 29 (set (reg:SI 268 [ pFlash.CacheToReactivate ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 296)
                    (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 322 316 318 29 (set (reg:SI 270)
        (and:SI (reg:SI 268 [ pFlash.CacheToReactivate ])
            (const_int 253 [0xfd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 268 [ pFlash.CacheToReactivate ])
        (nil)))
(insn 318 322 319 29 (set (reg/v:SI 166 [ cache ])
        (zero_extend:SI (subreg:QI (reg:SI 268 [ pFlash.CacheToReactivate ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 319 318 320 29 (var_location:QI cache (subreg:QI (reg/v:SI 166 [ cache ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 -1
     (nil))
(debug_insn 320 319 323 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:3 -1
     (nil))
(insn 323 320 324 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 270)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(jump_insn 324 323 325 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 352)
(note 325 324 326 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 -1
     (nil))
(insn 327 326 328 30 (set (reg/f:SI 271)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 328 327 329 30 (set (reg:SI 167 [ _92 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 328 331 30 (set (reg:SI 168 [ _93 ])
        (and:SI (reg:SI 167 [ _92 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _92 ])
        (nil)))
(insn 331 329 332 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 168 [ _93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _93 ])
        (nil)))
(debug_insn 332 331 333 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 333 332 335 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 335 333 336 30 (set (reg:SI 169 [ _94 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 338 30 (set (reg:SI 170 [ _95 ])
        (ior:SI (reg:SI 169 [ _94 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _94 ])
        (nil)))
(insn 338 336 339 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 170 [ _95 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _95 ])
        (nil)))
(debug_insn 339 338 341 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 341 339 342 30 (set (reg:SI 171 [ _96 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 30 (set (reg:SI 172 [ _97 ])
        (and:SI (reg:SI 171 [ _96 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _96 ])
        (nil)))
(insn 344 342 345 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 172 [ _97 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _97 ])
        (nil)))
(debug_insn 345 344 346 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 346 345 348 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 -1
     (nil))
(insn 348 346 349 30 (set (reg:SI 173 [ _98 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 349 348 351 30 (set (reg:SI 174 [ _99 ])
        (ior:SI (reg:SI 173 [ _98 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _98 ])
        (nil)))
(insn 351 349 352 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 174 [ _99 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 271)
        (expr_list:REG_DEAD (reg:SI 174 [ _99 ])
            (nil))))
(code_label 352 351 353 31 19 (nil) [1 uses])
(note 353 352 355 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 355 353 354 31 NOTE_INSN_DELETED)
(debug_insn 354 355 360 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:3 -1
     (nil))
(insn 360 354 361 31 (set (reg:SI 282)
        (plus:SI (reg/v:SI 166 [ cache ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 166 [ cache ])
        (nil)))
(insn 361 360 362 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 282)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 282)
        (nil)))
(jump_insn 362 361 363 31 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 384)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 384)
(note 363 362 364 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 365 364 366 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 366 365 367 32 (set (reg/f:SI 283)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 367 366 368 32 (set (reg:SI 176 [ _101 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 368 367 370 32 (set (reg:SI 177 [ _102 ])
        (ior:SI (reg:SI 176 [ _101 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176 [ _101 ])
        (nil)))
(insn 370 368 371 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 177 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ _102 ])
        (nil)))
(debug_insn 371 370 373 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 373 371 374 32 (set (reg:SI 178 [ _103 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 374 373 376 32 (set (reg:SI 179 [ _104 ])
        (and:SI (reg:SI 178 [ _103 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ _103 ])
        (nil)))
(insn 376 374 377 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 179 [ _104 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179 [ _104 ])
        (nil)))
(debug_insn 377 376 378 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 378 377 380 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 -1
     (nil))
(insn 380 378 381 32 (set (reg:SI 180 [ _105 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 383 32 (set (reg:SI 181 [ _106 ])
        (ior:SI (reg:SI 180 [ _105 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _105 ])
        (nil)))
(insn 383 381 384 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 181 [ _106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 283)
        (expr_list:REG_DEAD (reg:SI 181 [ _106 ])
            (nil))))
(code_label 384 383 385 33 20 (nil) [1 uses])
(note 385 384 386 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 388 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:3 -1
     (nil))
(insn 388 386 390 33 (set (reg:SI 290)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 388 391 33 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 290) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 290)
        (nil)))
(code_label 391 390 392 34 3 (nil) [1 uses])
(note 392 391 393 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 393 392 394 34 (var_location:QI cache (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":222:5 -1
     (nil))
(debug_insn 394 393 395 34 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 395 394 396 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(debug_insn 396 395 398 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(insn 398 396 400 34 (set (reg:SI 293)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 400 398 401 34 (set (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 293) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 293)
            (nil))))
(debug_insn 401 400 402 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(debug_insn 402 401 482 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":228:3 -1
     (nil))
(jump_insn 482 402 483 34 (set (pc)
        (label_ref 403)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":228:10 284 {*arm_jump}
     (nil)
 -> 403)
(barrier 483 482 415)
(code_label 415 483 414 35 21 (nil) [1 uses])
(note 414 415 6 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 6 414 403 35 (set (reg/v:SI 185 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 403 6 404 36 2 (nil) [1 uses])
(note 404 403 409 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 409 404 410 36 (set (reg/i:SI 0 r0)
        (reg/v:SI 185 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":229:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 185 [ <retval> ])
        (nil)))
(insn 410 409 496 36 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":229:1 -1
     (nil))
(note 496 410 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_Erase_IT (HAL_FLASHEx_Erase_IT, funcdef_no=330, decl_uid=8831, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 26 (    1)


HAL_FLASHEx_Erase_IT

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 224
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,25u} r13={1d,25u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,25u} r103={1d,24u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,6u} r128={1d,1u} r129={1d,3u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={2d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={3d,1u} r161={1d,4u} r163={1d,1u} r165={1d,2u} r168={1d,1u} r169={1d,7u} r176={1d,1u} r182={1d,1u} r186={1d,1u} r191={1d,14u} r194={1d,1u} r196={1d,1u} r204={1d,2u} r209={1d,2u} r212={1d,1u} r225={1d,6u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r235={1d,12u} r236={1d,1u} 
;;    total ref usage 311{94d,217u,0e} in 167{167 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d34(102){ }d35(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 161 163 235 236
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 161 163 235 236
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235
;; lr  def 	 100 [cc] 114 165 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  gen 	 100 [cc] 114 165 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  gen 	 100 [cc] 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235

( 4 )->[5]->( 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 235
;; lr  def 	 118 119 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 118 119 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235

( 4 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 235
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 235
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235

( 3 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 120 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 100 [cc] 120 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 182 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 182 235

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 235
;; lr  def 	 122 123 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 122 123 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 182 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182 235
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 182 235
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235

( 5 6 9 8 )->[10]->( 11 18 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  def 	 100 [cc] 124 125 126 191 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  gen 	 100 [cc] 124 125 126 191 194
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235

( 10 )->[11]->( 12 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 235
;; lr  def 	 100 [cc] 130 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191 235
;; live  gen 	 100 [cc] 130 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  gen 	 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 13 12 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 136 137 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 136 137 204
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 138 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; live  gen 	 138 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 14 15 )->[17]->( 25 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 140 141 160 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 140 141 160 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160

( 10 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 191 235
;; lr  def 	 100 [cc] 128 129 142 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; live  gen 	 100 [cc] 128 129 142 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191

( 18 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }u170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191

( 20 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 22 19 21 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 151 155 156 157 158 159 160 225 226 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 151 155 156 157 158 159 160 225 226 227 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160

( 2 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u210(7){ }u211(13){ }u212(102){ }u213(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160

( 17 24 23 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 25 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u220(0){ }u221(7){ }u222(13){ }u223(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 289 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 291 to worklist
  Adding insn 62 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 293 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 93 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 119 to worklist
  Adding insn 134 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 147 to worklist
  Adding insn 295 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 297 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 201 to worklist
  Adding insn 198 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 182 to worklist
  Adding insn 299 to worklist
  Adding insn 208 to worklist
  Adding insn 205 to worklist
  Adding insn 217 to worklist
  Adding insn 301 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 303 to worklist
  Adding insn 257 to worklist
  Adding insn 254 to worklist
  Adding insn 251 to worklist
  Adding insn 248 to worklist
  Adding insn 245 to worklist
  Adding insn 239 to worklist
  Adding insn 268 to worklist
Finished finding needed instructions:
processing block 25 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 267 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
  Adding insn 6 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
  Adding insn 4 to worklist
  Adding insn 171 to worklist
  Adding insn 169 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 152 to worklist
  Adding insn 150 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 146 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 139 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
  Adding insn 133 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 308 to worklist
  Adding insn 307 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
  Adding insn 127 to worklist
  Adding insn 117 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
  Adding insn 5 to worklist
  Adding insn 255 to worklist
  Adding insn 249 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 206 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 222 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 232 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
  Adding insn 216 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
  Adding insn 200 to worklist
  Adding insn 188 to worklist
  Adding insn 184 to worklist
  Adding insn 180 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 107 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
  Adding insn 51 to worklist
  Adding insn 46 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
  Adding insn 40 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
  Adding insn 82 to worklist
  Adding insn 77 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 182 235
  Adding insn 71 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
  Adding insn 288 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 26 (    1)

Pass 0 for finding pseudo/allocno costs


  r236 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r235 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:111875 VFP_LO_REGS:111875 ALL_REGS:111875 MEM:70250
  r228 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r227 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r226 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r225 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:60008 VFP_LO_REGS:60008 ALL_REGS:60008 MEM:37505
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:8655
  r209 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:13068 VFP_LO_REGS:13068 ALL_REGS:13068 MEM:7425
  r204 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:3256 VFP_LO_REGS:3256 ALL_REGS:3256 MEM:1850
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4455
  r194 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r191 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:75550 VFP_LO_REGS:75550 ALL_REGS:75550 MEM:46575
  r186 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3270
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6550
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3270
  r169 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:51565 VFP_LO_REGS:51565 ALL_REGS:51565 MEM:30585
  r168 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15305
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:53560 VFP_LO_REGS:53560 ALL_REGS:53560 MEM:30040
  r160 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28986 VFP_LO_REGS:28986 ALL_REGS:28986 MEM:14995
  r159 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r158 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r157 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r156 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r155 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r151 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r150 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r149 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r148 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r147 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r145 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r144 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r142 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r141 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r140 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r139 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:8880 VFP_LO_REGS:8880 ALL_REGS:8880 MEM:5920
  r138 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:4440 MEM:2960
  r137 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r136 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r134 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r133 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r130 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r129 costs: LO_REGS:0 HI_REGS:2308 CALLER_SAVE_REGS:2308 EVEN_REG:2308 GENERAL_REGS:2308 VFP_D0_D7_REGS:25965 VFP_LO_REGS:25965 ALL_REGS:25965 MEM:17310
  r128 costs: LO_REGS:0 HI_REGS:2308 CALLER_SAVE_REGS:2308 EVEN_REG:2308 GENERAL_REGS:2308 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r126 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:35010 VFP_LO_REGS:35010 ALL_REGS:35010 MEM:23340
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r122 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r120 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:13110 VFP_LO_REGS:13110 ALL_REGS:13110 MEM:8740
  r119 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r118 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r116 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:13110 VFP_LO_REGS:13110 ALL_REGS:13110 MEM:8740
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500


Pass 1 for finding pseudo/allocno costs

    r236: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r236 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r235 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:112875 VFP_LO_REGS:112875 ALL_REGS:112875 MEM:75250
  r228 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r227 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r226 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r225 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:60585 VFP_LO_REGS:60585 ALL_REGS:60585 MEM:40390
  r212 costs: GENERAL_REGS:0 MEM:11540
  r209 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:13365 VFP_LO_REGS:13365 ALL_REGS:13365 MEM:8910
  r204 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r196 costs: GENERAL_REGS:0 MEM:5940
  r194 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r191 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:76425 VFP_LO_REGS:76425 ALL_REGS:76425 MEM:50950
  r186 costs: GENERAL_REGS:0 MEM:4360
  r182 costs: GENERAL_REGS:0 MEM:6550
  r176 costs: GENERAL_REGS:0 MEM:4360
  r169 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:52440 VFP_LO_REGS:52440 ALL_REGS:52440 MEM:34960
  r168 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r165 costs: GENERAL_REGS:0 MEM:19680
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:58560 VFP_LO_REGS:58560 ALL_REGS:58560 MEM:39040
  r160 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r159 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r158 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r157 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r156 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r155 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r151 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r150 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r149 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r148 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r147 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r145 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r144 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r142 costs: LO_REGS:0 HI_REGS:1154 CALLER_SAVE_REGS:1154 EVEN_REG:1154 GENERAL_REGS:1154 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r141 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r140 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r139 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:8880 VFP_LO_REGS:8880 ALL_REGS:8880 MEM:5920
  r138 costs: LO_REGS:0 HI_REGS:296 CALLER_SAVE_REGS:296 EVEN_REG:296 GENERAL_REGS:296 VFP_D0_D7_REGS:4440 VFP_LO_REGS:4440 ALL_REGS:4440 MEM:2960
  r137 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r136 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r134 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r133 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r130 costs: LO_REGS:0 HI_REGS:594 CALLER_SAVE_REGS:594 EVEN_REG:594 GENERAL_REGS:594 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r129 costs: LO_REGS:0 HI_REGS:2308 CALLER_SAVE_REGS:2308 EVEN_REG:2308 GENERAL_REGS:2308 VFP_D0_D7_REGS:25965 VFP_LO_REGS:25965 ALL_REGS:25965 MEM:17310
  r128 costs: LO_REGS:0 HI_REGS:2308 CALLER_SAVE_REGS:2308 EVEN_REG:2308 GENERAL_REGS:2308 VFP_D0_D7_REGS:17310 VFP_LO_REGS:17310 ALL_REGS:17310 MEM:11540
  r126 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:35010 VFP_LO_REGS:35010 ALL_REGS:35010 MEM:23340
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r122 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r120 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:13110 VFP_LO_REGS:13110 ALL_REGS:13110 MEM:8740
  r119 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r118 costs: LO_REGS:0 HI_REGS:436 CALLER_SAVE_REGS:436 EVEN_REG:436 GENERAL_REGS:436 VFP_D0_D7_REGS:6540 VFP_LO_REGS:6540 ALL_REGS:6540 MEM:4360
  r116 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:13110 VFP_LO_REGS:13110 ALL_REGS:13110 MEM:8740
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500

;;   ======================================================
;;   -- basic block 2 from 288 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r235=`pFlash'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 288 r236=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r163=zxn([r235])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r161=r236                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 cc=cmp(r163,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 pc={(cc==0)?L273:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 9
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r169=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 r165=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r168=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 [r235]=r165#0                           :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 [r235+0x4]=r168                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 r114=[r169]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  33 cc=cmp(zxt(r114,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  34 pc={(cc==0)?L65:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 18
;;   new tail = 34

;;   ======================================================
;;   -- basic block 4 from 36 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r116=[r169]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 cc=cmp(zxt(r116,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 pc={(cc==0)?L56:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 36
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 43 to 289 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r118=[r169]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 r176=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r119=r118&0xfffffffffffffbff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 [r169]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  53 [r235+0x1c]=r176#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 289 pc=L94                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 43
;;   new tail = 289

;;   ======================================================
;;   -- basic block 6 from 58 to 291 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 [r235+0x1c]=r165#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 291 pc=L94                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 58
;;   new tail = 291

;;   ======================================================
;;   -- basic block 7 from 67 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r120=[r169]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 {cc=cmp(r120&0x400,0);r182=r120&0x400;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  72 pc={(cc==0)?L87:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 67
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 74 to 293 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r122=[r169]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 r186=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r123=r122&0xfffffffffffffbff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 [r169]=r123                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  84 [r235+0x1c]=r186#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 293 pc=L94                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 74
;;   new tail = 293

;;   ======================================================
;;   -- basic block 9 from 89 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 [r235+0x1c]=r182#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 89
;;   new tail = 93

;;   ======================================================
;;   -- basic block 10 from 96 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r191=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 r124=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 102 r125=r124|0x3000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 104 [r191+0x14]=r125                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 111 r194=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 107 r126=[r161+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 109 [r235+0x10]=r126                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 112 cc=cmp(r194,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 113 pc={(cc!=0)?L176:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 96
;;   new tail = 113

;;   ======================================================
;;   -- basic block 11 from 115 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r196=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 [r235+0x8]=r196#0                       :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 r130=[r191+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 127 cc=cmp(zxt(r130,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 128 pc={(cc==0)?L157:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 115
;;   new tail = 128

;;   ======================================================
;;   -- basic block 12 from 130 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 cc=cmp(zxt(r126,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 134 pc={(cc==0)?L142:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 130
;;   new tail = 134

;;   ======================================================
;;   -- basic block 13 from 136 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 r133=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 139 r134=r133|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 141 [r191+0x14]=r134                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 136
;;   new tail = 141

;;   ======================================================
;;   -- basic block 14 from 144 to 147 -- before reload
;;   ======================================================

;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 cc=cmp(zxt(r126,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 pc={(cc==0)?L166:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 144
;;   new tail = 147

;;   ======================================================
;;   -- basic block 15 from 149 to 295 -- before reload
;;   ======================================================

;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 r204=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 r136=[r204+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 152 r137=r136|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 154 [r204+0x14]=r137                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 295 pc=L166                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 149
;;   new tail = 295

;;   ======================================================
;;   -- basic block 16 from 159 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 r138=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 307 r139=r138|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 308 r139=r139|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 165 [r191+0x14]=r139                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 159
;;   new tail = 165

;;   ======================================================
;;   -- basic block 17 from 168 to 297 -- before reload
;;   ======================================================

;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 r209=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r160=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 170 r140=[r209+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 171 r141=r140|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 173 [r209+0x14]=r141                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 297 pc=L258                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 168
;;   new tail = 297

;;   ======================================================
;;   -- basic block 18 from 178 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 r212=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 182 [r235+0x8]=r212#0                       :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 184 r128=[r161+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 188 r129=[r161+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 186 [r235+0x18]=r128                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 190 [r235+0x14]=r129                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 192 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 193 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 194 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 198 r142=[r191+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 200 cc=cmp(zxt(r142,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 201 pc={(cc!=0)?L211:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 178
;;   new tail = 201

;;   ======================================================
;;   -- basic block 19 from 203 to 299 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 r144=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 206 r145=r144&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 208 [r191+0x14]=r145                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 299 pc=L235                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 203
;;   new tail = 299

;;   ======================================================
;;   -- basic block 20 from 213 to 217 -- before reload
;;   ======================================================

;;	  0--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 cc=cmp(zxt(r126,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 217 pc={(cc==0)?L227:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 213
;;   new tail = 217

;;   ======================================================
;;   -- basic block 21 from 219 to 301 -- before reload
;;   ======================================================

;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 r147=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 r148=r147&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 224 [r191+0x14]=r148                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 301 pc=L235                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 219
;;   new tail = 301

;;   ======================================================
;;   -- basic block 22 from 229 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i 229 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 r149=[r191+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 232 r150=r149|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 234 [r191+0x14]=r150                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 229
;;   new tail = 234

;;   ======================================================
;;   -- basic block 23 from 237 to 303 -- before reload
;;   ======================================================

;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 r225=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 240 r226=r129<<0x3                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 239 r151=[r225+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 241 r227=r226&0x7f8                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 242 r228=r151&0xfffffffffffffc07            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 243 r155=r227|r228                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 245 [r225+0x14]=r155                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 248 r156=[r225+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r160=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 249 r157=r156|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 251 [r225+0x14]=r157                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 254 r158=[r225+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 255 r159=r158|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 257 [r225+0x14]=r159                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 303 pc=L258                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 237
;;   new tail = 303

;;   ======================================================
;;   -- basic block 24 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r160=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 25 from 260 to 268 -- before reload
;;   ======================================================

;;	  0--> b  0: i 260 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 261 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 r0=r160                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 268 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 260
;;   new tail = 268


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_Erase_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,25u} r13={1d,25u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,25u} r103={1d,24u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,6u} r128={1d,1u} r129={1d,3u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={2d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={3d,1u} r161={1d,4u} r163={1d,1u} r165={1d,2u} r168={1d,1u} r169={1d,7u} r176={1d,1u} r182={1d,1u} r186={1d,1u} r191={1d,14u} r194={1d,1u} r196={1d,1u} r204={1d,2u} r209={1d,2u} r212={1d,1u} r225={1d,6u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r235={1d,12u} r236={1d,1u} 
;;    total ref usage 311{94d,217u,0e} in 167{167 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":239:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":239:21 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(insn 13 12 288 2 (set (reg/f:SI 235)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 13 14 2 (set (reg:SI 236)
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(insn 14 288 2 2 (set (reg:SI 163 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 235) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 2 14 15 2 (set (reg/v/f:SI 161 [ pEraseInit ])
        (reg:SI 236)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 15 2 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ pFlash.Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 273)
(note 17 16 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 32 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(insn 30 18 20 3 (set (reg/f:SI 169)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 30 27 3 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 22 3 (set (reg:SI 168)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 27 23 3 (set (mem/c:QI (reg/f:SI 235) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":245:3 -1
     (nil))
(debug_insn 25 24 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:3 -1
     (nil))
(insn 28 25 29 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 29 28 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:3 -1
     (nil))
(insn 31 29 33 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 31 34 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 65)
(note 35 34 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 35 36 4 NOTE_INSN_DELETED)
(debug_insn 36 39 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:5 -1
     (nil))
(insn 38 36 40 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 116 [ _4 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 56)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 -1
     (nil))
(insn 45 43 51 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 45 46 5 (set (reg:SI 176)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 51 48 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 48 46 49 5 (set (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 49 48 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:7 -1
     (nil))
(insn 53 49 289 5 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 176) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 289 53 290 5 (set (pc)
        (label_ref 94)) 284 {*arm_jump}
     (nil)
 -> 94)
(barrier 290 289 56)
(code_label 56 290 57 6 41 (nil) [1 uses])
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":260:7 -1
     (nil))
(insn 62 58 291 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":260:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 291 62 292 6 (set (pc)
        (label_ref 94)) 284 {*arm_jump}
     (nil)
 -> 94)
(barrier 292 291 65)
(code_label 65 292 66 7 40 (nil) [1 uses])
(note 66 65 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 70 66 67 7 NOTE_INSN_DELETED)
(debug_insn 67 70 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:8 -1
     (nil))
(insn 69 67 71 7 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 120 [ _8 ])
                        (const_int 1024 [0x400]))
                    (const_int 0 [0])))
            (set (reg:SI 182)
                (and:SI (reg:SI 120 [ _8 ])
                    (const_int 1024 [0x400])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:11 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 -1
     (nil))
(insn 76 74 82 8 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 76 77 8 (set (reg:SI 186)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 82 79 8 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 79 77 80 8 (set (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(debug_insn 80 79 84 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:5 -1
     (nil))
(insn 84 80 293 8 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 186) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:30 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(jump_insn 293 84 294 8 (set (pc)
        (label_ref 94)) 284 {*arm_jump}
     (nil)
 -> 94)
(barrier 294 293 87)
(code_label 87 294 88 9 43 (nil) [1 uses])
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 93 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":271:5 -1
     (nil))
(insn 93 89 94 9 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":271:30 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(code_label 94 93 95 10 42 (nil) [3 uses])
(note 95 94 96 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 191)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 10 (set (reg:SI 124 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 10 (set (reg:SI 125 [ _16 ])
        (ior:SI (reg:SI 124 [ _15 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _15 ])
        (nil)))
(insn 104 102 105 10 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 125 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(debug_insn 105 104 106 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 106 105 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:3 -1
     (nil))
(insn 111 106 107 10 (set (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
        (mem:SI (reg/v/f:SI 161 [ pEraseInit ]) [1 pEraseInit_31(D)->TypeErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 111 109 10 (set (reg:SI 126 [ _17 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_31(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 107 110 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [1 pFlash.Bank+0 S4 A32])
        (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 112 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:3 -1
     (nil))
(insn 112 110 113 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
        (nil)))
(jump_insn 113 112 114 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 176)
(note 114 113 126 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 126 114 115 11 NOTE_INSN_DELETED)
(debug_insn 115 126 117 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:5 -1
     (nil))
(insn 117 115 119 11 (set (reg:SI 196)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 117 120 11 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 196) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (expr_list:REG_DEAD (reg:SI 196)
            (nil))))
(debug_insn 120 119 121 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(debug_insn 121 120 122 11 (var_location:SI Banks (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(debug_insn 122 121 123 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":533:13 -1
     (nil))
(debug_insn 123 122 125 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:3 -1
     (nil))
(insn 125 123 127 11 (set (reg:SI 130 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 125 128 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 130 [ _39 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 130 [ _39 ])
        (nil)))
(jump_insn 128 127 129 11 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 157)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 157)
(note 129 128 132 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 132 129 130 12 NOTE_INSN_DELETED)
(debug_insn 130 132 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":540:5 -1
     (nil))
(debug_insn 131 130 133 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:5 -1
     (nil))
(insn 133 131 134 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _17 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 134 133 135 12 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 142)
(note 135 134 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 138 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 -1
     (nil))
(insn 138 136 139 13 (set (reg:SI 133 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 141 13 (set (reg:SI 134 [ _43 ])
        (ior:SI (reg:SI 133 [ _42 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _42 ])
        (nil)))
(insn 141 139 142 13 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 134 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 134 [ _43 ])
            (nil))))
(code_label 142 141 143 14 46 (nil) [1 uses])
(note 143 142 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 145 143 144 14 NOTE_INSN_DELETED)
(debug_insn 144 145 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:5 -1
     (nil))
(insn 146 144 147 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _17 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
        (nil)))
(jump_insn 147 146 148 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 166)
(note 148 147 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 -1
     (nil))
(insn 150 149 151 15 (set (reg/f:SI 204)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 15 (set (reg:SI 136 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 154 15 (set (reg:SI 137 [ _46 ])
        (ior:SI (reg:SI 136 [ _45 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _45 ])
        (nil)))
(insn 154 152 295 15 (set (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 137 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_DEAD (reg:SI 137 [ _46 ])
            (nil))))
(jump_insn 295 154 296 15 (set (pc)
        (label_ref 166)) 284 {*arm_jump}
     (nil)
 -> 166)
(barrier 296 295 157)
(code_label 157 296 158 16 45 (nil) [1 uses])
(note 158 157 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 162 158 159 16 NOTE_INSN_DELETED)
(debug_insn 159 162 161 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 -1
     (nil))
(insn 161 159 307 16 (set (reg:SI 138 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 161 308 16 (set (reg:SI 139 [ _48 ])
        (ior:SI (reg:SI 138 [ _47 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ _47 ])
        (nil)))
(insn 308 307 165 16 (set (reg:SI 139 [ _48 ])
        (ior:SI (reg:SI 139 [ _48 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (nil))
(insn 165 308 166 16 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 139 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 139 [ _48 ])
            (nil))))
(code_label 166 165 167 17 47 (nil) [2 uses])
(note 167 166 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 -1
     (nil))
(insn 169 168 4 17 (set (reg/f:SI 209)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 169 170 17 (set (reg:SI 160 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":296:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 4 171 17 (set (reg:SI 140 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 170 173 17 (set (reg:SI 141 [ _50 ])
        (ior:SI (reg:SI 140 [ _49 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _49 ])
        (nil)))
(insn 173 171 297 17 (set (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 141 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg:SI 141 [ _50 ])
            (nil))))
(jump_insn 297 173 298 17 (set (pc)
        (label_ref 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":565:1 284 {*arm_jump}
     (nil)
 -> 258)
(barrier 298 297 176)
(code_label 176 298 177 18 44 (nil) [1 uses])
(note 177 176 199 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 199 177 178 18 NOTE_INSN_DELETED)
(debug_insn 178 199 180 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:5 -1
     (nil))
(insn 180 178 182 18 (set (reg:SI 212)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 180 183 18 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 212) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(debug_insn 183 182 184 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:5 -1
     (nil))
(insn 184 183 188 18 (set (reg:SI 128 [ _19 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_31(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 184 186 18 (set (reg:SI 129 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_31(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pEraseInit ])
        (nil)))
(insn 186 188 187 18 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 24 [0x18])) [1 pFlash.NbPagesToErase+0 S4 A32])
        (reg:SI 128 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _19 ])
        (nil)))
(debug_insn 187 186 190 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:5 -1
     (nil))
(insn 190 187 191 18 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])
        (reg:SI 129 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 191 190 192 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 192 191 193 18 (var_location:SI Page (reg:SI 129 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 193 192 194 18 (var_location:SI Banks (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 194 193 195 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":578:6 -1
     (nil))
(debug_insn 195 194 196 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 196 195 198 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(insn 198 196 200 18 (set (reg:SI 142 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 198 201 18 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 142 [ _51 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 142 [ _51 ])
        (nil)))
(jump_insn 201 200 202 18 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 211)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 211)
(note 202 201 203 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 205 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(insn 205 203 206 19 (set (reg:SI 144 [ _53 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 208 19 (set (reg:SI 145 [ _54 ])
        (and:SI (reg:SI 144 [ _53 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _53 ])
        (nil)))
(insn 208 206 299 19 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 145 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 145 [ _54 ])
            (nil))))
(jump_insn 299 208 300 19 (set (pc)
        (label_ref 235)) 284 {*arm_jump}
     (nil)
 -> 235)
(barrier 300 299 211)
(code_label 211 300 212 20 48 (nil) [1 uses])
(note 212 211 215 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 215 212 213 20 NOTE_INSN_DELETED)
(debug_insn 213 215 214 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 214 213 216 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 216 214 217 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _17 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
        (nil)))
(jump_insn 217 216 218 20 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 227)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 227)
(note 218 217 219 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 221 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(insn 221 219 222 21 (set (reg:SI 147 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 224 21 (set (reg:SI 148 [ _57 ])
        (and:SI (reg:SI 147 [ _56 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _56 ])
        (nil)))
(insn 224 222 301 21 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 148 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 148 [ _57 ])
            (nil))))
(jump_insn 301 224 302 21 (set (pc)
        (label_ref 235)) 284 {*arm_jump}
     (nil)
 -> 235)
(barrier 302 301 227)
(code_label 227 302 228 22 50 (nil) [1 uses])
(note 228 227 229 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 229 228 231 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 231 229 232 22 (set (reg:SI 149 [ _58 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 231 234 22 (set (reg:SI 150 [ _59 ])
        (ior:SI (reg:SI 149 [ _58 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _58 ])
        (nil)))
(insn 234 232 235 22 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 150 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 150 [ _59 ])
            (nil))))
(code_label 235 234 236 23 49 (nil) [2 uses])
(note 236 235 237 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 238 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 238 237 240 23 (set (reg/f:SI 225)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 238 239 23 (set (reg:SI 226)
        (ashift:SI (reg:SI 129 [ _20 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ _20 ])
        (nil)))
(insn 239 240 241 23 (set (reg:SI 151 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 239 242 23 (set (reg:SI 227)
        (and:SI (reg:SI 226)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 242 241 243 23 (set (reg:SI 228)
        (and:SI (reg:SI 151 [ _60 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _60 ])
        (nil)))
(insn 243 242 245 23 (set (reg:SI 155 [ _64 ])
        (ior:SI (reg:SI 227)
            (reg:SI 228))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg:SI 227)
            (nil))))
(insn 245 243 246 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 155 [ _64 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ _64 ])
        (nil)))
(debug_insn 246 245 248 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 248 246 5 23 (set (reg:SI 156 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 248 249 23 (set (reg:SI 160 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":296:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 249 5 251 23 (set (reg:SI 157 [ _66 ])
        (ior:SI (reg:SI 156 [ _65 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _65 ])
        (nil)))
(insn 251 249 252 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 157 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _66 ])
        (nil)))
(debug_insn 252 251 254 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 254 252 255 23 (set (reg:SI 158 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 254 257 23 (set (reg:SI 159 [ _68 ])
        (ior:SI (reg:SI 158 [ _67 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _67 ])
        (nil)))
(insn 257 255 303 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 159 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg:SI 159 [ _68 ])
            (nil))))
(jump_insn 303 257 304 23 (set (pc)
        (label_ref 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":607:1 284 {*arm_jump}
     (nil)
 -> 258)
(barrier 304 303 273)
(code_label 273 304 272 24 51 (nil) [1 uses])
(note 272 273 6 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 6 272 258 24 (set (reg:SI 160 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 258 6 259 25 39 (nil) [2 uses])
(note 259 258 260 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 260 259 261 25 (var_location:SI Page (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 261 260 262 25 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 262 261 267 25 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(insn 267 262 268 25 (set (reg/i:SI 0 r0)
        (reg:SI 160 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":297:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ <retval> ])
        (nil)))
(insn 268 267 312 25 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":297:1 -1
     (nil))
(note 312 268 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_OBProgram (HAL_FLASHEx_OBProgram, funcdef_no=331, decl_uid=8833, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 101 n_edges 149 count 101 (    1)


HAL_FLASHEx_OBProgram

Dataflow summary:
def_info->table_size = 1321, use_info->table_size = 946
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={26d,27u} r1={13d} r2={13d} r3={13d} r7={1d,100u} r12={24d} r13={1d,112u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={62d,37u} r101={12d} r102={1d,100u} r103={1d,99u} r104={12d} r105={12d} r106={12d} r114={15d,7u} r116={1d,5u} r117={1d,5u} r118={1d,5u} r120={1d,2u} r122={1d,18u} r123={1d,17u} r125={1d,10u} r126={1d,10u} r127={1d,4u} r129={1d,3u} r130={1d,3u} r132={1d,2u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r155={17d,29u} r158={17d,50u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r200={4d,5u} r206={4d,5u} r207={1d,1u} r209={1d,2u} r212={1d,1u,1e} r214={1d,1u} r217={1d,1u,1e} r219={1d,1u} r222={1d,1u,1e} r224={1d,1u} r227={1d,1u,1e} r229={1d,1u} r230={1d,2u} r233={1d,1u,1e} r235={1d,1u} r238={1d,1u,1e} r240={1d,1u} r243={1d,1u,1e} r245={1d,1u} r248={1d,1u,1e} r250={1d,1u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={2d,2u} r277={13d,7u} r278={1d,27u} r280={1d,1u} r282={1d,2u} r285={1d,1u} r286={1d,1u} r289={1d,1u} r291={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,2u} r303={1d,4u} r304={1d,1u} r312={1d,1u} r314={1d,1u} r316={1d,1u} r318={1d,1u} r320={1d,1u} r322={1d,1u} r324={1d,1u} r326={1d,1u} r328={1d,1u} r330={1d,1u} r332={1d,1u} r334={1d,1u} r336={1d,1u} r338={1d,1u} r340={1d,1u} r341={1d,4u} r343={1d,1u} r350={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r357={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u,1e} r363={1d,1u} r364={1d,1u} r366={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,17u} r373={1d,1u} r375={1d,1u} r376={1d,2u} r379={1d,1u} r381={1d,1u} r385={1d,1u} r387={1d,1u} r388={1d,2u} r391={1d,1u} r393={1d,1u} r397={1d,1u} r399={1d,1u} r400={1d,2u} r403={1d,1u} r405={1d,1u} r409={1d,1u} r411={1d,1u} r412={1d,2u} r415={1d,1u} r417={1d,1u} r420={1d,4u} r421={1d,1u} r422={1d,1u} r429={1d,2u} r430={1d,1u} r432={1d,2u} r433={1d,1u} r435={1d,2u} r440={1d,4u} r441={1d,1u} r447={1d,1u} r450={1d,4u} r451={1d,1u} r452={1d,2u} r453={1d,2u} r454={1d,2u} r455={1d,2u} r456={1d,2u} r457={1d,2u} r458={1d,2u} r459={1d,2u} r460={1d,2u} r461={1d,2u} r462={1d,2u} r463={1d,2u} 
;;    total ref usage 2174{1282d,882u,10e} in 752{740 regular + 12 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d25(0){ }d38(1){ }d51(2){ }d64(3){ }d65(7){ }d90(13){ }d103(14){ }d128(16){ }d141(17){ }d154(18){ }d167(19){ }d180(20){ }d193(21){ }d206(22){ }d219(23){ }d232(24){ }d245(25){ }d258(26){ }d271(27){ }d284(28){ }d297(29){ }d310(30){ }d323(31){ }d1022(102){ }d1023(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 99 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 278 280 450 451
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 278 280 450 451
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450

( 2 )->[3]->( 4 15 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  def 	 100 [cc] 114 282 285 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 100 [cc] 114 282 285 286
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 282 286 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 282 286 450

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 118 452
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; live  gen 	 0 [r0] 116 117 118 452
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 282 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 282 450

( 4 )->[5]->( 16 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450

( 6 )->[7]->( 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 135 289
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 135 289
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450

( 8 )->[9]->( 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 137 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 137 291
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 139 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 139 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 141 295
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 141 295
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450

( 12 7 9 13 11 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 142 143 277 296 453
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 0 [r0] 114 142 143 277 296 453
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 3 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 286 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 286
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 286 450
;; live  gen 	 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 5 15 14 )->[16]->( 17 22 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 454
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 120 454
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450

( 17 )->[18]->( 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 148 149 150 303 304 455
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; live  gen 	 0 [r0] 146 148 149 150 303 304 455
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 18 16 21 20 )->[22]->( 23 61 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }u189(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 123 456
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 122 123 456
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450

( 23 )->[24]->( 61 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  gen 	 100 [cc] 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450

( 25 )->[26]->( 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 155 158 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  gen 	 155 158 275
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 155 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; live  gen 	 155 275
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450

( 27 26 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u224(7){ }u225(13){ }u226(102){ }u227(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u232(7){ }u233(13){ }u234(102){ }u235(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 275 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 158 275
;; lr  def 	 155 158 312
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 275 277 278 450
;; live  gen 	 155 158 312
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 29 28 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u250(7){ }u251(13){ }u252(102){ }u253(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 314
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 31 30 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u260(7){ }u261(13){ }u262(102){ }u263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 316
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 316
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 33 32 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u278(7){ }u279(13){ }u280(102){ }u281(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u286(7){ }u287(13){ }u288(102){ }u289(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 318
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u296(7){ }u297(13){ }u298(102){ }u299(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u304(7){ }u305(13){ }u306(102){ }u307(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 320
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 320
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 37 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u314(7){ }u315(13){ }u316(102){ }u317(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u322(7){ }u323(13){ }u324(102){ }u325(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 322
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 322
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 39 38 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u332(7){ }u333(13){ }u334(102){ }u335(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u340(7){ }u341(13){ }u342(102){ }u343(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 324
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 324
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 41 40 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u350(7){ }u351(13){ }u352(102){ }u353(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u358(7){ }u359(13){ }u360(102){ }u361(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 326
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 326
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 43 42 )->[44]->( 45 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u368(7){ }u369(13){ }u370(102){ }u371(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 44 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u376(7){ }u377(13){ }u378(102){ }u379(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 328
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 328
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 45 44 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u386(7){ }u387(13){ }u388(102){ }u389(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u394(7){ }u395(13){ }u396(102){ }u397(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 330
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 330
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 47 46 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u404(7){ }u405(13){ }u406(102){ }u407(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u412(7){ }u413(13){ }u414(102){ }u415(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 332
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 49 48 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u422(7){ }u423(13){ }u424(102){ }u425(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 50 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u430(7){ }u431(13){ }u432(102){ }u433(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 334
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 334
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 51 50 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 52 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u448(7){ }u449(13){ }u450(102){ }u451(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 336
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 336
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 53 52 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u458(7){ }u459(13){ }u460(102){ }u461(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 54 )->[55]->( 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u466(7){ }u467(13){ }u468(102){ }u469(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 338
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450

( 55 54 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450

( 56 )->[57]->( 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u484(7){ }u485(13){ }u486(102){ }u487(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 340
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; live  gen 	 155 158 340
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450

( 57 56 )->[58]->( 60 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u494(7){ }u495(13){ }u496(102){ }u497(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 185 188 189 190 341 343 457
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; live  gen 	 0 [r0] 185 188 189 190 341 343 457
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 58 )->[59]->( 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u517(7){ }u518(13){ }u519(102){ }u520(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 58 )->[60]->( 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u522(7){ }u523(13){ }u524(102){ }u525(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 24 22 60 59 )->[61]->( 62 84 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u527(7){ }u528(13){ }u529(102){ }u530(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 61 )->[62]->( 63 84 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u535(7){ }u536(13){ }u537(102){ }u538(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 100 [cc] 125 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 125 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 277 278 450

( 62 )->[63]->( 65 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u544(7){ }u545(13){ }u546(102){ }u547(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 458
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 277 278 450
;; live  gen 	 0 [r0] 127 458
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450

( 63 )->[64]->( 84 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u558(7){ }u559(13){ }u560(102){ }u561(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 63 )->[65]->( 66 68 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u563(7){ }u564(13){ }u565(102){ }u566(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 193 350
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 193 350
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450

( 65 )->[66]->( 67 70 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u571(7){ }u572(13){ }u573(102){ }u574(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 352 353 354
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 352 353 354
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450

( 66 )->[67]->( 72 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206 355 357 359 360
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206 355 357 359 360
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450

( 65 )->[68]->( 69 71 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u591(7){ }u592(13){ }u593(102){ }u594(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 361 362 363
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 361 362 363
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450

( 68 )->[69]->( 72 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u600(7){ }u601(13){ }u602(102){ }u603(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206 364 366 368 369
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206 364 366 368 369
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450

( 66 )->[70]->( 72 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u611(7){ }u612(13){ }u613(102){ }u614(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450

( 68 )->[71]->( 72 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u615(7){ }u616(13){ }u617(102){ }u618(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450

( 71 69 67 70 )->[72]->( 73 77 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u619(7){ }u620(13){ }u621(102){ }u622(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 207 370
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  gen 	 100 [cc] 207 370
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450

( 72 )->[73]->( 74 75 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u629(7){ }u630(13){ }u631(102){ }u632(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 100 [cc] 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450

( 73 )->[74]->( 81 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u636(7){ }u637(13){ }u638(102){ }u639(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 370
;; lr  def 	 212 214 217 219 373 375 376 379 381
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 212 214 217 219 373 375 376 379 381
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450

( 73 )->[75]->( 76 81 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u662(7){ }u663(13){ }u664(102){ }u665(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450

( 75 )->[76]->( 81 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u668(7){ }u669(13){ }u670(102){ }u671(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 370
;; lr  def 	 222 224 227 229 385 387 388 391 393
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 222 224 227 229 385 387 388 391 393
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450

( 72 )->[77]->( 78 79 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u694(7){ }u695(13){ }u696(102){ }u697(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 230
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; live  gen 	 100 [cc] 230
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 230 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 230 277 278 370 450

( 77 )->[78]->( 81 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u701(7){ }u702(13){ }u703(102){ }u704(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 206 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 206 370
;; lr  def 	 233 235 238 240 397 399 400 403 405
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 206 277 278 370 450
;; live  gen 	 233 235 238 240 397 399 400 403 405
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450

( 77 )->[79]->( 80 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u731(7){ }u732(13){ }u733(102){ }u734(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 230 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 230
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 230 277 278 370 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450

( 79 )->[80]->( 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u737(7){ }u738(13){ }u739(102){ }u740(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 200 370
;; lr  def 	 243 245 248 250 409 411 412 415 417
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; live  gen 	 243 245 248 250 409 411 412 415 417
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450

( 79 80 74 76 75 78 )->[81]->( 83 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u767(7){ }u768(13){ }u769(102){ }u770(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 251 254 255 256 420 421 422 459
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  gen 	 0 [r0] 251 254 255 256 420 421 422 459
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 81 )->[82]->( 84 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u788(7){ }u789(13){ }u790(102){ }u791(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 81 )->[83]->( 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u793(7){ }u794(13){ }u795(102){ }u796(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 61 64 62 83 82 )->[84]->( 85 94 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u798(7){ }u799(13){ }u800(102){ }u801(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 84 )->[85]->( 87 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u806(7){ }u807(13){ }u808(102){ }u809(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130 460
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 129 130 460
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450

( 85 )->[86]->( 94 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u820(7){ }u821(13){ }u822(102){ }u823(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 85 )->[87]->( 88 89 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u825(7){ }u826(13){ }u827(102){ }u828(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450

( 87 )->[88]->( 91 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u831(7){ }u832(13){ }u833(102){ }u834(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 259 261 429 430
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  gen 	 259 261 429 430
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 87 )->[89]->( 90 91 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u841(7){ }u842(13){ }u843(102){ }u844(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450

( 89 )->[90]->( 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u847(7){ }u848(13){ }u849(102){ }u850(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 262 264 432 433
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  gen 	 262 264 432 433
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 89 90 88 )->[91]->( 93 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u857(7){ }u858(13){ }u859(102){ }u860(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 265 266 435 461
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 265 266 435 461
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 91 )->[92]->( 94 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u871(7){ }u872(13){ }u873(102){ }u874(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 91 )->[93]->( 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u876(7){ }u877(13){ }u878(102){ }u879(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450

( 86 84 93 92 )->[94]->( 95 98 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u881(7){ }u882(13){ }u883(102){ }u884(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450

( 94 )->[95]->( 97 96 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u889(7){ }u890(13){ }u891(102){ }u892(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 462
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 132 462
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450

( 95 97 )->[96]->( 98 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u901(7){ }u902(13){ }u903(102){ }u904(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; live  gen 	 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450

( 95 )->[97]->( 96 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u905(7){ }u906(13){ }u907(102){ }u908(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 269 271 272 273 440 441 463
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; live  gen 	 0 [r0] 269 271 272 273 440 441 463
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450

( 94 97 96 )->[98]->( 100 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u925(7){ }u926(13){ }u927(102){ }u928(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; lr  def 	 447
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  gen 	 447
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277

( 2 )->[99]->( 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u932(7){ }u933(13){ }u934(102){ }u935(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 277
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277

( 99 98 )->[100]->( 1 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u936(7){ }u937(13){ }u938(102){ }u939(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 100 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u942(0){ }u943(7){ }u944(13){ }u945(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 75 to worklist
  Adding insn 69 to worklist
  Adding insn 1180 to worklist
  Adding insn 84 to worklist
  Adding insn 1182 to worklist
  Adding insn 90 to worklist
  Adding insn 97 to worklist
  Adding insn 1184 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 1186 to worklist
  Adding insn 116 to worklist
  Adding insn 123 to worklist
  Adding insn 129 to worklist
  Adding insn 1188 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 165 to worklist
  Adding insn 181 to worklist
  Adding insn 175 to worklist
  Adding insn 1190 to worklist
  Adding insn 211 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 1192 to worklist
  Adding insn 229 to worklist
  Adding insn 251 to worklist
  Adding insn 245 to worklist
  Adding insn 1194 to worklist
  Adding insn 261 to worklist
  Adding insn 1196 to worklist
  Adding insn 276 to worklist
  Adding insn 292 to worklist
  Adding insn 309 to worklist
  Adding insn 326 to worklist
  Adding insn 343 to worklist
  Adding insn 360 to worklist
  Adding insn 377 to worklist
  Adding insn 394 to worklist
  Adding insn 411 to worklist
  Adding insn 428 to worklist
  Adding insn 445 to worklist
  Adding insn 462 to worklist
  Adding insn 479 to worklist
  Adding insn 496 to worklist
  Adding insn 513 to worklist
  Adding insn 554 to worklist
  Adding insn 543 to worklist
  Adding insn 540 to worklist
  Adding insn 537 to worklist
  Adding insn 534 to worklist
  Adding insn 529 to worklist
  Adding insn 1198 to worklist
  Adding insn 575 to worklist
  Adding insn 581 to worklist
  Adding insn 605 to worklist
  Adding insn 599 to worklist
  Adding insn 1200 to worklist
  Adding insn 617 to worklist
  Adding insn 614 to worklist
  Adding insn 626 to worklist
  Adding insn 1202 to worklist
  Adding insn 644 to worklist
  Adding insn 1204 to worklist
  Adding insn 1206 to worklist
  Adding insn 662 to worklist
  Adding insn 659 to worklist
  Adding insn 667 to worklist
  Adding insn 1208 to worklist
  Adding insn 692 to worklist
  Adding insn 685 to worklist
  Adding insn 680 to worklist
  Adding insn 673 to worklist
  Adding insn 699 to worklist
  Adding insn 1210 to worklist
  Adding insn 724 to worklist
  Adding insn 717 to worklist
  Adding insn 712 to worklist
  Adding insn 705 to worklist
  Adding insn 732 to worklist
  Adding insn 1212 to worklist
  Adding insn 757 to worklist
  Adding insn 750 to worklist
  Adding insn 745 to worklist
  Adding insn 738 to worklist
  Adding insn 764 to worklist
  Adding insn 789 to worklist
  Adding insn 782 to worklist
  Adding insn 777 to worklist
  Adding insn 770 to worklist
  Adding insn 822 to worklist
  Adding insn 809 to worklist
  Adding insn 806 to worklist
  Adding insn 803 to worklist
  Adding insn 800 to worklist
  Adding insn 795 to worklist
  Adding insn 1214 to worklist
  Adding insn 845 to worklist
  Adding insn 864 to worklist
  Adding insn 858 to worklist
  Adding insn 1216 to worklist
  Adding insn 873 to worklist
  Adding insn 1218 to worklist
  Adding insn 881 to worklist
  Adding insn 877 to worklist
  Adding insn 888 to worklist
  Adding insn 896 to worklist
  Adding insn 892 to worklist
  Adding insn 917 to worklist
  Adding insn 908 to worklist
  Adding insn 905 to worklist
  Adding insn 902 to worklist
  Adding insn 1220 to worklist
  Adding insn 936 to worklist
  Adding insn 952 to worklist
  Adding insn 946 to worklist
  Adding insn 1222 to worklist
  Adding insn 982 to worklist
  Adding insn 973 to worklist
  Adding insn 970 to worklist
  Adding insn 967 to worklist
  Adding insn 964 to worklist
  Adding insn 960 to worklist
  Adding insn 1224 to worklist
  Adding insn 993 to worklist
  Adding insn 1003 to worklist
Finished finding needed instructions:
processing block 100 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1002 to worklist
processing block 99 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
  Adding insn 26 to worklist
processing block 98 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
  Adding insn 991 to worklist
processing block 96 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
  Adding insn 25 to worklist
processing block 97 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
  Adding insn 1179 to worklist
  Adding insn 972 to worklist
  Adding insn 968 to worklist
  Adding insn 962 to worklist
  Adding insn 961 to worklist
  Adding insn 959 to worklist
processing block 95 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
  Adding insn 1178 to worklist
  Adding insn 945 to worklist
  Adding insn 939 to worklist
processing block 94 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 935 to worklist
processing block 93 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 24 to worklist
  Adding insn 926 to worklist
processing block 92 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 919 to worklist
processing block 91 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 1177 to worklist
  Adding insn 907 to worklist
  Adding insn 903 to worklist
  Adding insn 901 to worklist
processing block 88 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 879 to worklist
  Adding insn 878 to worklist
  Adding insn 876 to worklist
processing block 90 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 894 to worklist
  Adding insn 893 to worklist
  Adding insn 891 to worklist
processing block 89 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
  Adding insn 887 to worklist
processing block 87 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
  Adding insn 872 to worklist
processing block 86 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 23 to worklist
  Adding insn 866 to worklist
processing block 85 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
  Adding insn 1176 to worklist
  Adding insn 857 to worklist
  Adding insn 849 to worklist
  Adding insn 848 to worklist
processing block 84 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 844 to worklist
processing block 83 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 22 to worklist
  Adding insn 831 to worklist
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 824 to worklist
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 1175 to worklist
  Adding insn 808 to worklist
  Adding insn 804 to worklist
  Adding insn 798 to worklist
  Adding insn 797 to worklist
  Adding insn 796 to worklist
  Adding insn 794 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
  Adding insn 690 to worklist
  Adding insn 689 to worklist
  Adding insn 686 to worklist
  Adding insn 678 to worklist
  Adding insn 677 to worklist
  Adding insn 676 to worklist
  Adding insn 674 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
  Adding insn 722 to worklist
  Adding insn 721 to worklist
  Adding insn 718 to worklist
  Adding insn 710 to worklist
  Adding insn 709 to worklist
  Adding insn 708 to worklist
  Adding insn 706 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
  Adding insn 698 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
  Adding insn 666 to worklist
  Adding insn 665 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
  Adding insn 755 to worklist
  Adding insn 754 to worklist
  Adding insn 751 to worklist
  Adding insn 743 to worklist
  Adding insn 742 to worklist
  Adding insn 741 to worklist
  Adding insn 739 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
  Adding insn 787 to worklist
  Adding insn 786 to worklist
  Adding insn 783 to worklist
  Adding insn 775 to worklist
  Adding insn 774 to worklist
  Adding insn 773 to worklist
  Adding insn 771 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
  Adding insn 763 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 230 277 278 370 450
  Adding insn 731 to worklist
  Adding insn 730 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
  Adding insn 661 to worklist
  Adding insn 658 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
  Adding insn 16 to worklist
  Adding insn 634 to worklist
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 629 to worklist
  Adding insn 628 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
  Adding insn 625 to worklist
  Adding insn 624 to worklist
  Adding insn 623 to worklist
  Adding insn 622 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
  Adding insn 15 to worklist
  Adding insn 652 to worklist
  Adding insn 651 to worklist
  Adding insn 650 to worklist
  Adding insn 647 to worklist
  Adding insn 646 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
  Adding insn 643 to worklist
  Adding insn 642 to worklist
  Adding insn 641 to worklist
  Adding insn 640 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
  Adding insn 616 to worklist
  Adding insn 613 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 21 to worklist
  Adding insn 607 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
  Adding insn 1174 to worklist
  Adding insn 598 to worklist
  Adding insn 584 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 277 278 450
  Adding insn 580 to worklist
  Adding insn 579 to worklist
  Adding insn 578 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 574 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 14 to worklist
  Adding insn 563 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 556 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 1173 to worklist
  Adding insn 542 to worklist
  Adding insn 538 to worklist
  Adding insn 532 to worklist
  Adding insn 531 to worklist
  Adding insn 528 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
  Adding insn 521 to worklist
  Adding insn 518 to worklist
  Adding insn 517 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
  Adding insn 512 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 504 to worklist
  Adding insn 501 to worklist
  Adding insn 500 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 495 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 487 to worklist
  Adding insn 484 to worklist
  Adding insn 483 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 478 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 470 to worklist
  Adding insn 467 to worklist
  Adding insn 466 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 461 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 453 to worklist
  Adding insn 450 to worklist
  Adding insn 449 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 444 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 436 to worklist
  Adding insn 433 to worklist
  Adding insn 432 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 427 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 419 to worklist
  Adding insn 416 to worklist
  Adding insn 415 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 410 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 402 to worklist
  Adding insn 399 to worklist
  Adding insn 398 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 393 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 385 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 376 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 368 to worklist
  Adding insn 365 to worklist
  Adding insn 364 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 359 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 351 to worklist
  Adding insn 348 to worklist
  Adding insn 347 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 342 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 330 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 325 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 317 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 308 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 296 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 291 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
  Adding insn 12 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
  Adding insn 275 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 265 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
  Adding insn 260 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 13 to worklist
  Adding insn 253 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
  Adding insn 1172 to worklist
  Adding insn 244 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 228 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 7 to worklist
  Adding insn 220 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 213 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
  Adding insn 1171 to worklist
  Adding insn 202 to worklist
  Adding insn 198 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 6 to worklist
  Adding insn 183 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
  Adding insn 1170 to worklist
  Adding insn 174 to worklist
  Adding insn 168 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 164 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 1169 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
  Adding insn 89 to worklist
  Adding insn 88 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
  Adding insn 115 to worklist
  Adding insn 114 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
  Adding insn 128 to worklist
  Adding insn 127 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
  Adding insn 122 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
  Adding insn 109 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
  Adding insn 96 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 4 to worklist
  Adding insn 77 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 282 450
  Adding insn 1168 to worklist
  Adding insn 68 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 282 286 450
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 2 to worklist
  Adding insn 1167 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 101 n_edges 149 count 101 (    1)

Pass 0 for finding pseudo/allocno costs


  r463 costs: LO_REGS:288 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r462 costs: LO_REGS:576 HI_REGS:1152 CALLER_SAVE_REGS:1152 EVEN_REG:1152 GENERAL_REGS:1152 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r461 costs: LO_REGS:288 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r460 costs: LO_REGS:576 HI_REGS:1152 CALLER_SAVE_REGS:1152 EVEN_REG:1152 GENERAL_REGS:1152 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r459 costs: LO_REGS:212 HI_REGS:424 CALLER_SAVE_REGS:424 EVEN_REG:424 GENERAL_REGS:424 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r458 costs: LO_REGS:426 HI_REGS:852 CALLER_SAVE_REGS:852 EVEN_REG:852 GENERAL_REGS:852 VFP_D0_D7_REGS:6390 VFP_LO_REGS:6390 ALL_REGS:6390 MEM:4260
  r457 costs: LO_REGS:288 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r456 costs: LO_REGS:576 HI_REGS:1152 CALLER_SAVE_REGS:1152 EVEN_REG:1152 GENERAL_REGS:1152 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r455 costs: LO_REGS:288 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r454 costs: LO_REGS:576 HI_REGS:1152 CALLER_SAVE_REGS:1152 EVEN_REG:1152 GENERAL_REGS:1152 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r453 costs: LO_REGS:288 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r452 costs: LO_REGS:576 HI_REGS:1152 CALLER_SAVE_REGS:1152 EVEN_REG:1152 GENERAL_REGS:1152 VFP_D0_D7_REGS:8640 VFP_LO_REGS:8640 ALL_REGS:8640 MEM:5760
  r451 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r450 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:68375 VFP_LO_REGS:68375 ALL_REGS:68375 MEM:41250
  r447 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r441 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r440 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10656 VFP_LO_REGS:10656 ALL_REGS:10656 MEM:6480
  r435 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:6336 VFP_LO_REGS:6336 ALL_REGS:6336 MEM:3600
  r433 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r432 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:1408 VFP_LO_REGS:1408 ALL_REGS:1408 MEM:800
  r430 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r429 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:2156 VFP_LO_REGS:2156 ALL_REGS:2156 MEM:1225
  r422 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r421 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r420 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:7844 VFP_LO_REGS:7844 ALL_REGS:7844 MEM:4770
  r417 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r415 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r412 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:528 VFP_LO_REGS:528 ALL_REGS:528 MEM:300
  r411 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r409 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r405 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r403 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r400 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:792 VFP_LO_REGS:792 ALL_REGS:792 MEM:450
  r399 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r397 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r393 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r391 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r388 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:528 VFP_LO_REGS:528 ALL_REGS:528 MEM:300
  r387 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r385 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r381 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r379 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r376 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:792 VFP_LO_REGS:792 ALL_REGS:792 MEM:450
  r375 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r373 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r370 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:6674 VFP_LO_REGS:6674 ALL_REGS:6674 MEM:3990
  r369 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r368 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1015 VFP_LO_REGS:1015 ALL_REGS:1015 MEM:525
  r366 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r364 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1015 VFP_LO_REGS:1015 ALL_REGS:1015 MEM:525
  r363 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1537 VFP_LO_REGS:1537 ALL_REGS:1537 MEM:795
  r362 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r361 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1537 VFP_LO_REGS:1537 ALL_REGS:1537 MEM:795
  r360 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r359 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1015 VFP_LO_REGS:1015 ALL_REGS:1015 MEM:525
  r357 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r355 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1015 VFP_LO_REGS:1015 ALL_REGS:1015 MEM:525
  r354 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1537 VFP_LO_REGS:1537 ALL_REGS:1537 MEM:795
  r353 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r352 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1537 VFP_LO_REGS:1537 ALL_REGS:1537 MEM:795
  r350 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3074 VFP_LO_REGS:3074 ALL_REGS:3074 MEM:1590
  r343 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r341 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10656 VFP_LO_REGS:10656 ALL_REGS:10656 MEM:6480
  r340 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r338 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r336 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r334 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r332 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r330 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r328 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r326 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r324 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r322 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r320 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r318 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r316 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r314 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r312 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r304 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r303 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10656 VFP_LO_REGS:10656 ALL_REGS:10656 MEM:6480
  r296 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:6336 VFP_LO_REGS:6336 ALL_REGS:6336 MEM:3600
  r295 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r293 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:464 VFP_LO_REGS:464 ALL_REGS:464 MEM:240
  r291 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r289 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2088 VFP_LO_REGS:2088 ALL_REGS:2088 MEM:1080
  r286 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18985 VFP_LO_REGS:18985 ALL_REGS:18985 MEM:9336
  r285 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r282 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13269
  r280 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r278 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:99565 VFP_LO_REGS:99565 ALL_REGS:99565 MEM:60710
  r277 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37186 VFP_LO_REGS:37186 ALL_REGS:37186 MEM:16715
  r275 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2736 VFP_LO_REGS:2736 ALL_REGS:2736 MEM:792
  r273 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r272 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r271 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r269 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r266 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r265 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r264 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r262 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r261 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r259 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r256 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r255 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r254 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r251 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r250 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r248 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r245 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r243 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r240 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r238 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r235 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r233 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r230 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2115 VFP_LO_REGS:2115 ALL_REGS:2115 MEM:1410
  r229 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r227 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r224 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r222 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r219 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r217 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r214 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r212 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2115 VFP_LO_REGS:2115 ALL_REGS:2115 MEM:1410
  r207 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r206 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:2059 VFP_LO_REGS:2059 ALL_REGS:2059 MEM:1065
  r200 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:1879 VFP_LO_REGS:1879 ALL_REGS:1879 MEM:945
  r193 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r190 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r189 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r188 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r185 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:38520 VFP_LO_REGS:38520 ALL_REGS:38520 MEM:25272
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:34848 VFP_LO_REGS:34848 ALL_REGS:34848 MEM:22104
  r150 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r149 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r148 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r146 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r143 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r142 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r141 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r139 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r137 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r135 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r132 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r130 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:5535 VFP_LO_REGS:5535 ALL_REGS:5535 MEM:3690
  r129 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:7905 VFP_LO_REGS:7905 ALL_REGS:7905 MEM:5270
  r127 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6375 VFP_LO_REGS:6375 ALL_REGS:6375 MEM:4250
  r126 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:14010 VFP_LO_REGS:14010 ALL_REGS:14010 MEM:9340
  r125 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:14010 VFP_LO_REGS:14010 ALL_REGS:14010 MEM:9340
  r123 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:21600 VFP_LO_REGS:21600 ALL_REGS:21600 MEM:14400
  r122 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:38880 VFP_LO_REGS:38880 ALL_REGS:38880 MEM:25920
  r120 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r118 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r117 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r116 costs: LO_REGS:0 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:864 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r114 costs: LO_REGS:0 HI_REGS:4584 CALLER_SAVE_REGS:4584 EVEN_REG:4584 GENERAL_REGS:4584 VFP_D0_D7_REGS:113130 VFP_LO_REGS:113130 ALL_REGS:113130 MEM:75420


Pass 1 for finding pseudo/allocno costs

    r463: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r462: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r461: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r460: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r459: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r458: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r457: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r456: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r455: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r454: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r453: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r452: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r451: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r450: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r449: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r448: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r447: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r446: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r445: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r444: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r443: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r442: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r441: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r440: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r439: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r438: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r437: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r436: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r435: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r434: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r433: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r432: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r431: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r430: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r429: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r428: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r427: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r426: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r425: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r424: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r423: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r422: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r421: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r420: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r419: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r418: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r417: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r416: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r415: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r414: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r413: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r412: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r411: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r410: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r409: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r408: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r407: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r406: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r405: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r404: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r403: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r402: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r401: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r400: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r399: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r398: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r397: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r396: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r395: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r394: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r393: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r390: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r389: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r388: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r387: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r386: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r385: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r384: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r383: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r382: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r381: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r380: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r379: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r378: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r377: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r376: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r375: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r374: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r373: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r372: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r371: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r370: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r369: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r368: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r367: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r366: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r365: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r364: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r363: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r362: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r361: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r360: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r359: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r358: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r357: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r356: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r355: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r354: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r353: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r352: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r351: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r350: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r349: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r348: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r347: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r346: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r345: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r344: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r342: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r341: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r340: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r339: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r338: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r337: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r336: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r335: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r334: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r333: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r332: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r331: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r330: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r329: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r328: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r327: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r326: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r325: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r324: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r323: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r322: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r321: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r319: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r317: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r316: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r315: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r314: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r313: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r312: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r311: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r310: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r309: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r308: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r307: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r306: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r303: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r301: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r300: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r299: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r298: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r297: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r293: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r292: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r291: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r290: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r289: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r288: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r287: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r285: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r281: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r277: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r274: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r273: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r271: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r269: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r267: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r266: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r265: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r262: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r463 costs: LO_REGS:288 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:4320 MEM:4320
  r462 costs: LO_REGS:576 HI_REGS:1728 CALLER_SAVE_REGS:1728 EVEN_REG:1728 GENERAL_REGS:1152 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:8640 MEM:8640
  r461 costs: LO_REGS:288 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:4320 MEM:4320
  r460 costs: LO_REGS:576 HI_REGS:1728 CALLER_SAVE_REGS:1728 EVEN_REG:1728 GENERAL_REGS:1152 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:8640 MEM:8640
  r459 costs: LO_REGS:212 HI_REGS:636 CALLER_SAVE_REGS:636 EVEN_REG:636 GENERAL_REGS:424 VFP_D0_D7_REGS:4770 VFP_LO_REGS:4770 ALL_REGS:3180 MEM:3180
  r458 costs: LO_REGS:426 HI_REGS:1278 CALLER_SAVE_REGS:1278 EVEN_REG:1278 GENERAL_REGS:852 VFP_D0_D7_REGS:9585 VFP_LO_REGS:9585 ALL_REGS:6390 MEM:6390
  r457 costs: LO_REGS:288 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:4320 MEM:4320
  r456 costs: LO_REGS:576 HI_REGS:1728 CALLER_SAVE_REGS:1728 EVEN_REG:1728 GENERAL_REGS:1152 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:8640 MEM:8640
  r455 costs: LO_REGS:288 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:4320 MEM:4320
  r454 costs: LO_REGS:576 HI_REGS:1728 CALLER_SAVE_REGS:1728 EVEN_REG:1728 GENERAL_REGS:1152 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:8640 MEM:8640
  r453 costs: GENERAL_REGS:288 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:4320 MEM:4320
  r452 costs: LO_REGS:576 HI_REGS:1728 CALLER_SAVE_REGS:1728 EVEN_REG:1728 GENERAL_REGS:1152 VFP_D0_D7_REGS:12960 VFP_LO_REGS:12960 ALL_REGS:8640 MEM:8640
  r451 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r450 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:69375 VFP_LO_REGS:69375 ALL_REGS:69375 MEM:46250
  r447 costs: GENERAL_REGS:0 MEM:17500
  r441 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r440 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10800 VFP_LO_REGS:10800 ALL_REGS:10800 MEM:7200
  r435 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r433 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r432 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1440 MEM:960
  r430 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r429 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:2205 VFP_LO_REGS:2205 ALL_REGS:2205 MEM:1470
  r422 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r421 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r420 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:7950 VFP_LO_REGS:7950 ALL_REGS:7950 MEM:5300
  r417 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r415 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r412 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r411 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r409 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r405 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r403 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r400 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r399 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r397 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r393 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r391 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r388 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r387 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r385 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r381 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r379 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r376 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:810 VFP_LO_REGS:810 ALL_REGS:810 MEM:540
  r375 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r373 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r370 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:6780 VFP_LO_REGS:6780 ALL_REGS:6780 MEM:4520
  r369 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r368 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r366 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r364 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r363 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r362 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r361 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r360 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r359 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r357 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r355 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r354 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r353 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r352 costs: LO_REGS:0 HI_REGS:106 CALLER_SAVE_REGS:106 EVEN_REG:106 GENERAL_REGS:106 VFP_D0_D7_REGS:1590 VFP_LO_REGS:1590 ALL_REGS:1590 MEM:1060
  r350 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r343 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r341 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10800 VFP_LO_REGS:10800 ALL_REGS:10800 MEM:7200
  r340 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r338 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r336 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r334 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r332 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r330 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r328 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r326 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r324 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r322 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r320 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r318 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r316 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r314 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r312 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r304 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r303 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:10800 VFP_LO_REGS:10800 ALL_REGS:10800 MEM:7200
  r296 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r295 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r293 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r291 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r289 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r286 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21915 VFP_LO_REGS:21915 ALL_REGS:21915 MEM:14610
  r285 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r282 costs: GENERAL_REGS:0 MEM:18940
  r280 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r278 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:104565 VFP_LO_REGS:104565 ALL_REGS:104565 MEM:69710
  r277 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:56745 VFP_LO_REGS:56745 ALL_REGS:41745 MEM:37830
  r275 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3240 VFP_LO_REGS:3240 ALL_REGS:3240 MEM:2160
  r273 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r272 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r271 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r269 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r266 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r265 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r264 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r262 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r261 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r259 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r256 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r255 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r254 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r251 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r250 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r248 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r245 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r243 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r240 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r238 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r235 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r233 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r230 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2115 VFP_LO_REGS:2115 ALL_REGS:2115 MEM:1410
  r229 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r227 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r224 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r222 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r219 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r217 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r214 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r212 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2115 VFP_LO_REGS:2115 ALL_REGS:2115 MEM:1410
  r207 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r206 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r200 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:1950 VFP_LO_REGS:1950 ALL_REGS:1950 MEM:1300
  r193 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r190 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r189 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r188 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r185 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:38880 VFP_LO_REGS:38880 ALL_REGS:38880 MEM:25920
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:35640 VFP_LO_REGS:35640 ALL_REGS:35640 MEM:23760
  r150 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r149 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r148 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r146 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r143 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r142 costs: LO_REGS:0 HI_REGS:288 CALLER_SAVE_REGS:288 EVEN_REG:288 GENERAL_REGS:288 VFP_D0_D7_REGS:4320 VFP_LO_REGS:4320 ALL_REGS:4320 MEM:2880
  r141 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r139 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r137 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r135 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r132 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r130 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:5535 VFP_LO_REGS:5535 ALL_REGS:5535 MEM:3690
  r129 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:7905 VFP_LO_REGS:7905 ALL_REGS:7905 MEM:5270
  r127 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6375 VFP_LO_REGS:6375 ALL_REGS:6375 MEM:4250
  r126 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:14010 VFP_LO_REGS:14010 ALL_REGS:14010 MEM:9340
  r125 costs: LO_REGS:0 HI_REGS:874 CALLER_SAVE_REGS:874 EVEN_REG:874 GENERAL_REGS:874 VFP_D0_D7_REGS:14010 VFP_LO_REGS:14010 ALL_REGS:14010 MEM:9340
  r123 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:21600 VFP_LO_REGS:21600 ALL_REGS:21600 MEM:14400
  r122 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:38880 VFP_LO_REGS:38880 ALL_REGS:38880 MEM:25920
  r120 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r118 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r117 costs: LO_REGS:0 HI_REGS:576 CALLER_SAVE_REGS:576 EVEN_REG:576 GENERAL_REGS:576 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100
  r116 costs: LO_REGS:0 HI_REGS:864 CALLER_SAVE_REGS:864 EVEN_REG:864 GENERAL_REGS:864 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r114 costs: LO_REGS:0 HI_REGS:4584 CALLER_SAVE_REGS:4584 EVEN_REG:4584 GENERAL_REGS:4584 VFP_D0_D7_REGS:113130 VFP_LO_REGS:113130 ALL_REGS:113130 MEM:75420

;;   ======================================================
;;   -- basic block 2 from 1167 to 37 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r450=`pFlash'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1167 r451=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r280=zxn([r450])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r278=r451                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 cc=cmp(r280,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 pc={(cc==0)?L1008:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 29
;;   new tail = 37

;;   ======================================================
;;   -- basic block 3 from 39 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r282=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 [r450]=r282#0                           :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 r285=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  48 [r450+0x4]=r285                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 {cc=cmp(r114&0x1,0);r286=r114&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  53 pc={(cc==0)?L1012:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 39
;;   new tail = 53

;;   ======================================================
;;   -- basic block 4 from 55 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r116=[r278+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r117=[r278+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 r118=[r278+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  69 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i1168 r452=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  72 loc r452#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  75 {pc={(r452==0)?L80:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 55
;;   new tail = 75

;;   ======================================================
;;   -- basic block 5 from 77 to 1180 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r277=r282                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1180 pc=L155                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 77
;;   new tail = 1180

;;   ======================================================
;;   -- basic block 6 from 82 to 84 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 {pc={(r116!=0)?L93:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 82
;;   new tail = 84

;;   ======================================================
;;   -- basic block 7 from 86 to 1182 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r289=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  88 r135=r118<<0x10|r117                    :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 [r289+0x2c]=r135                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1182 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 86
;;   new tail = 1182

;;   ======================================================
;;   -- basic block 8 from 95 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 cc=cmp(r116,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 pc={(cc!=0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 95
;;   new tail = 97

;;   ======================================================
;;   -- basic block 9 from 99 to 1184 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r291=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 101 r137=r118<<0x10|r117                    :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 [r291+0x30]=r137                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1184 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 99
;;   new tail = 1184

;;   ======================================================
;;   -- basic block 10 from 108 to 110 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 cc=cmp(r116,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 pc={(cc!=0)?L119:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 108
;;   new tail = 110

;;   ======================================================
;;   -- basic block 11 from 112 to 1186 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 r293=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 114 r139=r118<<0x10|r117                    :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 [r293+0x4c]=r139                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1186 pc=L130                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 112
;;   new tail = 1186

;;   ======================================================
;;   -- basic block 12 from 121 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 cc=cmp(r116,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 123 pc={(cc!=0)?L130:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 121
;;   new tail = 123

;;   ======================================================
;;   -- basic block 13 from 125 to 129 -- before reload
;;   ======================================================

;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r295=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 127 r141=r118<<0x10|r117                    :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 129 [r295+0x50]=r141                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 125
;;   new tail = 129

;;   ======================================================
;;   -- basic block 14 from 132 to 1188 -- before reload
;;   ======================================================

;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 r296=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 135 r142=[r296+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 136 r143=r142|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 138 [r296+0x14]=r143                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 141 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1169 r453=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 144 loc r453#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 146 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 147 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 148 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 149 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 154 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 153 {r277=r453!=0;clobber cc;}              :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i1188 pc=L155                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 132
;;   new tail = 1188

;;   ======================================================
;;   -- basic block 15 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r277=r286                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5

;;   ======================================================
;;   -- basic block 16 from 157 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 cc=cmp(zxt(r114,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 pc={(cc==0)?L221:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 157
;;   new tail = 165

;;   ======================================================
;;   -- basic block 17 from 167 to 181 -- before reload
;;   ======================================================

;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 168 r120=[r278+0x10]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 175 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1170 r454=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 178 loc r454#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 181 {pc={(r454==0)?L186:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 167
;;   new tail = 181

;;   ======================================================
;;   -- basic block 18 from 183 to 1190 -- before reload
;;   ======================================================

;;	  0--> b  0: i 183 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1190 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 183
;;   new tail = 1190

;;   ======================================================
;;   -- basic block 19 from 188 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 r303=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 202 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 190 r146=[r303+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 191 r304=r146&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 192 r148=r304|r120                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 194 [r303+0x20]=r148                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 197 r149=[r303+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 198 r150=r149|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 200 [r303+0x14]=r150                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 203 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1171 r455=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 206 loc r455#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 208 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 209 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 211 {pc={(r455!=0)?L216:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 188
;;   new tail = 211

;;   ======================================================
;;   -- basic block 20 from 213 to 1192 -- before reload
;;   ======================================================

;;	  0--> b  0: i 213 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1192 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 213
;;   new tail = 1192

;;   ======================================================
;;   -- basic block 21 from 218 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i 218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 220 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 218
;;   new tail = 7

;;   ======================================================
;;   -- basic block 22 from 223 to 229 -- before reload
;;   ======================================================

;;	  0--> b  0: i 223 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 cc=cmp(zxt(r114,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 229 pc={(cc==0)?L564:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 223
;;   new tail = 229

;;   ======================================================
;;   -- basic block 23 from 231 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 r122=[r278+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 233 r123=[r278+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 236 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 238 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 240 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 241 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 242 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 243 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 244 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 245 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1172 r456=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 248 loc r456#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 249 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 251 {pc={(r456==0)?L256:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 231
;;   new tail = 251

;;   ======================================================
;;   -- basic block 24 from 253 to 1194 -- before reload
;;   ======================================================

;;	  0--> b  0: i 253 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1194 pc=L564                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 253
;;   new tail = 1194

;;   ======================================================
;;   -- basic block 25 from 258 to 261 -- before reload
;;   ======================================================

;;	  0--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 {cc=cmp(r122&0x1,0);r158=r122&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 261 pc={(cc==0)?L1016:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 258
;;   new tail = 261

;;   ======================================================
;;   -- basic block 26 from 263 to 1196 -- before reload
;;   ======================================================

;;	  0--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 r158=r123&0x700                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 266 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 267 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 268 loc 0x700                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r275=0x1700                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1041 loc 0x700                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r155=0x700                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1196 pc=L269                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 263
;;   new tail = 1196

;;   ======================================================
;;   -- basic block 27 from 1040 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i1040 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 r155=r158                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r275=0x1000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1040
;;   new tail = 11

;;   ======================================================
;;   -- basic block 28 from 271 to 276 -- before reload
;;   ======================================================

;;	  0--> b  0: i 271 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 272 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 273 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 275 cc=cmp(zxt(r122,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 276 pc={(cc==0)?L285:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 271
;;   new tail = 276

;;   ======================================================
;;   -- basic block 29 from 278 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 r155=r275                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 280 r312=r123&0x1000                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 281 r158=r158|r312                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 282 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 284 loc D#4|0x1000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1039 loc r275                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 278
;;   new tail = 1039

;;   ======================================================
;;   -- basic block 30 from 287 to 292 -- before reload
;;   ======================================================

;;	  0--> b  0: i 287 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 288 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 291 cc=cmp(zxt(r122,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 292 pc={(cc==0)?L302:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 287
;;   new tail = 292

;;   ======================================================
;;   -- basic block 31 from 294 to 301 -- before reload
;;   ======================================================

;;	  0--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 300 r155=r155|0x2000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1038.
;;	  1--> b  0: i 296 r314=r123&0x2000                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 297 r158=r158|r314                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 298 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 299 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1038 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 301 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 294
;;   new tail = 301

;;   ======================================================
;;   -- basic block 32 from 304 to 309 -- before reload
;;   ======================================================

;;	  0--> b  0: i 304 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 305 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 308 cc=cmp(zxt(r122,0x1,0xc),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 309 pc={(cc==0)?L319:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 304
;;   new tail = 309

;;   ======================================================
;;   -- basic block 33 from 311 to 318 -- before reload
;;   ======================================================

;;	  0--> b  0: i 311 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 312 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 317 r155=r155|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1037.
;;	  1--> b  0: i 313 r316=r123&0x4000                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 314 r158=r158|r316                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 315 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 316 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1037 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 318 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 311
;;   new tail = 318

;;   ======================================================
;;   -- basic block 34 from 321 to 326 -- before reload
;;   ======================================================

;;	  0--> b  0: i 321 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 322 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 323 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 cc=cmp(zxt(r122,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 326 pc={(cc==0)?L336:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 321
;;   new tail = 326

;;   ======================================================
;;   -- basic block 35 from 328 to 335 -- before reload
;;   ======================================================

;;	  0--> b  0: i 328 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 334 r155=r155|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1036.
;;	  1--> b  0: i 330 r318=r123&0x10000                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 331 r158=r158|r318                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 332 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 333 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1036 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 335 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 328
;;   new tail = 335

;;   ======================================================
;;   -- basic block 36 from 338 to 343 -- before reload
;;   ======================================================

;;	  0--> b  0: i 338 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 339 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 342 cc=cmp(zxt(r122,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 343 pc={(cc==0)?L353:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 338
;;   new tail = 343

;;   ======================================================
;;   -- basic block 37 from 345 to 352 -- before reload
;;   ======================================================

;;	  0--> b  0: i 345 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 346 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 351 r155=r155|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1035.
;;	  1--> b  0: i 347 r320=r123&0x20000                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 348 r158=r158|r320                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 349 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 350 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1035 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 352 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 345
;;   new tail = 352

;;   ======================================================
;;   -- basic block 38 from 355 to 360 -- before reload
;;   ======================================================

;;	  0--> b  0: i 355 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 356 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 357 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 359 cc=cmp(zxt(r122,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 360 pc={(cc==0)?L370:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 355
;;   new tail = 360

;;   ======================================================
;;   -- basic block 39 from 362 to 369 -- before reload
;;   ======================================================

;;	  0--> b  0: i 362 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 368 r155=r155|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1034.
;;	  1--> b  0: i 364 r322=r123&0x40000                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 365 r158=r158|r322                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 366 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 367 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1034 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 369 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 362
;;   new tail = 369

;;   ======================================================
;;   -- basic block 40 from 372 to 377 -- before reload
;;   ======================================================

;;	  0--> b  0: i 372 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 373 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 374 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 376 cc=cmp(zxt(r122,0x1,0x6),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 377 pc={(cc==0)?L387:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 372
;;   new tail = 377

;;   ======================================================
;;   -- basic block 41 from 379 to 386 -- before reload
;;   ======================================================

;;	  0--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 385 r155=r155|0x80000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1033.
;;	  1--> b  0: i 381 r324=r123&0x80000                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 382 r158=r158|r324                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 383 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 384 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1033 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 386 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 379
;;   new tail = 386

;;   ======================================================
;;   -- basic block 42 from 389 to 394 -- before reload
;;   ======================================================

;;	  0--> b  0: i 389 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 390 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 391 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 393 cc=cmp(zxt(r122,0x1,0x7),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 394 pc={(cc==0)?L404:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 389
;;   new tail = 394

;;   ======================================================
;;   -- basic block 43 from 396 to 403 -- before reload
;;   ======================================================

;;	  0--> b  0: i 396 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 397 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 402 r155=r155|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1032.
;;	  1--> b  0: i 398 r326=r123&0x100000                      :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 399 r158=r158|r326                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 400 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 401 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1032 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 403 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 396
;;   new tail = 403

;;   ======================================================
;;   -- basic block 44 from 406 to 411 -- before reload
;;   ======================================================

;;	  0--> b  0: i 406 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 407 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 408 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 410 cc=cmp(zxt(r122,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 411 pc={(cc==0)?L421:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 406
;;   new tail = 411

;;   ======================================================
;;   -- basic block 45 from 413 to 420 -- before reload
;;   ======================================================

;;	  0--> b  0: i 413 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 414 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 419 r155=r155|0x800000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1031.
;;	  1--> b  0: i 415 r328=r123&0x800000                      :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 416 r158=r158|r328                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 417 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 418 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1031 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 420 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 413
;;   new tail = 420

;;   ======================================================
;;   -- basic block 46 from 423 to 428 -- before reload
;;   ======================================================

;;	  0--> b  0: i 423 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 424 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 425 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 427 cc=cmp(zxt(r122,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 428 pc={(cc==0)?L438:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 423
;;   new tail = 428

;;   ======================================================
;;   -- basic block 47 from 430 to 437 -- before reload
;;   ======================================================

;;	  0--> b  0: i 430 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 431 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 436 r155=r155|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1030.
;;	  1--> b  0: i 432 r330=r123&0x1000000                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 433 r158=r158|r330                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 434 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 435 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1030 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 437 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 430
;;   new tail = 437

;;   ======================================================
;;   -- basic block 48 from 440 to 445 -- before reload
;;   ======================================================

;;	  0--> b  0: i 440 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 441 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 442 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 444 cc=cmp(zxt(r122,0x1,0xb),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 445 pc={(cc==0)?L455:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 440
;;   new tail = 445

;;   ======================================================
;;   -- basic block 49 from 447 to 454 -- before reload
;;   ======================================================

;;	  0--> b  0: i 447 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 448 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 453 r155=r155|0x2000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1029.
;;	  1--> b  0: i 449 r332=r123&0x2000000                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 450 r158=r158|r332                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 451 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 452 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1029 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 454 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 447
;;   new tail = 454

;;   ======================================================
;;   -- basic block 50 from 457 to 462 -- before reload
;;   ======================================================

;;	  0--> b  0: i 457 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 458 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 459 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 461 cc=cmp(zxt(r122,0x1,0xd),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 462 pc={(cc==0)?L472:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 457
;;   new tail = 462

;;   ======================================================
;;   -- basic block 51 from 464 to 471 -- before reload
;;   ======================================================

;;	  0--> b  0: i 464 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 465 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 470 r155=r155|0x4000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1028.
;;	  1--> b  0: i 466 r334=r123&0x4000000                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 467 r158=r158|r334                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 468 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 469 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1028 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 471 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 464
;;   new tail = 471

;;   ======================================================
;;   -- basic block 52 from 474 to 479 -- before reload
;;   ======================================================

;;	  0--> b  0: i 474 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 475 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 476 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 478 cc=cmp(zxt(r122,0x1,0xe),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 479 pc={(cc==0)?L489:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 474
;;   new tail = 479

;;   ======================================================
;;   -- basic block 53 from 481 to 488 -- before reload
;;   ======================================================

;;	  0--> b  0: i 481 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 482 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 487 r155=r155|0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1027.
;;	  1--> b  0: i 483 r336=r123&0x8000000                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 484 r158=r158|r336                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 485 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 486 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1027 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 488 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 481
;;   new tail = 488

;;   ======================================================
;;   -- basic block 54 from 491 to 496 -- before reload
;;   ======================================================

;;	  0--> b  0: i 491 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 492 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 493 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 495 cc=cmp(zxt(r122,0x1,0xf),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 496 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 491
;;   new tail = 496

;;   ======================================================
;;   -- basic block 55 from 498 to 505 -- before reload
;;   ======================================================

;;	  0--> b  0: i 498 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 499 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 504 r155=r155|0x30000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
rescanning insn with uid = 1026.
;;	  1--> b  0: i 500 r338=r123&0x30000000                    :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 501 r158=r158|r338                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 502 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 503 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1026 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 505 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 498
;;   new tail = 505

;;   ======================================================
;;   -- basic block 56 from 508 to 513 -- before reload
;;   ======================================================

;;	  0--> b  0: i 508 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 509 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 510 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 512 cc=cmp(zxt(r122,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 513 pc={(cc==0)?L523:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 508
;;   new tail = 513

;;   ======================================================
;;   -- basic block 57 from 515 to 522 -- before reload
;;   ======================================================

;;	  0--> b  0: i 515 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 516 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 517 r340=r123&0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 518 r158=r158|r340                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 519 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 520 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1025 loc r155|0x40000000                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 521 r155=r155|0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 522 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 515
;;   new tail = 522

;;   ======================================================
;;   -- basic block 58 from 525 to 554 -- before reload
;;   ======================================================

;;	  0--> b  0: i 525 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 526 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 527 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 528 r341=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 542 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 529 r185=[r341+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 531 r343=~r155&r185                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 532 r188=r343|r158                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 534 [r341+0x20]=r188                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 535 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 537 r189=[r341+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 538 r190=r189|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 540 [r341+0x14]=r190                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 541 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 543 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1173 r457=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 546 loc r457#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 547 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 548 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 549 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 550 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 551 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 552 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 554 {pc={(r457!=0)?L559:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 525
;;   new tail = 554

;;   ======================================================
;;   -- basic block 59 from 556 to 1198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 556 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1198 pc=L564                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 556
;;   new tail = 1198

;;   ======================================================
;;   -- basic block 60 from 561 to 14 -- before reload
;;   ======================================================

;;	  0--> b  0: i 561 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 562 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 563 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 561
;;   new tail = 14

;;   ======================================================
;;   -- basic block 61 from 566 to 575 -- before reload
;;   ======================================================

;;	  0--> b  0: i 566 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 567 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 568 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 569 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 570 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 571 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 572 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 574 cc=cmp(zxt(r114,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 575 pc={(cc==0)?L832:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 566
;;   new tail = 575

;;   ======================================================
;;   -- basic block 62 from 577 to 581 -- before reload
;;   ======================================================

;;	  0--> b  0: i 577 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 578 r125=[r278+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 579 r126=[r278+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 580 cc=cmp(r125,r126)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 581 pc={(cc==0)?L832:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 577
;;   new tail = 581

;;   ======================================================
;;   -- basic block 63 from 583 to 605 -- before reload
;;   ======================================================

;;	  0--> b  0: i 583 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 598 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 584 r127=[r278+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 585 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 586 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 587 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 588 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 589 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 590 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 591 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 592 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 593 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 594 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 595 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 596 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 597 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 599 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1174 r458=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 602 loc r458#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 603 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 605 {pc={(r458==0)?L610:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 583
;;   new tail = 605

;;   ======================================================
;;   -- basic block 64 from 607 to 1200 -- before reload
;;   ======================================================

;;	  0--> b  0: i 607 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1200 pc=L832                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 607
;;   new tail = 1200

;;   ======================================================
;;   -- basic block 65 from 612 to 617 -- before reload
;;   ======================================================

;;	  0--> b  0: i 612 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 613 r350=0x40010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 614 r193=[r350]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 616 cc=cmp(zxt(r193,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 617 pc={(cc!=0)?L637:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 612
;;   new tail = 617

;;   ======================================================
;;   -- basic block 66 from 619 to 626 -- before reload
;;   ======================================================

;;	  0--> b  0: i 619 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 620 loc 0x8000000                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 621 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 622 r352=0x1fff7500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 623 r353=zxn([r352+0xe0])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 624 r354=0xffff                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 625 cc=cmp(r353,r354)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 626 pc={(cc==0)?L1020:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 619
;;   new tail = 626

;;   ======================================================
;;   -- basic block 67 from 628 to 1202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 628 r355=0x1fff7000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 629 r357=[r355+0x5e0]                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 632 r359=0x1fffe00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 633 r360=r357<<0x9&r359                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 634 r200=r360+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r206=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1202 pc=L653                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 628
;;   new tail = 1202

;;   ======================================================
;;   -- basic block 68 from 639 to 644 -- before reload
;;   ======================================================

;;	  0--> b  0: i 639 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 640 r361=0x1fff7500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 641 r362=zxn([r361+0xe0])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 642 r363=0xffff                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 643 cc=cmp(r362,r363)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 644 pc={(cc==0)?L1024:pc}                   :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 639
;;   new tail = 644

;;   ======================================================
;;   -- basic block 69 from 646 to 1204 -- before reload
;;   ======================================================

;;	  0--> b  0: i 646 r364=0x1fff7000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 647 r366=[r364+0x5e0]                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 650 r368=0x1fffe00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 651 r369=r366<<0x9&r368                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 652 r206=r369+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 r200=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1204 pc=L653                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 646
;;   new tail = 1204

;;   ======================================================
;;   -- basic block 70 from 17 to 1206 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 r200=0x8040000                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 r206=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1206 pc=L653                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 17
;;   new tail = 1206

;;   ======================================================
;;   -- basic block 71 from 19 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 r206=0x8040000                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 r200=0x8000000                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 20
;;   new tail = 19

;;   ======================================================
;;   -- basic block 72 from 655 to 662 -- before reload
;;   ======================================================

;;	  0--> b  0: i 655 loc r200                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 656 loc r206                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 657 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 658 r370=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 659 r207=[r370+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 661 cc=cmp(zxt(r207,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 662 pc={(cc!=0)?L727:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 655
;;   new tail = 662

;;   ======================================================
;;   -- basic block 73 from 664 to 667 -- before reload
;;   ======================================================

;;	  0--> b  0: i 664 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 665 r209=r127&0x3                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 666 cc=cmp(r209,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 667 pc={(cc!=0)?L695:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 664
;;   new tail = 667

;;   ======================================================
;;   -- basic block 74 from 669 to 1208 -- before reload
;;   ======================================================

;;	  0--> b  0: i 669 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 670 loc r125-0x8000000 0>>0x4               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 671 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 674 r373=r125-0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 686 r379=r126-0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 673 r212=[r370+0x24]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 676 r376=0xffffffffffff8000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 677 r375=r212&r376                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 678 r214=r373 0>>0x4|r375                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 680 [r370+0x24]=r214                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 681 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 682 loc r126-0x8000000 0>>0x4               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 683 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 685 r217=[r370+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 689 r381=r217&r376                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 690 r219=r379 0>>0x4|r381                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 692 [r370+0x28]=r219                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1208 pc=L790                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 669
;;   new tail = 1208

;;   ======================================================
;;   -- basic block 75 from 697 to 699 -- before reload
;;   ======================================================

;;	  0--> b  0: i 697 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 698 cc=cmp(r209,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 699 pc={(cc!=0)?L790:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 697
;;   new tail = 699

;;   ======================================================
;;   -- basic block 76 from 701 to 1210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 701 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 702 loc r125-0x8000000 0>>0x4               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 703 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 706 r385=r125-0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 718 r391=r126-0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 705 r222=[r370+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 708 r388=0xffffffffffff8000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 709 r387=r222&r388                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 710 r224=r385 0>>0x4|r387                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 712 [r370+0x44]=r224                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 713 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 714 loc r126-0x8000000 0>>0x4               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 715 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 717 r227=[r370+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 721 r393=r227&r388                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 722 r229=r391 0>>0x4|r393                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 724 [r370+0x48]=r229                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1210 pc=L790                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 701
;;   new tail = 1210

;;   ======================================================
;;   -- basic block 77 from 729 to 732 -- before reload
;;   ======================================================

;;	  0--> b  0: i 729 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 730 r230=r127&0x3                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 731 cc=cmp(r230,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 732 pc={(cc!=0)?L760:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 729
;;   new tail = 732

;;   ======================================================
;;   -- basic block 78 from 734 to 1212 -- before reload
;;   ======================================================

;;	  0--> b  0: i 734 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 735 loc r125-r206 0>>0x3                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 736 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 739 r397=r125-r206                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 751 r403=r126-r206                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 738 r233=[r370+0x24]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 741 r400=0xffffffffffff8000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 742 r399=r233&r400                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 743 r235=r397 0>>0x3|r399                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 745 [r370+0x24]=r235                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 746 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 747 loc r126-r206 0>>0x3                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 748 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 750 r238=[r370+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 754 r405=r238&r400                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 755 r240=r403 0>>0x3|r405                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 757 [r370+0x28]=r240                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1212 pc=L790                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 734
;;   new tail = 1212

;;   ======================================================
;;   -- basic block 79 from 762 to 764 -- before reload
;;   ======================================================

;;	  0--> b  0: i 762 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 763 cc=cmp(r230,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 764 pc={(cc!=0)?L790:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 762
;;   new tail = 764

;;   ======================================================
;;   -- basic block 80 from 766 to 789 -- before reload
;;   ======================================================

;;	  0--> b  0: i 766 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 767 loc r125-r200 0>>0x3                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 768 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 771 r409=r125-r200                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 783 r415=r126-r200                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 770 r243=[r370+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 773 r412=0xffffffffffff8000                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 774 r411=r243&r412                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 775 r245=r409 0>>0x3|r411                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 777 [r370+0x44]=r245                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 778 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 779 loc r126-r200 0>>0x3                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 780 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 782 r248=[r370+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 786 r417=r248&r412                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 787 r250=r415 0>>0x3|r417                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 789 [r370+0x48]=r250                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 766
;;   new tail = 789

;;   ======================================================
;;   -- basic block 81 from 792 to 822 -- before reload
;;   ======================================================

;;	  0--> b  0: i 792 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 793 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 794 r420=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 797 r422=r127&0xffffffff80000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 795 r251=[r420+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 796 r421=r251&0x7fffffff                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 798 r254=r421|r422                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 800 [r420+0x28]=r254                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 801 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 803 r255=[r420+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 804 r256=r255|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 806 [r420+0x14]=r256                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 807 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 808 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 809 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i1175 r459=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 812 loc r459#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 813 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 814 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 815 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 816 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 817 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 818 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 819 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 820 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 822 {pc={(r459!=0)?L827:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 792
;;   new tail = 822

;;   ======================================================
;;   -- basic block 82 from 824 to 1214 -- before reload
;;   ======================================================

;;	  0--> b  0: i 824 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1214 pc=L832                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 824
;;   new tail = 1214

;;   ======================================================
;;   -- basic block 83 from 829 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i 829 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 830 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 831 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 829
;;   new tail = 22

;;   ======================================================
;;   -- basic block 84 from 834 to 845 -- before reload
;;   ======================================================

;;	  0--> b  0: i 834 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 835 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 836 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 837 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 838 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 839 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 840 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 841 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 842 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 844 cc=cmp(zxt(r114,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 845 pc={(cc==0)?L927:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 834
;;   new tail = 845

;;   ======================================================
;;   -- basic block 85 from 847 to 864 -- before reload
;;   ======================================================

;;	  0--> b  0: i 847 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 848 r129=[r278+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 849 r130=[r278+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 850 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 851 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 852 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 853 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 854 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 855 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 856 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 857 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 858 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i1176 r460=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 861 loc r460#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 862 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 864 {pc={(r460==0)?L869:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 847
;;   new tail = 864

;;   ======================================================
;;   -- basic block 86 from 866 to 1216 -- before reload
;;   ======================================================

;;	  0--> b  0: i 866 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1216 pc=L927                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 866
;;   new tail = 1216

;;   ======================================================
;;   -- basic block 87 from 871 to 873 -- before reload
;;   ======================================================

;;	  0--> b  0: i 871 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 872 cc=cmp(r129,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 873 pc={(cc!=0)?L884:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 871
;;   new tail = 873

;;   ======================================================
;;   -- basic block 88 from 875 to 1218 -- before reload
;;   ======================================================

;;	  0--> b  0: i 875 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 876 r429=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 877 r259=[r429+0x70]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 878 r430=r259&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 879 r261=r430|r130                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 881 [r429+0x70]=r261                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i1218 pc=L897                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 875
;;   new tail = 1218

;;   ======================================================
;;   -- basic block 89 from 886 to 888 -- before reload
;;   ======================================================

;;	  0--> b  0: i 886 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 887 cc=cmp(r129,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 888 pc={(cc!=0)?L897:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 886
;;   new tail = 888

;;   ======================================================
;;   -- basic block 90 from 890 to 896 -- before reload
;;   ======================================================

;;	  0--> b  0: i 890 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 891 r432=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 892 r262=[r432+0x74]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 893 r433=r262&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 894 r264=r433|r130                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 896 [r432+0x74]=r264                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 890
;;   new tail = 896

;;   ======================================================
;;   -- basic block 91 from 899 to 917 -- before reload
;;   ======================================================

;;	  0--> b  0: i 899 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 900 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 901 r435=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 902 r265=[r435+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 903 r266=r265|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 905 [r435+0x14]=r266                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 906 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 907 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 908 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i1177 r461=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 911 loc r461#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 912 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 913 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 914 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 915 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 917 {pc={(r461!=0)?L922:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 899
;;   new tail = 917

;;   ======================================================
;;   -- basic block 92 from 919 to 1220 -- before reload
;;   ======================================================

;;	  0--> b  0: i 919 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1220 pc=L927                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 919
;;   new tail = 1220

;;   ======================================================
;;   -- basic block 93 from 924 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i 924 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 925 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 926 r114=[r278]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 924
;;   new tail = 24

;;   ======================================================
;;   -- basic block 94 from 929 to 936 -- before reload
;;   ======================================================

;;	  0--> b  0: i 929 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 930 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 931 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 932 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 933 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 935 cc=cmp(zxt(r114,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 936 pc={(cc==0)?L983:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 929
;;   new tail = 936

;;   ======================================================
;;   -- basic block 95 from 938 to 952 -- before reload
;;   ======================================================

;;	  0--> b  0: i 938 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 945 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 939 r132=[r278+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 940 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 941 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 942 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 943 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 944 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 946 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i1178 r462=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 949 loc r462#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 950 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 952 {pc={(r462==0)?L956:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 938
;;   new tail = 952

;;   ======================================================
;;   -- basic block 96 from 25 to 1222 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r277=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1222 pc=L983                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 25
;;   new tail = 1222

;;   ======================================================
;;   -- basic block 97 from 958 to 982 -- before reload
;;   ======================================================

;;	  0--> b  0: i 958 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 959 r440=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 960 r269=[r440+0x70]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 961 r441=r269&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 962 r271=r441|r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 964 [r440+0x70]=r271                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 965 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 967 r272=[r440+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 972 r0=0x3e8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 968 r273=r272|0x20000                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 970 [r440+0x14]=r273                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 971 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 973 {r0=call [`FLASH_WaitForLastOperation'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i1179 r463=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 976 loc r463#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 977 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 978 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 979 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 982 {pc={(r463!=0)?L980:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 958
;;   new tail = 982

;;   ======================================================
;;   -- basic block 98 from 985 to 1224 -- before reload
;;   ======================================================

;;	  0--> b  0: i 985 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 986 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 987 loc r277#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 988 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 989 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 991 r447=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 993 [r450]=r447#0                           :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 994 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 995 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i1224 pc=L996                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 985
;;   new tail = 1224

;;   ======================================================
;;   -- basic block 99 from 26 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 r277=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 26
;;   new tail = 26

;;   ======================================================
;;   -- basic block 100 from 1002 to 1003 -- before reload
;;   ======================================================

;;	  0--> b  0: i1002 r0=r277                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i1003 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 1002
;;   new tail = 1003


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_OBProgram

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={26d,27u} r1={13d} r2={13d} r3={13d} r7={1d,100u} r12={24d} r13={1d,112u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={62d,37u} r101={12d} r102={1d,100u} r103={1d,99u} r104={12d} r105={12d} r106={12d} r114={15d,7u} r116={1d,5u} r117={1d,5u} r118={1d,5u} r120={1d,2u} r122={1d,18u} r123={1d,17u} r125={1d,10u} r126={1d,10u} r127={1d,4u} r129={1d,3u} r130={1d,3u} r132={1d,2u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r155={17d,16u} r158={17d,50u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r200={4d,5u} r206={4d,5u} r207={1d,1u} r209={1d,2u} r212={1d,1u,1e} r214={1d,1u} r217={1d,1u,1e} r219={1d,1u} r222={1d,1u,1e} r224={1d,1u} r227={1d,1u,1e} r229={1d,1u} r230={1d,2u} r233={1d,1u,1e} r235={1d,1u} r238={1d,1u,1e} r240={1d,1u} r243={1d,1u,1e} r245={1d,1u} r248={1d,1u,1e} r250={1d,1u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={2d,2u} r277={13d,7u} r278={1d,27u} r280={1d,1u} r282={1d,2u} r285={1d,1u} r286={1d,1u} r289={1d,1u} r291={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,2u} r303={1d,4u} r304={1d,1u} r312={1d,1u} r314={1d,1u} r316={1d,1u} r318={1d,1u} r320={1d,1u} r322={1d,1u} r324={1d,1u} r326={1d,1u} r328={1d,1u} r330={1d,1u} r332={1d,1u} r334={1d,1u} r336={1d,1u} r338={1d,1u} r340={1d,1u} r341={1d,4u} r343={1d,1u} r350={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r357={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u,1e} r363={1d,1u} r364={1d,1u} r366={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,17u} r373={1d,1u} r375={1d,1u} r376={1d,2u} r379={1d,1u} r381={1d,1u} r385={1d,1u} r387={1d,1u} r388={1d,2u} r391={1d,1u} r393={1d,1u} r397={1d,1u} r399={1d,1u} r400={1d,2u} r403={1d,1u} r405={1d,1u} r409={1d,1u} r411={1d,1u} r412={1d,2u} r415={1d,1u} r417={1d,1u} r420={1d,4u} r421={1d,1u} r422={1d,1u} r429={1d,2u} r430={1d,1u} r432={1d,2u} r433={1d,1u} r435={1d,2u} r440={1d,4u} r441={1d,1u} r447={1d,1u} r450={1d,4u} r451={1d,1u} r452={1d,2u} r453={1d,2u} r454={1d,2u} r455={1d,2u} r456={1d,2u} r457={1d,2u} r458={1d,2u} r459={1d,2u} r460={1d,2u} r461={1d,2u} r462={1d,2u} r463={1d,2u} 
;;    total ref usage 2161{1282d,869u,10e} in 752{740 regular + 12 call} insns.
(note 1 0 27 NOTE_INSN_DELETED)
(note 27 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 27 29 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 29 3 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":315:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(insn 34 33 1167 2 (set (reg/f:SI 450)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1167 34 35 2 (set (reg:SI 451)
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":311:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(insn 35 1167 2 2 (set (reg:SI 280 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 2 35 36 2 (set (reg/v/f:SI 278 [ pOBInit ])
        (reg:SI 451)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":311:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 451)
        (nil)))
(insn 36 2 37 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 280 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 280 [ pFlash.Lock ])
        (nil)))
(jump_insn 37 36 38 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1008)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 1008)
(note 38 37 51 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 51 38 39 3 NOTE_INSN_DELETED)
(debug_insn 39 51 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(insn 41 39 43 3 (set (reg:SI 282)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 3 (set (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 282) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(debug_insn 45 44 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:3 -1
     (nil))
(insn 50 45 47 3 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 50 48 3 (set (reg:SI 285)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 450)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 285)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(debug_insn 49 48 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:3 -1
     (nil))
(insn 52 49 53 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 286)
                (and:SI (reg:SI 114 [ _2 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 53 52 54 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1012)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 1012)
(note 54 53 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 70 54 74 4 NOTE_INSN_DELETED)
(note 74 70 55 4 NOTE_INSN_DELETED)
(debug_insn 55 74 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:5 -1
     (nil))
(insn 56 55 57 4 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 4 [0x4])) [1 pOBInit_49(D)->WRPArea+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 68 4 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 8 [0x8])) [1 pOBInit_49(D)->WRPStartOffset+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 57 58 4 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 68 59 4 (set (reg:SI 118 [ _6 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 12 [0xc])) [1 pOBInit_49(D)->WRPEndOffset+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 60 4 (var_location:SI WRPArea (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 60 59 61 4 (var_location:SI WRPStartOffset (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:SI WRDPEndOffset (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":667:26 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":669:3 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":672:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":673:3 -1
     (nil))
(debug_insn 66 65 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":674:3 -1
     (nil))
(debug_insn 67 66 69 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:3 -1
     (nil))
(call_insn 69 67 1168 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1168 69 72 4 (set (reg:SI 452)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 72 1168 73 4 (var_location:QI status (subreg:QI (reg:SI 452) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 -1
     (nil))
(debug_insn 73 72 75 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":679:3 -1
     (nil))
(jump_insn 75 73 76 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 452)
                        (const_int 0 [0]))
                    (label_ref 80)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":679:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 452)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 80)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 4 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 77 1180 5 (set (reg/v:SI 277 [ <retval> ])
        (reg:SI 282)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":328:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 282)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(jump_insn 1180 4 1181 5 (set (pc)
        (label_ref 155)) 284 {*arm_jump}
     (nil)
 -> 155)
(barrier 1181 1180 80)
(code_label 80 1181 81 6 70 (nil) [1 uses])
(note 81 80 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 83 81 82 6 NOTE_INSN_DELETED)
(debug_insn 82 83 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":682:5 -1
     (nil))
(jump_insn 84 82 85 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 116 [ _4 ])
                        (const_int 0 [0]))
                    (label_ref 93)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":682:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 85 84 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 87 85 86 7 NOTE_INSN_DELETED)
(debug_insn 86 87 89 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:7 -1
     (nil))
(insn 89 86 88 7 (set (reg/f:SI 289)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 89 90 7 (set (reg:SI 135 [ _59 ])
        (ior:SI (ashift:SI (reg:SI 118 [ _6 ])
                (const_int 16 [0x10]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:70 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 90 88 1182 7 (set (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])
        (reg:SI 135 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (expr_list:REG_DEAD (reg:SI 135 [ _59 ])
            (nil))))
(jump_insn 1182 90 1183 7 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 1183 1182 93)
(code_label 93 1183 94 8 71 (nil) [1 uses])
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:10 -1
     (nil))
(insn 96 95 97 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 98 97 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 100 98 99 9 NOTE_INSN_DELETED)
(debug_insn 99 100 102 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:7 -1
     (nil))
(insn 102 99 101 9 (set (reg/f:SI 291)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 102 103 9 (set (reg:SI 137 [ _61 ])
        (ior:SI (ashift:SI (reg:SI 118 [ _6 ])
                (const_int 16 [0x10]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:70 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 103 101 1184 9 (set (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])
        (reg:SI 137 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
            (nil))))
(jump_insn 1184 103 1185 9 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 1185 1184 106)
(code_label 106 1185 107 10 73 (nil) [1 uses])
(note 107 106 108 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:10 -1
     (nil))
(insn 109 108 110 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 119)
(note 111 110 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 113 111 112 11 NOTE_INSN_DELETED)
(debug_insn 112 113 115 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:7 -1
     (nil))
(insn 115 112 114 11 (set (reg/f:SI 293)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 115 116 11 (set (reg:SI 139 [ _63 ])
        (ior:SI (ashift:SI (reg:SI 118 [ _6 ])
                (const_int 16 [0x10]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:70 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 116 114 1186 11 (set (mem/v:SI (plus:SI (reg/f:SI 293)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])
        (reg:SI 139 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 293)
        (expr_list:REG_DEAD (reg:SI 139 [ _63 ])
            (nil))))
(jump_insn 1186 116 1187 11 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 1187 1186 119)
(code_label 119 1187 120 12 74 (nil) [1 uses])
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:10 -1
     (nil))
(insn 122 121 123 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 123 122 124 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 130)
(note 124 123 126 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 126 124 125 13 NOTE_INSN_DELETED)
(debug_insn 125 126 128 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:7 -1
     (nil))
(insn 128 125 127 13 (set (reg/f:SI 295)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 128 129 13 (set (reg:SI 141 [ _65 ])
        (ior:SI (ashift:SI (reg:SI 118 [ _6 ])
                (const_int 16 [0x10]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:70 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 129 127 130 13 (set (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])
        (reg:SI 141 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (expr_list:REG_DEAD (reg:SI 141 [ _65 ])
            (nil))))
(code_label 130 129 131 14 72 (nil) [4 uses])
(note 131 130 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 142 131 150 14 NOTE_INSN_DELETED)
(note 150 142 151 14 NOTE_INSN_DELETED)
(note 151 150 132 14 NOTE_INSN_DELETED)
(debug_insn 132 151 133 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":703:5 -1
     (nil))
(debug_insn 133 132 134 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 -1
     (nil))
(insn 134 133 140 14 (set (reg/f:SI 296)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 134 135 14 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 140 136 14 (set (reg:SI 142 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 138 14 (set (reg:SI 143 [ _67 ])
        (ior:SI (reg:SI 142 [ _66 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _66 ])
        (nil)))
(insn 138 136 139 14 (set (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 143 [ _67 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 143 [ _67 ])
            (nil))))
(debug_insn 139 138 141 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:5 -1
     (nil))
(call_insn 141 139 1169 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1169 141 144 14 (set (reg:SI 453)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 144 1169 145 14 (var_location:QI status (subreg:QI (reg:SI 453) 0)) -1
     (nil))
(debug_insn 145 144 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":712:3 -1
     (nil))
(debug_insn 146 145 147 14 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 147 146 148 14 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 148 147 149 14 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 149 148 154 14 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(insn 154 149 153 14 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 154 1188 14 (parallel [
            (set (reg/v:SI 277 [ <retval> ])
                (ne:SI (reg:SI 453)
                    (const_int 0 [0])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 453)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 1188 153 1189 14 (set (pc)
        (label_ref 155)) 284 {*arm_jump}
     (nil)
 -> 155)
(barrier 1189 1188 1012)
(code_label 1012 1189 1011 15 115 (nil) [1 uses])
(note 1011 1012 5 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 5 1011 155 15 (set (reg/v:SI 277 [ <retval> ])
        (reg:SI 286)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 155 5 156 16 69 (nil) [2 uses])
(note 156 155 163 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 163 156 157 16 NOTE_INSN_DELETED)
(debug_insn 157 163 158 16 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 158 157 159 16 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 159 158 160 16 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 160 159 161 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 161 160 162 16 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 162 161 164 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:3 -1
     (nil))
(insn 164 162 165 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 165 164 166 16 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 221)
(note 166 165 176 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 176 166 180 17 NOTE_INSN_DELETED)
(note 180 176 167 17 NOTE_INSN_DELETED)
(debug_insn 167 180 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:5 -1
     (nil))
(insn 174 167 168 17 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 174 169 17 (set (reg:SI 120 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 16 [0x10])) [1 pOBInit_49(D)->RDPLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 169 168 170 17 (var_location:SI RDPLevel (reg:SI 120 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 170 169 171 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":732:26 -1
     (nil))
(debug_insn 171 170 172 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":734:3 -1
     (nil))
(debug_insn 172 171 173 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":737:3 -1
     (nil))
(debug_insn 173 172 175 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:3 -1
     (nil))
(call_insn 175 173 1170 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1170 175 178 17 (set (reg:SI 454)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 178 1170 179 17 (var_location:QI status (subreg:QI (reg:SI 454) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 -1
     (nil))
(debug_insn 179 178 181 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":742:3 -1
     (nil))
(jump_insn 181 179 182 17 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 454)
                        (const_int 0 [0]))
                    (label_ref 186)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":742:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 454)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 186)
(note 182 181 183 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 6 18 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 183 1190 18 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1190 6 1191 18 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 1191 1190 186)
(code_label 186 1191 187 19 76 (nil) [1 uses])
(note 187 186 204 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 204 187 210 19 NOTE_INSN_DELETED)
(note 210 204 188 19 NOTE_INSN_DELETED)
(debug_insn 188 210 189 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 -1
     (nil))
(insn 189 188 202 19 (set (reg/f:SI 303)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 189 190 19 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 202 191 19 (set (reg:SI 146 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (reg:SI 304)
        (and:SI (reg:SI 146 [ _71 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _71 ])
        (nil)))
(insn 192 191 194 19 (set (reg:SI 148 [ _73 ])
        (ior:SI (reg:SI 304)
            (reg:SI 120 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 304)
        (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
            (nil))))
(insn 194 192 195 19 (set (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])
        (reg:SI 148 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _73 ])
        (nil)))
(debug_insn 195 194 197 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 -1
     (nil))
(insn 197 195 198 19 (set (reg:SI 149 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 200 19 (set (reg:SI 150 [ _75 ])
        (ior:SI (reg:SI 149 [ _74 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _74 ])
        (nil)))
(insn 200 198 201 19 (set (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 150 [ _75 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg:SI 150 [ _75 ])
            (nil))))
(debug_insn 201 200 203 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:5 -1
     (nil))
(call_insn 203 201 1171 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1171 203 206 19 (set (reg:SI 455)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 206 1171 207 19 (var_location:QI status (subreg:QI (reg:SI 455) 0)) -1
     (nil))
(debug_insn 207 206 208 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":754:3 -1
     (nil))
(debug_insn 208 207 209 19 (var_location:SI RDPLevel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 209 208 211 19 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(jump_insn 211 209 212 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 455)
                        (const_int 0 [0]))
                    (label_ref 216)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 455)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 4 (nil))))
 -> 216)
(note 212 211 213 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 1192 20 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1192 213 1193 20 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 1193 1192 216)
(code_label 216 1193 217 21 77 (nil) [1 uses])
(note 217 216 218 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:7 -1
     (nil))
(debug_insn 219 218 220 21 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 -1
     (nil))
(insn 220 219 7 21 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 220 221 21 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 221 7 222 22 75 (nil) [3 uses])
(note 222 221 227 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 227 222 223 22 NOTE_INSN_DELETED)
(debug_insn 223 227 224 22 (var_location:SI RDPLevel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 225 224 226 22 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 226 225 228 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:3 -1
     (nil))
(insn 228 226 229 22 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 229 228 230 22 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 564)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 564)
(note 230 229 246 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 246 230 250 23 NOTE_INSN_DELETED)
(note 250 246 231 23 NOTE_INSN_DELETED)
(debug_insn 231 250 232 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:5 -1
     (nil))
(insn 232 231 233 23 (set (reg:SI 122 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 20 [0x14])) [1 pOBInit_49(D)->USERType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 23 (set (reg:SI 123 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 24 [0x18])) [1 pOBInit_49(D)->USERConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 234 233 235 23 (var_location:SI UserType (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 235 234 236 23 (var_location:SI UserConfig (reg:SI 123 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 236 235 237 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":779:26 -1
     (nil))
(debug_insn 237 236 238 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":781:3 -1
     (nil))
(debug_insn 238 237 239 23 (var_location:SI optr_reg_val (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":781:12 -1
     (nil))
(debug_insn 239 238 240 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:3 -1
     (nil))
(debug_insn 240 239 241 23 (var_location:SI optr_reg_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:12 -1
     (nil))
(debug_insn 241 240 242 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":783:3 -1
     (nil))
(debug_insn 242 241 243 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":786:3 -1
     (nil))
(debug_insn 243 242 244 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:3 -1
     (nil))
(insn 244 243 245 23 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 245 244 1172 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1172 245 248 23 (set (reg:SI 456)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 248 1172 249 23 (var_location:QI status (subreg:QI (reg:SI 456) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 -1
     (nil))
(debug_insn 249 248 251 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":791:3 -1
     (nil))
(jump_insn 251 249 252 23 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 456)
                        (const_int 0 [0]))
                    (label_ref 256)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":791:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 456)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 256)
(note 252 251 253 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 253 252 13 24 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 253 1194 24 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1194 13 1195 24 (set (pc)
        (label_ref 564)) 284 {*arm_jump}
     (nil)
 -> 564)
(barrier 1195 1194 256)
(code_label 256 1195 257 25 79 (nil) [1 uses])
(note 257 256 259 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 259 257 258 25 NOTE_INSN_DELETED)
(debug_insn 258 259 260 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:5 -1
     (nil))
(insn 260 258 261 25 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 122 [ _14 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg/v:SI 158 [ optr_reg_val ])
                (and:SI (reg:SI 122 [ _14 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 261 260 262 25 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1016)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1016)
(note 262 261 263 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":796:7 -1
     (nil))
(debug_insn 264 263 265 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:7 -1
     (nil))
(insn 265 264 266 26 (set (reg/v:SI 158 [ optr_reg_val ])
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:35 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 266 265 267 26 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:20 -1
     (nil))
(debug_insn 267 266 268 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:7 -1
     (nil))
(debug_insn 268 267 8 26 (var_location:SI optr_reg_mask (const_int 1792 [0x700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:21 -1
     (nil))
(insn 8 268 1041 26 (set (reg:SI 275 [ prephitmp_375 ])
        (const_int 5888 [0x1700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1041 8 9 26 (var_location:SI D#4 (const_int 1792 [0x700])) -1
     (nil))
(insn 9 1041 1196 26 (set (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 1792 [0x700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1196 9 1197 26 (set (pc)
        (label_ref 269)) 284 {*arm_jump}
     (nil)
 -> 269)
(barrier 1197 1196 1016)
(code_label 1016 1197 1015 27 116 (nil) [1 uses])
(note 1015 1016 1040 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1040 1015 10 27 (var_location:SI D#4 (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(insn 10 1040 11 27 (set (reg/v:SI 155 [ optr_reg_mask ])
        (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 269 27 (set (reg:SI 275 [ prephitmp_375 ])
        (const_int 4096 [0x1000])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 269 11 270 28 80 (nil) [1 uses])
(note 270 269 274 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 274 270 271 28 NOTE_INSN_DELETED)
(debug_insn 271 274 272 28 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 272 271 273 28 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 273 272 275 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:5 -1
     (nil))
(insn 275 273 276 28 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 276 275 277 28 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 285)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 285)
(note 277 276 278 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":806:7 -1
     (nil))
(debug_insn 279 278 12 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:7 -1
     (nil))
(insn 12 279 280 29 (set (reg/v:SI 155 [ optr_reg_mask ])
        (reg:SI 275 [ prephitmp_375 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 275 [ prephitmp_375 ])
        (nil)))
(insn 280 12 281 29 (set (reg:SI 312)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:35 90 {*arm_andsi3_insn}
     (nil))
(insn 281 280 282 29 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 312))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 312)
        (nil)))
(debug_insn 282 281 283 29 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:20 -1
     (nil))
(debug_insn 283 282 284 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:7 -1
     (nil))
(debug_insn 284 283 1039 29 (var_location:SI optr_reg_mask (ior:SI (debug_expr:SI D#4)
        (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:21 -1
     (nil))
(debug_insn 1039 284 285 29 (var_location:SI D#4 (reg:SI 275 [ prephitmp_375 ])) -1
     (nil))
(code_label 285 1039 286 30 81 (nil) [1 uses])
(note 286 285 290 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 290 286 287 30 NOTE_INSN_DELETED)
(debug_insn 287 290 288 30 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 288 287 289 30 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 289 288 291 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:5 -1
     (nil))
(insn 291 289 292 30 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 292 291 293 30 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 302)
(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":816:7 -1
     (nil))
(debug_insn 295 294 300 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:7 -1
     (nil))
(insn 300 295 296 31 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:21 106 {*iorsi3_insn}
     (nil))
(insn 296 300 297 31 (set (reg:SI 314)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:35 90 {*arm_andsi3_insn}
     (nil))
(insn 297 296 298 31 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 314))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 314)
        (nil)))
(debug_insn 298 297 299 31 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:20 -1
     (nil))
(debug_insn 299 298 1038 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:7 -1
     (nil))
(debug_insn 1038 299 301 31 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 301 1038 302 31 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:21 -1
     (nil))
(code_label 302 301 303 32 82 (nil) [1 uses])
(note 303 302 307 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 307 303 304 32 NOTE_INSN_DELETED)
(debug_insn 304 307 305 32 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 305 304 306 32 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 306 305 308 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:5 -1
     (nil))
(insn 308 306 309 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 319)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 319)
(note 310 309 311 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 311 310 312 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":826:7 -1
     (nil))
(debug_insn 312 311 317 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:7 -1
     (nil))
(insn 317 312 313 33 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:21 106 {*iorsi3_insn}
     (nil))
(insn 313 317 314 33 (set (reg:SI 316)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:35 90 {*arm_andsi3_insn}
     (nil))
(insn 314 313 315 33 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 316))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 316)
        (nil)))
(debug_insn 315 314 316 33 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:20 -1
     (nil))
(debug_insn 316 315 1037 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:7 -1
     (nil))
(debug_insn 1037 316 318 33 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 318 1037 319 33 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:21 -1
     (nil))
(code_label 319 318 320 34 83 (nil) [1 uses])
(note 320 319 324 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 324 320 321 34 NOTE_INSN_DELETED)
(debug_insn 321 324 322 34 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 322 321 323 34 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 323 322 325 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:5 -1
     (nil))
(insn 325 323 326 34 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 326 325 327 34 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 336)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 336)
(note 327 326 328 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 328 327 329 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":836:7 -1
     (nil))
(debug_insn 329 328 334 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:7 -1
     (nil))
(insn 334 329 330 35 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:21 106 {*iorsi3_insn}
     (nil))
(insn 330 334 331 35 (set (reg:SI 318)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:35 90 {*arm_andsi3_insn}
     (nil))
(insn 331 330 332 35 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 318))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 318)
        (nil)))
(debug_insn 332 331 333 35 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:20 -1
     (nil))
(debug_insn 333 332 1036 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:7 -1
     (nil))
(debug_insn 1036 333 335 35 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 335 1036 336 35 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:21 -1
     (nil))
(code_label 336 335 337 36 84 (nil) [1 uses])
(note 337 336 341 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 341 337 338 36 NOTE_INSN_DELETED)
(debug_insn 338 341 339 36 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 339 338 340 36 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 340 339 342 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:5 -1
     (nil))
(insn 342 340 343 36 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 343 342 344 36 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 353)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 353)
(note 344 343 345 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":846:7 -1
     (nil))
(debug_insn 346 345 351 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:7 -1
     (nil))
(insn 351 346 347 37 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:21 106 {*iorsi3_insn}
     (nil))
(insn 347 351 348 37 (set (reg:SI 320)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:35 90 {*arm_andsi3_insn}
     (nil))
(insn 348 347 349 37 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 320))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 320)
        (nil)))
(debug_insn 349 348 350 37 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:20 -1
     (nil))
(debug_insn 350 349 1035 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:7 -1
     (nil))
(debug_insn 1035 350 352 37 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 352 1035 353 37 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:21 -1
     (nil))
(code_label 353 352 354 38 85 (nil) [1 uses])
(note 354 353 358 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 358 354 355 38 NOTE_INSN_DELETED)
(debug_insn 355 358 356 38 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 356 355 357 38 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 357 356 359 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:5 -1
     (nil))
(insn 359 357 360 38 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 360 359 361 38 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 370)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 370)
(note 361 360 362 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":856:7 -1
     (nil))
(debug_insn 363 362 368 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:7 -1
     (nil))
(insn 368 363 364 39 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:21 106 {*iorsi3_insn}
     (nil))
(insn 364 368 365 39 (set (reg:SI 322)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:35 90 {*arm_andsi3_insn}
     (nil))
(insn 365 364 366 39 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 322))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 322)
        (nil)))
(debug_insn 366 365 367 39 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:20 -1
     (nil))
(debug_insn 367 366 1034 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:7 -1
     (nil))
(debug_insn 1034 367 369 39 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 369 1034 370 39 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:21 -1
     (nil))
(code_label 370 369 371 40 86 (nil) [1 uses])
(note 371 370 375 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 375 371 372 40 NOTE_INSN_DELETED)
(debug_insn 372 375 373 40 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 373 372 374 40 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 374 373 376 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:5 -1
     (nil))
(insn 376 374 377 40 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 377 376 378 40 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 387)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 387)
(note 378 377 379 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":866:7 -1
     (nil))
(debug_insn 380 379 385 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:7 -1
     (nil))
(insn 385 380 381 41 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:21 106 {*iorsi3_insn}
     (nil))
(insn 381 385 382 41 (set (reg:SI 324)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:35 90 {*arm_andsi3_insn}
     (nil))
(insn 382 381 383 41 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 324))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 324)
        (nil)))
(debug_insn 383 382 384 41 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:20 -1
     (nil))
(debug_insn 384 383 1033 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:7 -1
     (nil))
(debug_insn 1033 384 386 41 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 386 1033 387 41 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:21 -1
     (nil))
(code_label 387 386 388 42 87 (nil) [1 uses])
(note 388 387 392 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(note 392 388 389 42 NOTE_INSN_DELETED)
(debug_insn 389 392 390 42 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 390 389 391 42 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 391 390 393 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:5 -1
     (nil))
(insn 393 391 394 42 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 394 393 395 42 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 404)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 404)
(note 395 394 396 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 396 395 397 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":877:7 -1
     (nil))
(debug_insn 397 396 402 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:7 -1
     (nil))
(insn 402 397 398 43 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:21 106 {*iorsi3_insn}
     (nil))
(insn 398 402 399 43 (set (reg:SI 326)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:35 90 {*arm_andsi3_insn}
     (nil))
(insn 399 398 400 43 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 326))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 326)
        (nil)))
(debug_insn 400 399 401 43 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:20 -1
     (nil))
(debug_insn 401 400 1032 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:7 -1
     (nil))
(debug_insn 1032 401 403 43 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 403 1032 404 43 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:21 -1
     (nil))
(code_label 404 403 405 44 88 (nil) [1 uses])
(note 405 404 409 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 409 405 406 44 NOTE_INSN_DELETED)
(debug_insn 406 409 407 44 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 407 406 408 44 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 408 407 410 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:5 -1
     (nil))
(insn 410 408 411 44 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 411 410 412 44 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 421)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 421)
(note 412 411 413 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 413 412 414 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":888:7 -1
     (nil))
(debug_insn 414 413 419 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:7 -1
     (nil))
(insn 419 414 415 45 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:21 106 {*iorsi3_insn}
     (nil))
(insn 415 419 416 45 (set (reg:SI 328)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:35 90 {*arm_andsi3_insn}
     (nil))
(insn 416 415 417 45 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 328))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 328)
        (nil)))
(debug_insn 417 416 418 45 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:20 -1
     (nil))
(debug_insn 418 417 1031 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:7 -1
     (nil))
(debug_insn 1031 418 420 45 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 420 1031 421 45 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:21 -1
     (nil))
(code_label 421 420 422 46 89 (nil) [1 uses])
(note 422 421 426 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(note 426 422 423 46 NOTE_INSN_DELETED)
(debug_insn 423 426 424 46 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 424 423 425 46 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 425 424 427 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:5 -1
     (nil))
(insn 427 425 428 46 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 428 427 429 46 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 438)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 438)
(note 429 428 430 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 430 429 431 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":898:7 -1
     (nil))
(debug_insn 431 430 436 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:7 -1
     (nil))
(insn 436 431 432 47 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:21 106 {*iorsi3_insn}
     (nil))
(insn 432 436 433 47 (set (reg:SI 330)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:35 90 {*arm_andsi3_insn}
     (nil))
(insn 433 432 434 47 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 330))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 330)
        (nil)))
(debug_insn 434 433 435 47 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:20 -1
     (nil))
(debug_insn 435 434 1030 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:7 -1
     (nil))
(debug_insn 1030 435 437 47 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 437 1030 438 47 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:21 -1
     (nil))
(code_label 438 437 439 48 90 (nil) [1 uses])
(note 439 438 443 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 443 439 440 48 NOTE_INSN_DELETED)
(debug_insn 440 443 441 48 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 441 440 442 48 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 442 441 444 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:5 -1
     (nil))
(insn 444 442 445 48 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 11 [0xb]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 445 444 446 48 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 455)
(note 446 445 447 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 447 446 448 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":908:7 -1
     (nil))
(debug_insn 448 447 453 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:7 -1
     (nil))
(insn 453 448 449 49 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:21 106 {*iorsi3_insn}
     (nil))
(insn 449 453 450 49 (set (reg:SI 332)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:35 90 {*arm_andsi3_insn}
     (nil))
(insn 450 449 451 49 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 332))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 332)
        (nil)))
(debug_insn 451 450 452 49 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:20 -1
     (nil))
(debug_insn 452 451 1029 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:7 -1
     (nil))
(debug_insn 1029 452 454 49 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 454 1029 455 49 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:21 -1
     (nil))
(code_label 455 454 456 50 91 (nil) [1 uses])
(note 456 455 460 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 460 456 457 50 NOTE_INSN_DELETED)
(debug_insn 457 460 458 50 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 458 457 459 50 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 459 458 461 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:5 -1
     (nil))
(insn 461 459 462 50 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 13 [0xd]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 462 461 463 50 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 472)
(note 463 462 464 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 464 463 465 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":918:7 -1
     (nil))
(debug_insn 465 464 470 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:7 -1
     (nil))
(insn 470 465 466 51 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:21 106 {*iorsi3_insn}
     (nil))
(insn 466 470 467 51 (set (reg:SI 334)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:35 90 {*arm_andsi3_insn}
     (nil))
(insn 467 466 468 51 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 334))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 334)
        (nil)))
(debug_insn 468 467 469 51 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:20 -1
     (nil))
(debug_insn 469 468 1028 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:7 -1
     (nil))
(debug_insn 1028 469 471 51 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 471 1028 472 51 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:21 -1
     (nil))
(code_label 472 471 473 52 92 (nil) [1 uses])
(note 473 472 477 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 477 473 474 52 NOTE_INSN_DELETED)
(debug_insn 474 477 475 52 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 475 474 476 52 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 476 475 478 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:5 -1
     (nil))
(insn 478 476 479 52 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 14 [0xe]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 479 478 480 52 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 489)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 489)
(note 480 479 481 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 481 480 482 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":928:7 -1
     (nil))
(debug_insn 482 481 487 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:7 -1
     (nil))
(insn 487 482 483 53 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:21 106 {*iorsi3_insn}
     (nil))
(insn 483 487 484 53 (set (reg:SI 336)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:35 90 {*arm_andsi3_insn}
     (nil))
(insn 484 483 485 53 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 336))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(debug_insn 485 484 486 53 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:20 -1
     (nil))
(debug_insn 486 485 1027 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:7 -1
     (nil))
(debug_insn 1027 486 488 53 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 488 1027 489 53 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:21 -1
     (nil))
(code_label 489 488 490 54 93 (nil) [1 uses])
(note 490 489 494 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(note 494 490 491 54 NOTE_INSN_DELETED)
(debug_insn 491 494 492 54 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 492 491 493 54 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 493 492 495 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:5 -1
     (nil))
(insn 495 493 496 54 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 496 495 497 54 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 506)
(note 497 496 498 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 498 497 499 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":938:7 -1
     (nil))
(debug_insn 499 498 504 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:7 -1
     (nil))
(insn 504 499 500 55 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:21 106 {*iorsi3_insn}
     (nil))
(insn 500 504 501 55 (set (reg:SI 338)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:35 90 {*arm_andsi3_insn}
     (nil))
(insn 501 500 502 55 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 338))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 338)
        (nil)))
(debug_insn 502 501 503 55 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:20 -1
     (nil))
(debug_insn 503 502 1026 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:7 -1
     (nil))
(debug_insn 1026 503 505 55 (var_location:SI D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 505 1026 506 55 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:21 -1
     (nil))
(code_label 506 505 507 56 94 (nil) [1 uses])
(note 507 506 511 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(note 511 507 508 56 NOTE_INSN_DELETED)
(debug_insn 508 511 509 56 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 509 508 510 56 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 510 509 512 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:5 -1
     (nil))
(insn 512 510 513 56 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _14 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
        (nil)))
(jump_insn 513 512 514 56 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 523)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 523)
(note 514 513 515 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 515 514 516 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":948:7 -1
     (nil))
(debug_insn 516 515 517 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:7 -1
     (nil))
(insn 517 516 518 57 (set (reg:SI 340)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:35 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 518 517 519 57 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 340))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 340)
        (nil)))
(debug_insn 519 518 520 57 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:20 -1
     (nil))
(debug_insn 520 519 1025 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:7 -1
     (nil))
(debug_insn 1025 520 521 57 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 1073741824 [0x40000000]))) -1
     (nil))
(insn 521 1025 522 57 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 522 521 523 57 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:21 -1
     (nil))
(code_label 523 522 524 58 95 (nil) [1 uses])
(note 524 523 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(note 530 524 544 58 NOTE_INSN_DELETED)
(note 544 530 553 58 NOTE_INSN_DELETED)
(note 553 544 525 58 NOTE_INSN_DELETED)
(debug_insn 525 553 526 58 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 526 525 527 58 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 527 526 528 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 -1
     (nil))
(insn 528 527 542 58 (set (reg/f:SI 341)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 542 528 529 58 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 529 542 531 58 (set (reg:SI 185 [ _171 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 531 529 532 58 (set (reg:SI 343)
        (and:SI (not:SI (reg/v:SI 155 [ optr_reg_mask ]))
            (reg:SI 185 [ _171 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 185 [ _171 ])
        (expr_list:REG_DEAD (reg/v:SI 155 [ optr_reg_mask ])
            (nil))))
(insn 532 531 534 58 (set (reg:SI 188 [ _176 ])
        (ior:SI (reg:SI 343)
            (reg/v:SI 158 [ optr_reg_val ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_DEAD (reg/v:SI 158 [ optr_reg_val ])
            (nil))))
(insn 534 532 535 58 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])
        (reg:SI 188 [ _176 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188 [ _176 ])
        (nil)))
(debug_insn 535 534 537 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 -1
     (nil))
(insn 537 535 538 58 (set (reg:SI 189 [ _177 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 538 537 540 58 (set (reg:SI 190 [ _178 ])
        (ior:SI (reg:SI 189 [ _177 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ _177 ])
        (nil)))
(insn 540 538 541 58 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 190 [ _178 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_DEAD (reg:SI 190 [ _178 ])
            (nil))))
(debug_insn 541 540 543 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:5 -1
     (nil))
(call_insn 543 541 1173 58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1173 543 546 58 (set (reg:SI 457)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 546 1173 547 58 (var_location:QI status (subreg:QI (reg:SI 457) 0)) -1
     (nil))
(debug_insn 547 546 548 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":965:3 -1
     (nil))
(debug_insn 548 547 549 58 (var_location:SI UserType (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 549 548 550 58 (var_location:SI UserConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 550 549 551 58 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 551 550 552 58 (var_location:SI optr_reg_mask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 552 551 554 58 (var_location:SI optr_reg_val (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(jump_insn 554 552 555 58 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 457)
                        (const_int 0 [0]))
                    (label_ref 559)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 457)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 4 (nil))))
 -> 559)
(note 555 554 556 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 556 555 1198 59 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1198 556 1199 59 (set (pc)
        (label_ref 564)) 284 {*arm_jump}
     (nil)
 -> 564)
(barrier 1199 1198 559)
(code_label 559 1199 560 60 96 (nil) [1 uses])
(note 560 559 561 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 561 560 562 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:7 -1
     (nil))
(debug_insn 562 561 563 60 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 -1
     (nil))
(insn 563 562 14 60 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 563 564 60 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 564 14 565 61 78 (nil) [3 uses])
(note 565 564 573 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 573 565 566 61 NOTE_INSN_DELETED)
(debug_insn 566 573 567 61 (var_location:SI UserType (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 567 566 568 61 (var_location:SI UserConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 568 567 569 61 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 569 568 570 61 (var_location:SI optr_reg_mask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 570 569 571 61 (var_location:SI optr_reg_val (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 571 570 572 61 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 572 571 574 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:3 -1
     (nil))
(insn 574 572 575 61 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 575 574 576 61 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 832)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 832)
(note 576 575 577 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 577 576 578 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:5 -1
     (nil))
(insn 578 577 579 62 (set (reg:SI 125 [ _19 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 32 [0x20])) [1 pOBInit_49(D)->PCROPStartAddr+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 579 578 580 62 (set (reg:SI 126 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 36 [0x24])) [1 pOBInit_49(D)->PCROPEndAddr+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 580 579 581 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _19 ])
            (reg:SI 126 [ _20 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 581 580 582 62 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 832)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 832)
(note 582 581 600 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(note 600 582 604 63 NOTE_INSN_DELETED)
(note 604 600 583 63 NOTE_INSN_DELETED)
(debug_insn 583 604 598 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:7 -1
     (nil))
(insn 598 583 584 63 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 584 598 585 63 (set (reg:SI 127 [ _21 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 28 [0x1c])) [1 pOBInit_49(D)->PCROPConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 585 584 586 63 (var_location:SI PCROPConfig (reg:SI 127 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 586 585 587 63 (var_location:SI PCROPStartAddr (reg:SI 125 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 587 586 588 63 (var_location:SI PCROPEndAddr (reg:SI 126 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 588 587 589 63 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":985:26 -1
     (nil))
(debug_insn 589 588 590 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":987:3 -1
     (nil))
(debug_insn 590 589 591 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":988:3 -1
     (nil))
(debug_insn 591 590 592 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":989:3 -1
     (nil))
(debug_insn 592 591 593 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":991:3 -1
     (nil))
(debug_insn 593 592 594 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":995:3 -1
     (nil))
(debug_insn 594 593 595 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":996:3 -1
     (nil))
(debug_insn 595 594 596 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":997:3 -1
     (nil))
(debug_insn 596 595 597 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":998:3 -1
     (nil))
(debug_insn 597 596 599 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:3 -1
     (nil))
(call_insn 599 597 1174 63 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1174 599 602 63 (set (reg:SI 458)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 602 1174 603 63 (var_location:QI status (subreg:QI (reg:SI 458) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 -1
     (nil))
(debug_insn 603 602 605 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1003:3 -1
     (nil))
(jump_insn 605 603 606 63 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 458)
                        (const_int 0 [0]))
                    (label_ref 610)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1003:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 458)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 610)
(note 606 605 607 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 607 606 21 64 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 607 1200 64 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1200 21 1201 64 (set (pc)
        (label_ref 832)) 284 {*arm_jump}
     (nil)
 -> 832)
(barrier 1201 1200 610)
(code_label 610 1201 611 65 98 (nil) [1 uses])
(note 611 610 615 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(note 615 611 612 65 NOTE_INSN_DELETED)
(debug_insn 612 615 613 65 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:5 -1
     (nil))
(insn 613 612 614 65 (set (reg/f:SI 350)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 614 613 616 65 (set (reg:SI 193 [ _182 ])
        (mem/v:SI (reg/f:SI 350) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 350)
        (nil)))
(insn 616 614 617 65 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 193 [ _182 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 193 [ _182 ])
        (nil)))
(jump_insn 617 616 618 65 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 637)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 637)
(note 618 617 619 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 619 618 620 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:7 -1
     (nil))
(debug_insn 620 619 621 66 (var_location:SI bank1_addr (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 -1
     (nil))
(debug_insn 621 620 622 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:7 -1
     (nil))
(insn 622 621 623 66 (set (reg/f:SI 352)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 623 622 624 66 (set (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 352)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 624 623 625 66 (set (reg:SI 354)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 625 624 626 66 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 354))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 354)
        (expr_list:REG_DEAD (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 626 625 627 66 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1020)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1020)
(note 627 626 630 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(note 630 627 631 67 NOTE_INSN_DELETED)
(note 631 630 628 67 NOTE_INSN_DELETED)
(insn 628 631 629 67 (set (reg/f:SI 355)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 629 628 632 67 (set (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 355)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 355)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 632 629 633 67 (set (reg:SI 359)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 633 632 634 67 (set (reg:SI 360)
        (and:SI (ashift:SI (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
                (const_int 9 [0x9]))
            (reg:SI 359))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 359)
        (expr_list:REG_DEAD (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
            (nil))))
(insn 634 633 16 67 (set (reg/v:SI 200 [ bank2_addr ])
        (plus:SI (reg:SI 360)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 360)
        (nil)))
(insn 16 634 1202 67 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1202 16 1203 67 (set (pc)
        (label_ref 653)) 284 {*arm_jump}
     (nil)
 -> 653)
(barrier 1203 1202 637)
(code_label 637 1203 638 68 99 (nil) [1 uses])
(note 638 637 639 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 639 638 640 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:7 -1
     (nil))
(insn 640 639 641 68 (set (reg/f:SI 361)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 641 640 642 68 (set (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 361)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 361)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 642 641 643 68 (set (reg:SI 363)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 643 642 644 68 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 363))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 363)
        (expr_list:REG_DEAD (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 644 643 645 68 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1024)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1024)
(note 645 644 648 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(note 648 645 649 69 NOTE_INSN_DELETED)
(note 649 648 646 69 NOTE_INSN_DELETED)
(insn 646 649 647 69 (set (reg/f:SI 364)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 647 646 650 69 (set (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 364)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 364)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 650 647 651 69 (set (reg:SI 368)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 651 650 652 69 (set (reg:SI 369)
        (and:SI (ashift:SI (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
                (const_int 9 [0x9]))
            (reg:SI 368))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 368)
        (expr_list:REG_DEAD (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
            (nil))))
(insn 652 651 15 69 (set (reg/v:SI 206 [ bank1_addr ])
        (plus:SI (reg:SI 369)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(insn 15 652 1204 69 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1015:18 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1204 15 1205 69 (set (pc)
        (label_ref 653)) 284 {*arm_jump}
     (nil)
 -> 653)
(barrier 1205 1204 1020)
(code_label 1020 1205 1019 70 117 (nil) [1 uses])
(note 1019 1020 17 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 17 1019 18 70 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 1206 70 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1206 18 1207 70 (set (pc)
        (label_ref 653)) 284 {*arm_jump}
     (nil)
 -> 653)
(barrier 1207 1206 1024)
(code_label 1024 1207 1023 71 118 (nil) [1 uses])
(note 1023 1024 20 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 20 1023 19 71 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 20 653 71 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1015:18 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 653 19 654 72 100 (nil) [3 uses])
(note 654 653 660 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(note 660 654 655 72 NOTE_INSN_DELETED)
(debug_insn 655 660 656 72 (var_location:SI bank2_addr (reg/v:SI 200 [ bank2_addr ])) -1
     (nil))
(debug_insn 656 655 657 72 (var_location:SI bank1_addr (reg/v:SI 206 [ bank1_addr ])) -1
     (nil))
(debug_insn 657 656 658 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:5 -1
     (nil))
(insn 658 657 659 72 (set (reg/f:SI 370)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 659 658 661 72 (set (reg:SI 207 [ _196 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 661 659 662 72 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 207 [ _196 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 207 [ _196 ])
        (nil)))
(jump_insn 662 661 663 72 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 727)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 727)
(note 663 662 664 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 664 663 665 73 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:7 -1
     (nil))
(insn 665 664 666 73 (set (reg:SI 209 [ _198 ])
        (and:SI (reg:SI 127 [ _21 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:24 90 {*arm_andsi3_insn}
     (nil))
(insn 666 665 667 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _198 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 667 666 668 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 695)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 695)
(note 668 667 675 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(note 675 668 687 74 NOTE_INSN_DELETED)
(note 687 675 669 74 NOTE_INSN_DELETED)
(debug_insn 669 687 670 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:9 -1
     (nil))
(debug_insn 670 669 671 74 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:19 -1
     (nil))
(debug_insn 671 670 674 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 -1
     (nil))
(insn 674 671 686 74 (set (reg:SI 373)
        (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 686 674 673 74 (set (reg:SI 379)
        (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
        (nil)))
(insn 673 686 676 74 (set (reg:SI 212 [ _201 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 676 673 677 74 (set (reg:SI 376)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 677 676 678 74 (set (reg:SI 375)
        (and:SI (reg:SI 212 [ _201 ])
            (reg:SI 376))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ _201 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 212 [ _201 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 678 677 680 74 (set (reg:SI 214 [ _203 ])
        (ior:SI (lshiftrt:SI (reg:SI 373)
                (const_int 4 [0x4]))
            (reg:SI 375))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 375)
        (expr_list:REG_DEAD (reg:SI 373)
            (nil))))
(insn 680 678 681 74 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])
        (reg:SI 214 [ _203 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 214 [ _203 ])
        (nil)))
(debug_insn 681 680 682 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:9 -1
     (nil))
(debug_insn 682 681 683 74 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:19 -1
     (nil))
(debug_insn 683 682 685 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 -1
     (nil))
(insn 685 683 689 74 (set (reg:SI 217 [ _206 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 689 685 690 74 (set (reg:SI 381)
        (and:SI (reg:SI 217 [ _206 ])
            (reg:SI 376))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 376)
        (expr_list:REG_DEAD (reg:SI 217 [ _206 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 217 [ _206 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 690 689 692 74 (set (reg:SI 219 [ _208 ])
        (ior:SI (lshiftrt:SI (reg:SI 379)
                (const_int 4 [0x4]))
            (reg:SI 381))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 381)
        (expr_list:REG_DEAD (reg:SI 379)
            (nil))))
(insn 692 690 1208 74 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 219 [ _208 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 219 [ _208 ])
            (nil))))
(jump_insn 1208 692 1209 74 (set (pc)
        (label_ref 790)) 284 {*arm_jump}
     (nil)
 -> 790)
(barrier 1209 1208 695)
(code_label 695 1209 696 75 102 (nil) [1 uses])
(note 696 695 697 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 697 696 698 75 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:12 -1
     (nil))
(insn 698 697 699 75 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _198 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ _198 ])
        (nil)))
(jump_insn 699 698 700 75 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 790)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 790)
(note 700 699 707 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(note 707 700 719 76 NOTE_INSN_DELETED)
(note 719 707 701 76 NOTE_INSN_DELETED)
(debug_insn 701 719 702 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:9 -1
     (nil))
(debug_insn 702 701 703 76 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:19 -1
     (nil))
(debug_insn 703 702 706 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 -1
     (nil))
(insn 706 703 718 76 (set (reg:SI 385)
        (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 718 706 705 76 (set (reg:SI 391)
        (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
        (nil)))
(insn 705 718 708 76 (set (reg:SI 222 [ _211 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 708 705 709 76 (set (reg:SI 388)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 709 708 710 76 (set (reg:SI 387)
        (and:SI (reg:SI 222 [ _211 ])
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ _211 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 222 [ _211 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 710 709 712 76 (set (reg:SI 224 [ _213 ])
        (ior:SI (lshiftrt:SI (reg:SI 385)
                (const_int 4 [0x4]))
            (reg:SI 387))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 387)
        (expr_list:REG_DEAD (reg:SI 385)
            (nil))))
(insn 712 710 713 76 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])
        (reg:SI 224 [ _213 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 224 [ _213 ])
        (nil)))
(debug_insn 713 712 714 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:9 -1
     (nil))
(debug_insn 714 713 715 76 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:19 -1
     (nil))
(debug_insn 715 714 717 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 -1
     (nil))
(insn 717 715 721 76 (set (reg:SI 227 [ _216 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 721 717 722 76 (set (reg:SI 393)
        (and:SI (reg:SI 227 [ _216 ])
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 388)
        (expr_list:REG_DEAD (reg:SI 227 [ _216 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 227 [ _216 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 722 721 724 76 (set (reg:SI 229 [ _218 ])
        (ior:SI (lshiftrt:SI (reg:SI 391)
                (const_int 4 [0x4]))
            (reg:SI 393))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 393)
        (expr_list:REG_DEAD (reg:SI 391)
            (nil))))
(insn 724 722 1210 76 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])
        (reg:SI 229 [ _218 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 229 [ _218 ])
            (nil))))
(jump_insn 1210 724 1211 76 (set (pc)
        (label_ref 790)) 284 {*arm_jump}
     (nil)
 -> 790)
(barrier 1211 1210 727)
(code_label 727 1211 728 77 101 (nil) [1 uses])
(note 728 727 729 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 729 728 730 77 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:7 -1
     (nil))
(insn 730 729 731 77 (set (reg:SI 230 [ _219 ])
        (and:SI (reg:SI 127 [ _21 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:24 90 {*arm_andsi3_insn}
     (nil))
(insn 731 730 732 77 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _219 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 732 731 733 77 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 760)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 760)
(note 733 732 740 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(note 740 733 752 78 NOTE_INSN_DELETED)
(note 752 740 734 78 NOTE_INSN_DELETED)
(debug_insn 734 752 735 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:9 -1
     (nil))
(debug_insn 735 734 736 78 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 206 [ bank1_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:19 -1
     (nil))
(debug_insn 736 735 739 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 -1
     (nil))
(insn 739 736 751 78 (set (reg:SI 397)
        (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 206 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:38 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 751 739 738 78 (set (reg:SI 403)
        (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 206 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:36 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 206 [ bank1_addr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
            (nil))))
(insn 738 751 741 78 (set (reg:SI 233 [ _223 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 741 738 742 78 (set (reg:SI 400)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 742 741 743 78 (set (reg:SI 399)
        (and:SI (reg:SI 233 [ _223 ])
            (reg:SI 400))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233 [ _223 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 233 [ _223 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 743 742 745 78 (set (reg:SI 235 [ _225 ])
        (ior:SI (lshiftrt:SI (reg:SI 397)
                (const_int 3 [0x3]))
            (reg:SI 399))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 399)
        (expr_list:REG_DEAD (reg:SI 397)
            (nil))))
(insn 745 743 746 78 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])
        (reg:SI 235 [ _225 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 235 [ _225 ])
        (nil)))
(debug_insn 746 745 747 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:9 -1
     (nil))
(debug_insn 747 746 748 78 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 206 [ bank1_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:19 -1
     (nil))
(debug_insn 748 747 750 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 -1
     (nil))
(insn 750 748 754 78 (set (reg:SI 238 [ _228 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 754 750 755 78 (set (reg:SI 405)
        (and:SI (reg:SI 238 [ _228 ])
            (reg:SI 400))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 400)
        (expr_list:REG_DEAD (reg:SI 238 [ _228 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 238 [ _228 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 755 754 757 78 (set (reg:SI 240 [ _230 ])
        (ior:SI (lshiftrt:SI (reg:SI 403)
                (const_int 3 [0x3]))
            (reg:SI 405))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 405)
        (expr_list:REG_DEAD (reg:SI 403)
            (nil))))
(insn 757 755 1212 78 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 240 [ _230 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 240 [ _230 ])
            (nil))))
(jump_insn 1212 757 1213 78 (set (pc)
        (label_ref 790)) 284 {*arm_jump}
     (nil)
 -> 790)
(barrier 1213 1212 760)
(code_label 760 1213 761 79 104 (nil) [1 uses])
(note 761 760 762 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 762 761 763 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:12 -1
     (nil))
(insn 763 762 764 79 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _219 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _219 ])
        (nil)))
(jump_insn 764 763 765 79 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 790)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 790)
(note 765 764 772 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(note 772 765 784 80 NOTE_INSN_DELETED)
(note 784 772 766 80 NOTE_INSN_DELETED)
(debug_insn 766 784 767 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:9 -1
     (nil))
(debug_insn 767 766 768 80 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 200 [ bank2_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:19 -1
     (nil))
(debug_insn 768 767 771 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 -1
     (nil))
(insn 771 768 783 80 (set (reg:SI 409)
        (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 200 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:38 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 783 771 770 80 (set (reg:SI 415)
        (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 200 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:36 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 200 [ bank2_addr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
            (nil))))
(insn 770 783 773 80 (set (reg:SI 243 [ _234 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 773 770 774 80 (set (reg:SI 412)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 774 773 775 80 (set (reg:SI 411)
        (and:SI (reg:SI 243 [ _234 ])
            (reg:SI 412))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 243 [ _234 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 243 [ _234 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 775 774 777 80 (set (reg:SI 245 [ _236 ])
        (ior:SI (lshiftrt:SI (reg:SI 409)
                (const_int 3 [0x3]))
            (reg:SI 411))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 411)
        (expr_list:REG_DEAD (reg:SI 409)
            (nil))))
(insn 777 775 778 80 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])
        (reg:SI 245 [ _236 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 245 [ _236 ])
        (nil)))
(debug_insn 778 777 779 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:9 -1
     (nil))
(debug_insn 779 778 780 80 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 200 [ bank2_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:19 -1
     (nil))
(debug_insn 780 779 782 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 -1
     (nil))
(insn 782 780 786 80 (set (reg:SI 248 [ _239 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 786 782 787 80 (set (reg:SI 417)
        (and:SI (reg:SI 248 [ _239 ])
            (reg:SI 412))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 412)
        (expr_list:REG_DEAD (reg:SI 248 [ _239 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 248 [ _239 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 787 786 789 80 (set (reg:SI 250 [ _241 ])
        (ior:SI (lshiftrt:SI (reg:SI 415)
                (const_int 3 [0x3]))
            (reg:SI 417))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 417)
        (expr_list:REG_DEAD (reg:SI 415)
            (nil))))
(insn 789 787 790 80 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])
        (reg:SI 250 [ _241 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 250 [ _241 ])
            (nil))))
(code_label 790 789 791 81 103 (nil) [5 uses])
(note 791 790 810 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(note 810 791 821 81 NOTE_INSN_DELETED)
(note 821 810 792 81 NOTE_INSN_DELETED)
(debug_insn 792 821 793 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1071:7 -1
     (nil))
(debug_insn 793 792 794 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 -1
     (nil))
(insn 794 793 797 81 (set (reg/f:SI 420)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 797 794 795 81 (set (reg:SI 422)
        (and:SI (reg:SI 127 [ _21 ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _21 ])
        (nil)))
(insn 795 797 796 81 (set (reg:SI 251 [ _242 ])
        (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 796 795 798 81 (set (reg:SI 421)
        (and:SI (reg:SI 251 [ _242 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ _242 ])
        (nil)))
(insn 798 796 800 81 (set (reg:SI 254 [ _245 ])
        (ior:SI (reg:SI 421)
            (reg:SI 422))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 422)
        (expr_list:REG_DEAD (reg:SI 421)
            (nil))))
(insn 800 798 801 81 (set (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 254 [ _245 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254 [ _245 ])
        (nil)))
(debug_insn 801 800 803 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 -1
     (nil))
(insn 803 801 804 81 (set (reg:SI 255 [ _246 ])
        (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 804 803 806 81 (set (reg:SI 256 [ _247 ])
        (ior:SI (reg:SI 255 [ _246 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255 [ _246 ])
        (nil)))
(insn 806 804 807 81 (set (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 256 [ _247 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 420)
        (expr_list:REG_DEAD (reg:SI 256 [ _247 ])
            (nil))))
(debug_insn 807 806 808 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:5 -1
     (nil))
(insn 808 807 809 81 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 809 808 1175 81 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1175 809 812 81 (set (reg:SI 459)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 812 1175 813 81 (var_location:QI status (subreg:QI (reg:SI 459) 0)) -1
     (nil))
(debug_insn 813 812 814 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1083:3 -1
     (nil))
(debug_insn 814 813 815 81 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 815 814 816 81 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 816 815 817 81 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 817 816 818 81 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 818 817 819 81 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 819 818 820 81 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 820 819 822 81 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(jump_insn 822 820 823 81 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 459)
                        (const_int 0 [0]))
                    (label_ref 827)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 459)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 4 (nil))))
 -> 827)
(note 823 822 824 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 824 823 1214 82 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1214 824 1215 82 (set (pc)
        (label_ref 832)) 284 {*arm_jump}
     (nil)
 -> 832)
(barrier 1215 1214 827)
(code_label 827 1215 828 83 105 (nil) [1 uses])
(note 828 827 829 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 829 828 830 83 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:9 -1
     (nil))
(debug_insn 830 829 831 83 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 -1
     (nil))
(insn 831 830 22 83 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 831 832 83 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 832 22 833 84 97 (nil) [4 uses])
(note 833 832 843 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(note 843 833 834 84 NOTE_INSN_DELETED)
(debug_insn 834 843 835 84 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 835 834 836 84 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 836 835 837 84 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 837 836 838 84 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 838 837 839 84 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 839 838 840 84 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 840 839 841 84 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 841 840 842 84 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 842 841 844 84 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:3 -1
     (nil))
(insn 844 842 845 84 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 845 844 846 84 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 927)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 927)
(note 846 845 859 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(note 859 846 863 85 NOTE_INSN_DELETED)
(note 863 859 847 85 NOTE_INSN_DELETED)
(debug_insn 847 863 848 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:5 -1
     (nil))
(insn 848 847 849 85 (set (reg:SI 129 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 44 [0x2c])) [1 pOBInit_49(D)->SecBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 849 848 850 85 (set (reg:SI 130 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 48 [0x30])) [1 pOBInit_49(D)->SecSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 850 849 851 85 (var_location:SI SecBank (reg:SI 129 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 851 850 852 85 (var_location:SI SecSize (reg:SI 130 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 852 851 853 85 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1103:26 -1
     (nil))
(debug_insn 853 852 854 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1105:3 -1
     (nil))
(debug_insn 854 853 855 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1108:3 -1
     (nil))
(debug_insn 855 854 856 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1109:3 -1
     (nil))
(debug_insn 856 855 857 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:3 -1
     (nil))
(insn 857 856 858 85 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 858 857 1176 85 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1176 858 861 85 (set (reg:SI 460)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 861 1176 862 85 (var_location:QI status (subreg:QI (reg:SI 460) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 -1
     (nil))
(debug_insn 862 861 864 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1114:3 -1
     (nil))
(jump_insn 864 862 865 85 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 460)
                        (const_int 0 [0]))
                    (label_ref 869)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1114:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 460)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 869)
(note 865 864 866 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 866 865 23 86 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 866 1216 86 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1216 23 1217 86 (set (pc)
        (label_ref 927)) 284 {*arm_jump}
     (nil)
 -> 927)
(barrier 1217 1216 869)
(code_label 869 1217 870 87 107 (nil) [1 uses])
(note 870 869 871 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(debug_insn 871 870 872 87 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:5 -1
     (nil))
(insn 872 871 873 87 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 873 872 874 87 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 884)
(note 874 873 875 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(debug_insn 875 874 876 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 -1
     (nil))
(insn 876 875 877 88 (set (reg/f:SI 429)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 877 876 878 88 (set (reg:SI 259 [ _251 ])
        (mem/v:SI (plus:SI (reg/f:SI 429)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 878 877 879 88 (set (reg:SI 430)
        (and:SI (reg:SI 259 [ _251 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 259 [ _251 ])
        (nil)))
(insn 879 878 881 88 (set (reg:SI 261 [ _253 ])
        (ior:SI (reg:SI 430)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 430)
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 881 879 1218 88 (set (mem/v:SI (plus:SI (reg/f:SI 429)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])
        (reg:SI 261 [ _253 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 429)
        (expr_list:REG_DEAD (reg:SI 261 [ _253 ])
            (nil))))
(jump_insn 1218 881 1219 88 (set (pc)
        (label_ref 897)) 284 {*arm_jump}
     (nil)
 -> 897)
(barrier 1219 1218 884)
(code_label 884 1219 885 89 108 (nil) [1 uses])
(note 885 884 886 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(debug_insn 886 885 887 89 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:10 -1
     (nil))
(insn 887 886 888 89 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
        (nil)))
(jump_insn 888 887 889 89 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 897)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 897)
(note 889 888 890 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(debug_insn 890 889 891 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 -1
     (nil))
(insn 891 890 892 90 (set (reg/f:SI 432)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 892 891 893 90 (set (reg:SI 262 [ _254 ])
        (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 893 892 894 90 (set (reg:SI 433)
        (and:SI (reg:SI 262 [ _254 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 262 [ _254 ])
        (nil)))
(insn 894 893 896 90 (set (reg:SI 264 [ _256 ])
        (ior:SI (reg:SI 433)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 433)
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 896 894 897 90 (set (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])
        (reg:SI 264 [ _256 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 432)
        (expr_list:REG_DEAD (reg:SI 264 [ _256 ])
            (nil))))
(code_label 897 896 898 91 109 (nil) [2 uses])
(note 898 897 909 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(note 909 898 916 91 NOTE_INSN_DELETED)
(note 916 909 899 91 NOTE_INSN_DELETED)
(debug_insn 899 916 900 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1129:5 -1
     (nil))
(debug_insn 900 899 901 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 -1
     (nil))
(insn 901 900 902 91 (set (reg/f:SI 435)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 902 901 903 91 (set (reg:SI 265 [ _257 ])
        (mem/v:SI (plus:SI (reg/f:SI 435)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 903 902 905 91 (set (reg:SI 266 [ _258 ])
        (ior:SI (reg:SI 265 [ _257 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 265 [ _257 ])
        (nil)))
(insn 905 903 906 91 (set (mem/v:SI (plus:SI (reg/f:SI 435)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 266 [ _258 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 435)
        (expr_list:REG_DEAD (reg:SI 266 [ _258 ])
            (nil))))
(debug_insn 906 905 907 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:5 -1
     (nil))
(insn 907 906 908 91 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 908 907 1177 91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1177 908 911 91 (set (reg:SI 461)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 911 1177 912 91 (var_location:QI status (subreg:QI (reg:SI 461) 0)) -1
     (nil))
(debug_insn 912 911 913 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1139:3 -1
     (nil))
(debug_insn 913 912 914 91 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 914 913 915 91 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 915 914 917 91 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(jump_insn 917 915 918 91 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 461)
                        (const_int 0 [0]))
                    (label_ref 922)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 461)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 12 (nil))))
 -> 922)
(note 918 917 919 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 919 918 1220 92 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1220 919 1221 92 (set (pc)
        (label_ref 927)) 284 {*arm_jump}
     (nil)
 -> 927)
(barrier 1221 1220 922)
(code_label 922 1221 923 93 110 (nil) [1 uses])
(note 923 922 924 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(debug_insn 924 923 925 93 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:7 -1
     (nil))
(debug_insn 925 924 926 93 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 -1
     (nil))
(insn 926 925 24 93 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 926 927 93 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 927 24 928 94 106 (nil) [3 uses])
(note 928 927 934 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(note 934 928 929 94 NOTE_INSN_DELETED)
(debug_insn 929 934 930 94 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 930 929 931 94 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 931 930 932 94 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 932 931 933 94 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 933 932 935 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:3 -1
     (nil))
(insn 935 933 936 94 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 936 935 937 94 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 983)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 983)
(note 937 936 947 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(note 947 937 951 95 NOTE_INSN_DELETED)
(note 951 947 938 95 NOTE_INSN_DELETED)
(debug_insn 938 951 945 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:5 -1
     (nil))
(insn 945 938 939 95 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 939 945 940 95 (set (reg:SI 132 [ _30 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 40 [0x28])) [1 pOBInit_49(D)->BootEntryPoint+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 278 [ pOBInit ])
        (nil)))
(debug_insn 940 939 941 95 (var_location:SI BootLockConfig (reg:SI 132 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 941 940 942 95 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1156:26 -1
     (nil))
(debug_insn 942 941 943 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1158:3 -1
     (nil))
(debug_insn 943 942 944 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1161:3 -1
     (nil))
(debug_insn 944 943 946 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:3 -1
     (nil))
(call_insn 946 944 1178 95 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1178 946 949 95 (set (reg:SI 462)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 949 1178 950 95 (var_location:QI status (subreg:QI (reg:SI 462) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 -1
     (nil))
(debug_insn 950 949 952 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1166:3 -1
     (nil))
(jump_insn 952 950 980 95 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 462)
                        (const_int 0 [0]))
                    (label_ref 956)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1166:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 462)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 956)
(code_label 980 952 953 96 113 (nil) [1 uses])
(note 953 980 25 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 25 953 1222 96 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":381:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1222 25 1223 96 (set (pc)
        (label_ref 983)) 284 {*arm_jump}
     (nil)
 -> 983)
(barrier 1223 1222 956)
(code_label 956 1223 957 97 112 (nil) [1 uses])
(note 957 956 974 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(note 974 957 981 97 NOTE_INSN_DELETED)
(note 981 974 958 97 NOTE_INSN_DELETED)
(debug_insn 958 981 959 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 -1
     (nil))
(insn 959 958 960 97 (set (reg/f:SI 440)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 960 959 961 97 (set (reg:SI 269 [ _262 ])
        (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 961 960 962 97 (set (reg:SI 441)
        (and:SI (reg:SI 269 [ _262 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 269 [ _262 ])
        (nil)))
(insn 962 961 964 97 (set (reg:SI 271 [ _264 ])
        (ior:SI (reg:SI 441)
            (reg:SI 132 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 441)
        (expr_list:REG_DEAD (reg:SI 132 [ _30 ])
            (nil))))
(insn 964 962 965 97 (set (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])
        (reg:SI 271 [ _264 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 271 [ _264 ])
        (nil)))
(debug_insn 965 964 967 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 -1
     (nil))
(insn 967 965 972 97 (set (reg:SI 272 [ _265 ])
        (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 972 967 968 97 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 968 972 970 97 (set (reg:SI 273 [ _266 ])
        (ior:SI (reg:SI 272 [ _265 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 272 [ _265 ])
        (nil)))
(insn 970 968 971 97 (set (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 273 [ _266 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 440)
        (expr_list:REG_DEAD (reg:SI 273 [ _266 ])
            (nil))))
(debug_insn 971 970 973 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:5 -1
     (nil))
(call_insn 973 971 1179 97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1179 973 976 97 (set (reg:SI 463)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 976 1179 977 97 (var_location:QI status (subreg:QI (reg:SI 463) 0)) -1
     (nil))
(debug_insn 977 976 978 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1177:3 -1
     (nil))
(debug_insn 978 977 979 97 (var_location:SI BootLockConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 979 978 982 97 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(jump_insn 982 979 983 97 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 463)
                        (const_int 0 [0]))
                    (label_ref 980)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 463)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 12 (nil))))
 -> 980)
(code_label 983 982 984 98 111 (nil) [2 uses])
(note 984 983 985 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(debug_insn 985 984 986 98 (var_location:SI BootLockConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 986 985 987 98 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 987 986 988 98 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 988 987 989 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(debug_insn 989 988 991 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(insn 991 989 993 98 (set (reg:SI 447)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 993 991 994 98 (set (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 447) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 450)
        (expr_list:REG_DEAD (reg:SI 447)
            (nil))))
(debug_insn 994 993 995 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(debug_insn 995 994 1224 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":388:3 -1
     (nil))
(jump_insn 1224 995 1225 98 (set (pc)
        (label_ref 996)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":388:10 284 {*arm_jump}
     (nil)
 -> 996)
(barrier 1225 1224 1008)
(code_label 1008 1225 1007 99 114 (nil) [1 uses])
(note 1007 1008 26 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 26 1007 996 99 (set (reg/v:SI 277 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 996 26 997 100 68 (nil) [1 uses])
(note 997 996 1002 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1002 997 1003 100 (set (reg/i:SI 0 r0)
        (reg/v:SI 277 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 277 [ <retval> ])
        (nil)))
(insn 1003 1002 1254 100 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":389:1 -1
     (nil))
(note 1254 1003 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_OBGetConfig (HAL_FLASHEx_OBGetConfig, funcdef_no=332, decl_uid=8835, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 47 count 34 (    1)


HAL_FLASHEx_OBGetConfig

Dataflow summary:
def_info->table_size = 165, use_info->table_size = 360
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,33u} r13={1d,33u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,14u} r102={1d,33u} r103={1d,32u} r113={1d,6u} r114={6d,4u} r115={1d,4u} r118={1d,3u} r121={1d,3u} r123={1d,1u} r124={2d,5u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r151={1d,1u} r158={4d,3u} r164={4d,3u} r165={1d,1u} r167={1d,2u} r171={1d,2u} r175={1d,2u} r179={1d,2u} r183={1d,2u} r187={1d,2u} r191={1d,2u} r195={1d,2u} r199={1d,1u} r202={1d,37u} r203={1d,4u} r204={1d,2u} r205={1d,1u} r208={1d,1u} r209={1d,2u} r210={1d,1u} r213={1d,1u} r214={1d,2u} r215={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u,1e} r227={1d,1u} r228={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u,1e} r236={1d,1u} r237={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,9u} r247={1d,2u} r248={1d,1u} r249={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,2u} r258={1d,1u} r259={1d,1u} r263={1d,1u} r264={1d,1u} r267={1d,2u} r268={1d,1u} r269={1d,1u} r273={1d,1u} r274={1d,1u} r277={1d,2u} r278={1d,1u} r279={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,3u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r301={1d,1u} r302={1d,1u} 
;;    total ref usage 480{148d,330u,2e} in 304{304 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d38(102){ }d39(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 202 302
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 202 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202

( 2 )->[3]->( 32 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202

( 3 )->[4]->( 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 2 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  def 	 100 [cc] 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  gen 	 203
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203

( 5 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 131 133 204 205 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 131 133 204 205 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 136 138 209 210 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 136 138 209 210 213
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 141 143 214 215 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 141 143 214 215 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 9 6 4 8 32 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 124 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  gen 	 100 [cc] 123 124 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  gen 	 100 [cc] 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202

( 10 11 )->[12]->( 13 28 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 202
;; lr  def 	 100 [cc] 115 121 220 221 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  gen 	 100 [cc] 115 121 220 221 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  def 	 100 [cc] 114 151 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 114 151 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 225 226 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 225 226 227
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 14 )->[15]->( 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164 228 230 232 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164 228 230 232 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202

( 13 )->[16]->( 17 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 234 235 236
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 234 235 236
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 16 )->[17]->( 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164 237 239 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164 237 239 241 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202

( 14 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202

( 16 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202

( 19 17 15 18 )->[20]->( 21 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 165 243
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  gen 	 100 [cc] 165 243
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243

( 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243

( 21 )->[22]->( 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 243
;; lr  def 	 167 171 247 248 249 253 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 167 171 247 248 249 253 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 21 )->[23]->( 27 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u210(7){ }u211(13){ }u212(102){ }u213(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 243
;; lr  def 	 175 179 257 258 259 263 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 175 179 257 258 259 263 264
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 20 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u232(7){ }u233(13){ }u234(102){ }u235(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243

( 24 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u238(7){ }u239(13){ }u240(102){ }u241(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 164 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 202 243
;; lr  def 	 183 187 267 268 269 273 274
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 164 202 243
;; live  gen 	 183 187 267 268 269 273 274
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 202 243
;; lr  def 	 191 195 277 278 279 283 284
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 202 243
;; live  gen 	 191 195 277 278 279 283 284
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202

( 23 26 22 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u286(7){ }u287(13){ }u288(102){ }u289(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 202
;; lr  def 	 199 285 286 287
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 199 285 286 287
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 27 12 )->[28]->( 29 33 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u296(7){ }u297(13){ }u298(102){ }u299(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  def 	 100 [cc] 118 125 288 289 290 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  gen 	 100 [cc] 118 125 288 289 290 291
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289

( 28 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u311(7){ }u312(13){ }u313(102){ }u314(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202
;; lr  def 	 100 [cc] 292
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; live  gen 	 100 [cc] 292
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289

( 29 )->[30]->( 33 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u322(7){ }u323(13){ }u324(102){ }u325(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  def 	 127 294
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  gen 	 127 294
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 29 )->[31]->( 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u330(7){ }u331(13){ }u332(102){ }u333(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  def 	 129 296
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  gen 	 129 296
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 )->[32]->( 10 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }u341(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  def 	 114 146 148 297 298 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  gen 	 114 146 148 297 298 301
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202

( 30 28 31 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u353(7){ }u354(13){ }u355(102){ }u356(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 430 to worklist
  Adding insn 45 to worklist
  Adding insn 35 to worklist
  Adding insn 432 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 67 to worklist
  Adding insn 434 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 110 to worklist
  Adding insn 105 to worklist
  Adding insn 137 to worklist
  Adding insn 130 to worklist
  Adding insn 123 to worklist
  Adding insn 118 to worklist
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 141 to worklist
  Adding insn 167 to worklist
  Adding insn 436 to worklist
  Adding insn 185 to worklist
  Adding insn 438 to worklist
  Adding insn 440 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 207 to worklist
  Adding insn 442 to worklist
  Adding insn 228 to worklist
  Adding insn 221 to worklist
  Adding insn 218 to worklist
  Adding insn 211 to worklist
  Adding insn 444 to worklist
  Adding insn 253 to worklist
  Adding insn 246 to worklist
  Adding insn 243 to worklist
  Adding insn 236 to worklist
  Adding insn 260 to worklist
  Adding insn 446 to worklist
  Adding insn 281 to worklist
  Adding insn 274 to worklist
  Adding insn 271 to worklist
  Adding insn 264 to worklist
  Adding insn 306 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 289 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 339 to worklist
  Adding insn 332 to worklist
  Adding insn 330 to worklist
  Adding insn 325 to worklist
  Adding insn 351 to worklist
  Adding insn 343 to worklist
  Adding insn 448 to worklist
  Adding insn 357 to worklist
  Adding insn 355 to worklist
  Adding insn 450 to worklist
  Adding insn 367 to worklist
  Adding insn 365 to worklist
  Adding insn 452 to worklist
  Adding insn 402 to worklist
  Adding insn 399 to worklist
  Adding insn 396 to worklist
  Adding insn 394 to worklist
Finished finding needed instructions:
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 356 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 366 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
  Adding insn 350 to worklist
  Adding insn 342 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
  Adding insn 338 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 329 to worklist
  Adding insn 324 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 311 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
  Adding insn 206 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 270 to worklist
  Adding insn 269 to worklist
  Adding insn 268 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 305 to worklist
  Adding insn 304 to worklist
  Adding insn 295 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
  Adding insn 259 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
  Adding insn 202 to worklist
  Adding insn 199 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
  Adding insn 11 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
  Adding insn 10 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 157 to worklist
  Adding insn 154 to worklist
  Adding insn 140 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
  Adding insn 136 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 122 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
  Adding insn 426 to worklist
  Adding insn 425 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 6 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 5 to worklist
  Adding insn 78 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 4 to worklist
  Adding insn 94 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
  Adding insn 66 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
  Adding insn 34 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 7 to worklist
  Adding insn 401 to worklist
  Adding insn 395 to worklist
  Adding insn 393 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
  Adding insn 8 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
  Adding insn 26 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 2 to worklist
  Adding insn 429 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 47 count 34 (    1)

Pass 0 for finding pseudo/allocno costs


  r302 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r301 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r298 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r297 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:9988 VFP_LO_REGS:9988 ALL_REGS:9988 MEM:5675
  r296 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r294 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r292 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r291 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r290 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r289 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:35135 VFP_LO_REGS:35135 ALL_REGS:35135 MEM:19090
  r288 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r287 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r286 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r285 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7395 VFP_LO_REGS:7395 ALL_REGS:7395 MEM:3825
  r284 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r283 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r279 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r278 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r277 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:1232 VFP_LO_REGS:1232 ALL_REGS:1232 MEM:700
  r274 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r273 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r269 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r268 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r267 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1892 VFP_LO_REGS:1892 ALL_REGS:1892 MEM:1075
  r264 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r263 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r259 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r258 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r257 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:1232 VFP_LO_REGS:1232 ALL_REGS:1232 MEM:700
  r254 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r253 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r249 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r248 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r247 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1892 VFP_LO_REGS:1892 ALL_REGS:1892 MEM:1075
  r243 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:11655 VFP_LO_REGS:11655 ALL_REGS:11655 MEM:6665
  r242 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r241 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r239 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r237 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r236 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3683 VFP_LO_REGS:3683 ALL_REGS:3683 MEM:1905
  r235 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r234 costs: LO_REGS:0 HI_REGS:254 CALLER_SAVE_REGS:254 EVEN_REG:254 GENERAL_REGS:254 VFP_D0_D7_REGS:3683 VFP_LO_REGS:3683 ALL_REGS:3683 MEM:1905
  r233 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r232 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r230 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r228 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r227 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3683 VFP_LO_REGS:3683 ALL_REGS:3683 MEM:1905
  r226 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r225 costs: LO_REGS:0 HI_REGS:254 CALLER_SAVE_REGS:254 EVEN_REG:254 GENERAL_REGS:254 VFP_D0_D7_REGS:3683 VFP_LO_REGS:3683 ALL_REGS:3683 MEM:1905
  r223 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7395 VFP_LO_REGS:7395 ALL_REGS:7395 MEM:3825
  r222 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r221 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r220 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r219 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r218 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r215 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r214 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:2728 VFP_LO_REGS:2728 ALL_REGS:2728 MEM:1550
  r213 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r210 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r209 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:4136 VFP_LO_REGS:4136 ALL_REGS:4136 MEM:2350
  r208 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r205 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r204 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:12232 VFP_LO_REGS:12232 ALL_REGS:12232 MEM:6950
  r203 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:13910 VFP_LO_REGS:13910 ALL_REGS:13910 MEM:5384
  r202 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:163975 VFP_LO_REGS:163975 ALL_REGS:163975 MEM:103650
  r199 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r195 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r191 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r187 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r183 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r179 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r175 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r171 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r167 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r165 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r164 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:4930 VFP_LO_REGS:4930 ALL_REGS:4930 MEM:2550
  r158 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:4480 VFP_LO_REGS:4480 ALL_REGS:4480 MEM:2250
  r151 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r148 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r146 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r143 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r141 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r138 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r136 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r133 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r131 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r129 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 MEM:2970
  r127 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 MEM:1529
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:80550 VFP_LO_REGS:80550 ALL_REGS:80550 MEM:53700
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36150 VFP_LO_REGS:36150 ALL_REGS:36150 MEM:24100
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37635 VFP_LO_REGS:37635 ALL_REGS:37635 MEM:25090
  r114 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:46331 VFP_LO_REGS:46331 ALL_REGS:46331 MEM:25529
  r113 costs: LO_REGS:0 HI_REGS:2660 CALLER_SAVE_REGS:2660 EVEN_REG:2660 GENERAL_REGS:2660 VFP_D0_D7_REGS:48555 VFP_LO_REGS:48555 ALL_REGS:48555 MEM:32370


Pass 1 for finding pseudo/allocno costs

    r302: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r301: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r300: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r299: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r298: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r294: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r293: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r292: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r291: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r290: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r289: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r288: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r287: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r285: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r282: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r281: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r280: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r279: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r278: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r277: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r274: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r273: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r270: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r269: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r267: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r265: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r262: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r261: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r257: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r247: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r302 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r301 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r298 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r297 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:10215 VFP_LO_REGS:10215 ALL_REGS:10215 MEM:6810
  r296 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r294 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r292 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r291 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r290 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r289 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36135 VFP_LO_REGS:36135 ALL_REGS:36135 MEM:24090
  r288 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r287 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r286 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r285 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r284 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r283 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r279 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r278 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r277 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:1260 VFP_LO_REGS:1260 ALL_REGS:1260 MEM:840
  r274 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r273 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r269 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r268 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r267 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1935 VFP_LO_REGS:1935 ALL_REGS:1935 MEM:1290
  r264 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r263 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r259 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r258 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r257 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:1260 VFP_LO_REGS:1260 ALL_REGS:1260 MEM:840
  r254 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r253 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r249 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r248 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r247 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1935 VFP_LO_REGS:1935 ALL_REGS:1935 MEM:1290
  r243 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:11910 VFP_LO_REGS:11910 ALL_REGS:11910 MEM:7940
  r242 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r241 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r239 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r237 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r236 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r235 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r234 costs: LO_REGS:0 HI_REGS:254 CALLER_SAVE_REGS:254 EVEN_REG:254 GENERAL_REGS:254 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r233 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r232 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r230 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r228 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r227 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r226 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r225 costs: LO_REGS:0 HI_REGS:254 CALLER_SAVE_REGS:254 EVEN_REG:254 GENERAL_REGS:254 VFP_D0_D7_REGS:3810 VFP_LO_REGS:3810 ALL_REGS:3810 MEM:2540
  r223 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r222 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r221 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r220 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r219 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r218 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r215 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r214 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:2790 VFP_LO_REGS:2790 ALL_REGS:2790 MEM:1860
  r213 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r210 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r209 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:4230 VFP_LO_REGS:4230 ALL_REGS:4230 MEM:2820
  r208 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r205 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r204 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:12510 VFP_LO_REGS:12510 ALL_REGS:12510 MEM:8340
  r203 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:16410 VFP_LO_REGS:16410 ALL_REGS:16410 MEM:10940
  r202 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:168975 VFP_LO_REGS:168975 ALL_REGS:168975 MEM:112650
  r199 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r195 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r191 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r187 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r183 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r179 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r175 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r171 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r167 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r165 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r164 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r158 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:4650 VFP_LO_REGS:4650 ALL_REGS:4650 MEM:3100
  r151 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r148 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r146 costs: LO_REGS:0 HI_REGS:454 CALLER_SAVE_REGS:454 EVEN_REG:454 GENERAL_REGS:454 VFP_D0_D7_REGS:6810 VFP_LO_REGS:6810 ALL_REGS:6810 MEM:4540
  r143 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r141 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r138 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r136 costs: LO_REGS:0 HI_REGS:188 CALLER_SAVE_REGS:188 EVEN_REG:188 GENERAL_REGS:188 VFP_D0_D7_REGS:2820 VFP_LO_REGS:2820 ALL_REGS:2820 MEM:1880
  r133 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r131 costs: LO_REGS:0 HI_REGS:556 CALLER_SAVE_REGS:556 EVEN_REG:556 GENERAL_REGS:556 VFP_D0_D7_REGS:8340 VFP_LO_REGS:8340 ALL_REGS:8340 MEM:5560
  r129 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 MEM:5400
  r127 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 MEM:2780
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:80550 VFP_LO_REGS:80550 ALL_REGS:80550 MEM:53700
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36150 VFP_LO_REGS:36150 ALL_REGS:36150 MEM:24100
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37635 VFP_LO_REGS:37635 ALL_REGS:37635 MEM:25090
  r114 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:49170 VFP_LO_REGS:49170 ALL_REGS:49170 MEM:32780
  r113 costs: LO_REGS:0 HI_REGS:2660 CALLER_SAVE_REGS:2660 EVEN_REG:2660 GENERAL_REGS:2660 VFP_D0_D7_REGS:48555 VFP_LO_REGS:48555 ALL_REGS:48555 MEM:32370

;;   ======================================================
;;   -- basic block 2 from 429 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 429 r302=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r202=r302                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r113=[r202+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 cc=cmp(r113,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 pc={(leu(cc,0))?L31:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 18
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 cc=cmp(r113,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 pc={(cc==0)?L374:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 26
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 8 to 430 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r114=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 430 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 430

;;   ======================================================
;;   -- basic block 5 from 33 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r203=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 [r202]=r203                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 loc r202+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 loc r202+0xc                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 loc D#18                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 loc D#17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 {pc={(r113!=0)?L60:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 33
;;   new tail = 45

;;   ======================================================
;;   -- basic block 6 from 47 to 432 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r204=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r114=r203                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r131=[r204+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  50 r205=r131&0x7f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  51 [r202+0x8]=r205                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  54 r133=[r204+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  56 r208=zxt(r133,0x7,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  57 [r202+0xc]=r208                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 432 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 47
;;   new tail = 432

;;   ======================================================
;;   -- basic block 7 from 62 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 cc=cmp(r113,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 pc={(cc!=0)?L82:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 62
;;   new tail = 67

;;   ======================================================
;;   -- basic block 8 from 69 to 434 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 r209=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r114=r203                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 r136=[r209+0x30]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 r210=r136&0x7f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 [r202+0x8]=r210                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  76 r138=[r209+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  78 r213=zxt(r138,0x7,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  79 [r202+0xc]=r213                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 434 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 69
;;   new tail = 434

;;   ======================================================
;;   -- basic block 9 from 84 to 4 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r214=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r114=r203                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 r141=[r214+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  88 r215=r141&0x7f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 [r202+0x8]=r215                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  92 r143=[r214+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  94 r218=zxt(r143,0x7,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  95 [r202+0xc]=r218                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 84
;;   new tail = 95

;;   ======================================================
;;   -- basic block 10 from 98 to 110 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r219=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r123=[r219+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 106 r124=zxn(r123#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 107 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 109 cc=cmp(r124,0xaa)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 110 pc={(cc==0)?L115:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 98
;;   new tail = 110

;;   ======================================================
;;   -- basic block 11 from 425 to 426 -- before reload
;;   ======================================================

;;	  0--> b  0: i 425 cc=cmp(r124,0xcc)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 426 r124={(cc==0)?r124:0xbb}                :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 425
;;   new tail = 426

;;   ======================================================
;;   -- basic block 12 from 117 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 r220=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 [r202+0x10]=r124                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 123 r121=[r220+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 loc r121&0xffffffffffffff00             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 128 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 132 r115=[r202+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 129 r221=r121&0xffffffffffffff00            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 r222=r115-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 130 [r202+0x18]=r221                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 cc=cmp(r222,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 137 pc={(gtu(cc,0))?L316:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 117
;;   new tail = 137

;;   ======================================================
;;   -- basic block 13 from 139 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r223=0x40010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 r114=r114|0x8                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 [r202]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 loc r202+0x1c                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 144 loc r202+0x20                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 145 loc r202+0x24                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 146 loc D#14                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 loc D#13                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 loc D#12                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 155 r151=[r223]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 157 cc=cmp(zxt(r151,0x1,0x8),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 158 pc={(cc!=0)?L178:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 158

;;   ======================================================
;;   -- basic block 14 from 160 to 167 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 loc 0x8000000                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 r225=0x1fff7500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 r227=0xffff                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 164 r226=zxn([r225+0xe0])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 166 cc=cmp(r226,r227)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 pc={(cc==0)?L414:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 160
;;   new tail = 167

;;   ======================================================
;;   -- basic block 15 from 169 to 436 -- before reload
;;   ======================================================

;;	  0--> b  0: i 169 r228=0x1fff7000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 173 r232=0x1fffe00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 170 r230=[r228+0x5e0]                       :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 174 r233=r230<<0x9&r232                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 r158=r233+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 r164=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 436 pc=L194                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 169
;;   new tail = 436

;;   ======================================================
;;   -- basic block 16 from 180 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 r234=0x1fff7500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 183 r236=0xffff                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 182 r235=zxn([r234+0xe0])                   :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 184 cc=cmp(r235,r236)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 185 pc={(cc==0)?L418:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 180
;;   new tail = 185

;;   ======================================================
;;   -- basic block 17 from 187 to 438 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 r237=0x1fff7000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 191 r241=0x1fffe00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 188 r239=[r237+0x5e0]                       :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 192 r242=r239<<0x9&r241                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 193 r164=r242+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r158=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 438 pc=L194                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 187
;;   new tail = 438

;;   ======================================================
;;   -- basic block 18 from 12 to 440 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r158=0x8040000                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 r164=0x8000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 440 pc=L194                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 12
;;   new tail = 440

;;   ======================================================
;;   -- basic block 19 from 14 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 r164=0x8040000                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r158=0x8000000                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 15
;;   new tail = 14

;;   ======================================================
;;   -- basic block 20 from 196 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i 196 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 loc r164                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 r243=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 200 r165=[r243+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 202 cc=cmp(zxt(r165,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 203 pc={(cc!=0)?L256:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 196
;;   new tail = 203

;;   ======================================================
;;   -- basic block 21 from 205 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 cc=cmp(r115,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 207 pc={(cc!=0)?L231:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 205
;;   new tail = 207

;;   ======================================================
;;   -- basic block 22 from 209 to 442 -- before reload
;;   ======================================================

;;	  0--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 211 r167=[r243+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 loc r167&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 215 r247=0x7fff0                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 216 r248=r167<<0x4&r247                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 217 r249=r248+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 218 [r202+0x20]=r249                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 221 r171=[r243+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 222 loc r171&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 226 r253=r171<<0x4&r247                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 227 r254=r253+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 228 [r202+0x24]=r254                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 442 pc=L307                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 209
;;   new tail = 442

;;   ======================================================
;;   -- basic block 23 from 233 to 444 -- before reload
;;   ======================================================

;;	  0--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 r175=[r243+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 loc r175&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 240 r257=0x7fff0                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 241 r258=r175<<0x4&r257                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 242 r259=r258+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 243 [r202+0x20]=r259                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 244 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 246 r179=[r243+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 247 loc r179&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 251 r263=r179<<0x4&r257                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 252 r264=r263+0x8000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 253 [r202+0x24]=r264                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 444 pc=L307                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 233
;;   new tail = 444

;;   ======================================================
;;   -- basic block 24 from 258 to 260 -- before reload
;;   ======================================================

;;	  0--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 259 cc=cmp(r115,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 260 pc={(cc!=0)?L284:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 258
;;   new tail = 260

;;   ======================================================
;;   -- basic block 25 from 262 to 446 -- before reload
;;   ======================================================

;;	  0--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 r183=[r243+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 loc r183&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 268 r267=0x3fff8                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 269 r268=r183<<0x3&r267                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 270 r269=r268+r164                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 271 [r202+0x20]=r269                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 274 r187=[r243+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 275 loc r187&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 276 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 279 r273=r187<<0x3&r267                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 280 r274=r273+r164                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 281 [r202+0x24]=r274                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 446 pc=L307                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 262
;;   new tail = 446

;;   ======================================================
;;   -- basic block 26 from 286 to 306 -- before reload
;;   ======================================================

;;	  0--> b  0: i 286 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 289 r191=[r243+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 290 loc r191&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 291 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 293 r277=0x3fff8                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 294 r278=r191<<0x3&r277                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 295 r279=r278+r158                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 296 [r202+0x20]=r279                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 297 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 299 r195=[r243+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 300 loc r195&0x7fff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 301 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 304 r283=r195<<0x3&r277                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 305 r284=r283+r158                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 306 [r202+0x24]=r284                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 286
;;   new tail = 306

;;   ======================================================
;;   -- basic block 27 from 309 to 315 -- before reload
;;   ======================================================

;;	  0--> b  0: i 309 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 311 r285=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 312 r199=[r285+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 313 r286=r199&0xffffffff80000000            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 314 r287=r286|r115                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 315 [r202+0x1c]=r287                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 309
;;   new tail = 315

;;   ======================================================
;;   -- basic block 28 from 318 to 339 -- before reload
;;   ======================================================

;;	  0--> b  0: i 318 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 319 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 320 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 321 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 322 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 323 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 329 r289=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 324 r288=r114|0x10                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 325 [r202]=r288                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 326 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 327 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 328 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 330 r125=[r289+0x70]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 334 r118=[r202+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 331 r290=r125&0x10000                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 332 [r202+0x28]=r290                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 333 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 335 r291=r118-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 338 cc=cmp(r291,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 339 pc={(gtu(cc,0))?L405:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 318
;;   new tail = 339

;;   ======================================================
;;   -- basic block 29 from 341 to 351 -- before reload
;;   ======================================================

;;	  0--> b  0: i 341 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 342 r292=r114|0x30                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 343 [r202]=r292                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 344 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 345 loc r202+0x30                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 346 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 347 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 348 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 349 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 350 cc=cmp(r118,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 351 pc={(cc!=0)?L360:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 341
;;   new tail = 351

;;   ======================================================
;;   -- basic block 30 from 353 to 448 -- before reload
;;   ======================================================

;;	  0--> b  0: i 353 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 355 r127=[r289+0x70]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 356 r294=zxn(r127#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 357 [r202+0x30]=r294                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 448 pc=L405                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 353
;;   new tail = 448

;;   ======================================================
;;   -- basic block 31 from 362 to 450 -- before reload
;;   ======================================================

;;	  0--> b  0: i 362 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 365 r129=[r289+0x74]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 366 r296=zxn(r129#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 367 [r202+0x30]=r296                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 370 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 371 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 450 pc=L405                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 362
;;   new tail = 450

;;   ======================================================
;;   -- basic block 32 from 376 to 452 -- before reload
;;   ======================================================

;;	  0--> b  0: i 376 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 377 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 378 loc r202+0x8                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 379 loc r202+0xc                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 381 loc D#16                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 382 loc D#15                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 383 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 384 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 385 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 386 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 387 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 388 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 389 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 390 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 391 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 392 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 393 r297=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r114=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 394 r146=[r297+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 395 r298=r146&0x7f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 396 [r202+0x8]=r298                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 397 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 399 r148=[r297+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 401 r301=zxt(r148,0x7,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 402 [r202+0xc]=r301                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 452 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 376
;;   new tail = 452


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_OBGetConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,33u} r13={1d,33u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,14u} r102={1d,33u} r103={1d,32u} r113={1d,6u} r114={6d,4u} r115={1d,4u} r118={1d,3u} r121={1d,3u} r123={1d,1u} r124={2d,5u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r151={1d,1u} r158={4d,3u} r164={4d,3u} r165={1d,1u} r167={1d,2u} r171={1d,2u} r175={1d,2u} r179={1d,2u} r183={1d,2u} r187={1d,2u} r191={1d,2u} r195={1d,2u} r199={1d,1u} r202={1d,37u} r203={1d,4u} r204={1d,2u} r205={1d,1u} r208={1d,1u} r209={1d,2u} r210={1d,1u} r213={1d,1u} r214={1d,2u} r215={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u,1e} r227={1d,1u} r228={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u,1e} r236={1d,1u} r237={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,9u} r247={1d,2u} r248={1d,1u} r249={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,2u} r258={1d,1u} r259={1d,1u} r263={1d,1u} r264={1d,1u} r267={1d,2u} r268={1d,1u} r269={1d,1u} r273={1d,1u} r274={1d,1u} r277={1d,2u} r278={1d,1u} r279={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,3u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r301={1d,1u} r302={1d,1u} 
;;    total ref usage 480{148d,330u,2e} in 304{304 regular + 0 call} insns.
(note 1 0 16 NOTE_INSN_DELETED)
(note 16 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 16 18 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 18 3 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":401:3 -1
     (nil))
(debug_insn 19 18 429 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:3 -1
     (nil))
(insn 429 19 2 2 (set (reg:SI 302)
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(insn 2 429 20 2 (set (reg/v/f:SI 202 [ pOBInit ])
        (reg:SI 302)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 302)
        (nil)))
(insn 20 2 23 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 4 [0x4])) [1 pOBInit_20(D)->WRPArea+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 20 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 31)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":405:52 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 27 26 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 374)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":405:52 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 374)
(note 30 27 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 30 430 4 (set (reg:SI 114 [ prephitmp_2 ])
        (const_int 6 [0x6])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 430 8 431 4 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 431 430 31)
(code_label 31 431 32 5 200 (nil) [1 uses])
(note 32 31 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 44 32 33 5 NOTE_INSN_DELETED)
(debug_insn 33 44 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:5 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 203)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 5 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 203)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI D#18 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI D#17 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI WRPArea (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 40 39 41 5 (var_location:SI WRPStartOffset (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI WRDPEndOffset (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1236:13 -1
     (nil))
(debug_insn 43 42 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:3 -1
     (nil))
(jump_insn 45 43 46 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 60)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 166267292 (nil)))
 -> 60)
(note 46 45 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 55 46 47 6 NOTE_INSN_DELETED)
(debug_insn 47 55 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:5 -1
     (nil))
(insn 48 47 6 6 (set (reg/f:SI 204)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 48 49 6 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
(insn 49 6 50 6 (set (reg:SI 131 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 6 (set (reg:SI 205)
        (and:SI (reg:SI 131 [ _44 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _44 ])
        (nil)))
(insn 51 50 52 6 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(debug_insn 52 51 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:5 -1
     (nil))
(insn 54 52 56 6 (set (reg:SI 133 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 204)
        (nil)))
(insn 56 54 57 6 (set (reg:SI 208)
        (zero_extract:SI (reg:SI 133 [ _46 ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:71 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 133 [ _46 ])
        (nil)))
(insn 57 56 432 6 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(jump_insn 432 57 433 6 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 433 432 60)
(code_label 60 433 61 7 203 (nil) [1 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (var_location:SI WRPArea (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:8 -1
     (nil))
(insn 66 65 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 67 66 68 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 645200996 (nil)))
 -> 82)
(note 68 67 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 77 68 69 8 NOTE_INSN_DELETED)
(debug_insn 69 77 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:5 -1
     (nil))
(insn 70 69 5 8 (set (reg/f:SI 209)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 70 71 8 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
(insn 71 5 72 8 (set (reg:SI 136 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 210)
        (and:SI (reg:SI 136 [ _49 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _49 ])
        (nil)))
(insn 73 72 74 8 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 74 73 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:5 -1
     (nil))
(insn 76 74 78 8 (set (reg:SI 138 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 209)
        (nil)))
(insn 78 76 79 8 (set (reg:SI 213)
        (zero_extract:SI (reg:SI 138 [ _51 ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:71 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 138 [ _51 ])
        (nil)))
(insn 79 78 434 8 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 213)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(jump_insn 434 79 435 8 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 435 434 82)
(code_label 82 435 83 9 204 (nil) [1 uses])
(note 83 82 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 93 83 84 9 NOTE_INSN_DELETED)
(debug_insn 84 93 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1250:8 -1
     (nil))
(debug_insn 85 84 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:5 -1
     (nil))
(insn 86 85 4 9 (set (reg/f:SI 214)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 86 87 9 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
(insn 87 4 88 9 (set (reg:SI 141 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 9 (set (reg:SI 215)
        (and:SI (reg:SI 141 [ _54 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _54 ])
        (nil)))
(insn 89 88 90 9 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 215)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 90 89 92 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:5 -1
     (nil))
(insn 92 90 94 9 (set (reg:SI 143 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 214)
        (nil)))
(insn 94 92 95 9 (set (reg:SI 218)
        (zero_extract:SI (reg:SI 143 [ _56 ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:71 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 143 [ _56 ])
        (nil)))
(insn 95 94 96 9 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 218)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(code_label 96 95 97 10 202 (nil) [4 uses])
(note 97 96 98 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 10 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 99 98 100 10 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 100 99 101 10 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 101 100 102 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:3 -1
     (nil))
(debug_insn 102 101 103 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1275:17 -1
     (nil))
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:3 -1
     (nil))
(insn 104 103 105 10 (set (reg/f:SI 219)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 10 (set (reg:SI 123 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (nil)))
(insn 106 105 107 10 (set (reg/v:SI 124 [ rdp_level ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ _33 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _33 ])
        (nil)))
(debug_insn 107 106 108 10 (var_location:SI rdp_level (reg/v:SI 124 [ rdp_level ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:12 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:3 -1
     (nil))
(insn 109 108 110 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ rdp_level ])
            (const_int 170 [0xaa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 225163668 (nil)))
 -> 115)
(note 111 110 425 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 425 111 426 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ rdp_level ])
            (const_int 204 [0xcc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1281:12 268 {*arm_cmpsi_insn}
     (nil))
(insn 426 425 115 11 (set (reg/v:SI 124 [ rdp_level ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ rdp_level ])
            (const_int 187 [0xbb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1281:12 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 115 426 116 12 205 (nil) [1 uses])
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 122 12 (var_location:SI rdp_level (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:23 -1
     (nil))
(insn 122 117 118 12 (set (reg/f:SI 220)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 122 119 12 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 16 [0x10])) [1 pOBInit_20(D)->RDPLevel+0 S4 A32])
        (reg/v:SI 124 [ rdp_level ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ rdp_level ])
        (nil)))
(debug_insn 119 118 120 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:3 -1
     (nil))
(debug_insn 120 119 121 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1303:17 -1
     (nil))
(debug_insn 121 120 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:3 -1
     (nil))
(insn 123 121 124 12 (set (reg/v:SI 121 [ user_config ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (nil)))
(debug_insn 124 123 125 12 (var_location:SI user_config (reg/v:SI 121 [ user_config ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 -1
     (nil))
(debug_insn 126 125 127 12 (var_location:SI user_config (and:SI (reg/v:SI 121 [ user_config ])
        (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 -1
     (nil))
(debug_insn 127 126 128 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1308:3 -1
     (nil))
(debug_insn 128 127 132 12 (var_location:SI user_config (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:25 -1
     (nil))
(insn 132 128 129 12 (set (reg:SI 115 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 28 [0x1c])) [1 pOBInit_20(D)->PCROPConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 132 133 12 (set (reg:SI 221 [ user_config ])
        (and:SI (reg/v:SI 121 [ user_config ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ user_config ])
        (nil)))
(insn 133 129 130 12 (set (reg:SI 222)
        (plus:SI (reg:SI 115 [ _4 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:46 7 {*arm_addsi3}
     (nil))
(insn 130 133 131 12 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 24 [0x18])) [1 pOBInit_20(D)->USERConfig+0 S4 A32])
        (reg:SI 221 [ user_config ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 221 [ user_config ])
        (nil)))
(debug_insn 131 130 136 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:3 -1
     (nil))
(insn 136 131 137 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(jump_insn 137 136 138 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 799937660 (nil)))
 -> 316)
(note 138 137 156 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 156 138 139 13 NOTE_INSN_DELETED)
(debug_insn 139 156 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:5 -1
     (nil))
(insn 154 139 140 13 (set (reg/f:SI 223)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 154 141 13 (set (reg:SI 114 [ prephitmp_2 ])
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:25 106 {*iorsi3_insn}
     (nil))
(insn 141 140 142 13 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 114 [ prephitmp_2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 142 141 143 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 143 142 144 13 (var_location:SI D#14 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 28 [0x1c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 144 143 145 13 (var_location:SI D#13 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 145 144 146 13 (var_location:SI D#12 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 36 [0x24]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 146 145 147 13 (var_location:SI PCROPConfig (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 147 146 148 13 (var_location:SI PCROPStartAddr (debug_expr:SI D#13)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 148 147 149 13 (var_location:SI PCROPEndAddr (debug_expr:SI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1322:13 -1
     (nil))
(debug_insn 150 149 151 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1324:3 -1
     (nil))
(debug_insn 151 150 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1325:3 -1
     (nil))
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1327:3 -1
     (nil))
(debug_insn 153 152 155 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:3 -1
     (nil))
(insn 155 153 157 13 (set (reg:SI 151 [ _64 ])
        (mem/v:SI (reg/f:SI 223) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(insn 157 155 158 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 151 [ _64 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151 [ _64 ])
        (nil)))
(jump_insn 158 157 159 13 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 178)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 178)
(note 159 158 160 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 161 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:5 -1
     (nil))
(debug_insn 161 160 162 14 (var_location:SI bank1_addr (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 -1
     (nil))
(debug_insn 162 161 163 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:5 -1
     (nil))
(insn 163 162 165 14 (set (reg/f:SI 225)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 163 164 14 (set (reg:SI 227)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 165 166 14 (set (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 225)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 166 164 167 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 227))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 167 166 168 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 414)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 414)
(note 168 167 171 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 171 168 172 15 NOTE_INSN_DELETED)
(note 172 171 169 15 NOTE_INSN_DELETED)
(insn 169 172 173 15 (set (reg/f:SI 228)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 169 170 15 (set (reg:SI 232)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 173 174 15 (set (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 228)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 174 170 175 15 (set (reg:SI 233)
        (and:SI (ashift:SI (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
                (const_int 9 [0x9]))
            (reg:SI 232))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
            (nil))))
(insn 175 174 11 15 (set (reg/v:SI 158 [ bank2_addr ])
        (plus:SI (reg:SI 233)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 11 175 436 15 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 436 11 437 15 (set (pc)
        (label_ref 194)) 284 {*arm_jump}
     (nil)
 -> 194)
(barrier 437 436 178)
(code_label 178 437 179 16 207 (nil) [1 uses])
(note 179 178 180 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 180 179 181 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:5 -1
     (nil))
(insn 181 180 183 16 (set (reg/f:SI 234)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 181 182 16 (set (reg:SI 236)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 183 184 16 (set (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 234)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 184 182 185 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 236))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 185 184 186 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 418)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 418)
(note 186 185 189 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 189 186 190 17 NOTE_INSN_DELETED)
(note 190 189 187 17 NOTE_INSN_DELETED)
(insn 187 190 191 17 (set (reg/f:SI 237)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 187 188 17 (set (reg:SI 241)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 191 192 17 (set (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 237)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 237)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 192 188 193 17 (set (reg:SI 242)
        (and:SI (ashift:SI (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
                (const_int 9 [0x9]))
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
            (nil))))
(insn 193 192 10 17 (set (reg/v:SI 164 [ bank1_addr ])
        (plus:SI (reg:SI 242)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 242)
        (nil)))
(insn 10 193 438 17 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1338:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 438 10 439 17 (set (pc)
        (label_ref 194)) 284 {*arm_jump}
     (nil)
 -> 194)
(barrier 439 438 414)
(code_label 414 439 413 18 216 (nil) [1 uses])
(note 413 414 12 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 12 413 13 18 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 440 18 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 440 13 441 18 (set (pc)
        (label_ref 194)) 284 {*arm_jump}
     (nil)
 -> 194)
(barrier 441 440 418)
(code_label 418 441 417 19 217 (nil) [1 uses])
(note 417 418 15 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 15 417 14 19 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 15 194 19 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1338:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 194 14 195 20 208 (nil) [3 uses])
(note 195 194 201 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 201 195 196 20 NOTE_INSN_DELETED)
(debug_insn 196 201 197 20 (var_location:SI bank2_addr (reg/v:SI 158 [ bank2_addr ])) -1
     (nil))
(debug_insn 197 196 198 20 (var_location:SI bank1_addr (reg/v:SI 164 [ bank1_addr ])) -1
     (nil))
(debug_insn 198 197 199 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:3 -1
     (nil))
(insn 199 198 200 20 (set (reg/f:SI 243)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 202 20 (set (reg:SI 165 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 200 203 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 165 [ _78 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165 [ _78 ])
        (nil)))
(jump_insn 203 202 204 20 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 256)
(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:5 -1
     (nil))
(insn 206 205 207 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 207 206 208 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 231)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 231)
(note 208 207 214 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 214 208 224 22 NOTE_INSN_DELETED)
(note 224 214 209 22 NOTE_INSN_DELETED)
(debug_insn 209 224 211 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:7 -1
     (nil))
(insn 211 209 212 22 (set (reg:SI 167 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 212 211 213 22 (var_location:SI reg_value (and:SI (reg:SI 167 [ _82 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:23 -1
     (nil))
(debug_insn 213 212 215 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:7 -1
     (nil))
(insn 215 213 216 22 (set (reg:SI 247)
        (const_int 524272 [0x7fff0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 217 22 (set (reg:SI 248)
        (and:SI (ashift:SI (reg:SI 167 [ _82 ])
                (const_int 4 [0x4]))
            (reg:SI 247))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:36 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 167 [ _82 ])
        (nil)))
(insn 217 216 218 22 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 218 217 219 22 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 249)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
(debug_insn 219 218 221 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:7 -1
     (nil))
(insn 221 219 222 22 (set (reg:SI 171 [ _86 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 222 221 223 22 (var_location:SI reg_value (and:SI (reg:SI 171 [ _86 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:21 -1
     (nil))
(debug_insn 223 222 226 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:7 -1
     (nil))
(insn 226 223 227 22 (set (reg:SI 253)
        (and:SI (ashift:SI (reg:SI 171 [ _86 ])
                (const_int 4 [0x4]))
            (reg:SI 247))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:34 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 171 [ _86 ])
            (nil))))
(insn 227 226 228 22 (set (reg:SI 254)
        (plus:SI (reg:SI 253)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(insn 228 227 442 22 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 254)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(jump_insn 442 228 443 22 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 443 442 231)
(code_label 231 443 232 23 210 (nil) [1 uses])
(note 232 231 239 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 239 232 249 23 NOTE_INSN_DELETED)
(note 249 239 233 23 NOTE_INSN_DELETED)
(debug_insn 233 249 234 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1355:10 -1
     (nil))
(debug_insn 234 233 236 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:7 -1
     (nil))
(insn 236 234 237 23 (set (reg:SI 175 [ _90 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 237 236 238 23 (var_location:SI reg_value (and:SI (reg:SI 175 [ _90 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:23 -1
     (nil))
(debug_insn 238 237 240 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:7 -1
     (nil))
(insn 240 238 241 23 (set (reg:SI 257)
        (const_int 524272 [0x7fff0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 23 (set (reg:SI 258)
        (and:SI (ashift:SI (reg:SI 175 [ _90 ])
                (const_int 4 [0x4]))
            (reg:SI 257))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:36 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 175 [ _90 ])
        (nil)))
(insn 242 241 243 23 (set (reg:SI 259)
        (plus:SI (reg:SI 258)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(insn 243 242 244 23 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(debug_insn 244 243 246 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:7 -1
     (nil))
(insn 246 244 247 23 (set (reg:SI 179 [ _94 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 247 246 248 23 (var_location:SI reg_value (and:SI (reg:SI 179 [ _94 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:21 -1
     (nil))
(debug_insn 248 247 251 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:7 -1
     (nil))
(insn 251 248 252 23 (set (reg:SI 263)
        (and:SI (ashift:SI (reg:SI 179 [ _94 ])
                (const_int 4 [0x4]))
            (reg:SI 257))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:34 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 257)
        (expr_list:REG_DEAD (reg:SI 179 [ _94 ])
            (nil))))
(insn 252 251 253 23 (set (reg:SI 264)
        (plus:SI (reg:SI 263)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))
(insn 253 252 444 23 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 264)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))
(jump_insn 444 253 445 23 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 445 444 256)
(code_label 256 445 257 24 209 (nil) [1 uses])
(note 257 256 258 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:5 -1
     (nil))
(insn 259 258 260 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 260 259 261 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 284)
(note 261 260 267 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 267 261 277 25 NOTE_INSN_DELETED)
(note 277 267 262 25 NOTE_INSN_DELETED)
(debug_insn 262 277 264 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:7 -1
     (nil))
(insn 264 262 265 25 (set (reg:SI 183 [ _100 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 25 (var_location:SI reg_value (and:SI (reg:SI 183 [ _100 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:23 -1
     (nil))
(debug_insn 266 265 268 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:7 -1
     (nil))
(insn 268 266 269 25 (set (reg:SI 267)
        (const_int 262136 [0x3fff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 268 270 25 (set (reg:SI 268)
        (and:SI (ashift:SI (reg:SI 183 [ _100 ])
                (const_int 3 [0x3]))
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:36 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 183 [ _100 ])
        (nil)))
(insn 270 269 271 25 (set (reg:SI 269)
        (plus:SI (reg:SI 268)
            (reg/v:SI 164 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 268)
        (nil)))
(insn 271 270 272 25 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 269)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(debug_insn 272 271 274 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:7 -1
     (nil))
(insn 274 272 275 25 (set (reg:SI 187 [ _105 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 275 274 276 25 (var_location:SI reg_value (and:SI (reg:SI 187 [ _105 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:21 -1
     (nil))
(debug_insn 276 275 279 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:7 -1
     (nil))
(insn 279 276 280 25 (set (reg:SI 273)
        (and:SI (ashift:SI (reg:SI 187 [ _105 ])
                (const_int 3 [0x3]))
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:34 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 267)
        (expr_list:REG_DEAD (reg:SI 187 [ _105 ])
            (nil))))
(insn 280 279 281 25 (set (reg:SI 274)
        (plus:SI (reg:SI 273)
            (reg/v:SI 164 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 273)
        (expr_list:REG_DEAD (reg/v:SI 164 [ bank1_addr ])
            (nil))))
(insn 281 280 446 25 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 274)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 274)
        (nil)))
(jump_insn 446 281 447 25 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 447 446 284)
(code_label 284 447 285 26 212 (nil) [1 uses])
(note 285 284 292 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 292 285 302 26 NOTE_INSN_DELETED)
(note 302 292 286 26 NOTE_INSN_DELETED)
(debug_insn 286 302 287 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1380:10 -1
     (nil))
(debug_insn 287 286 289 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:7 -1
     (nil))
(insn 289 287 290 26 (set (reg:SI 191 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 290 289 291 26 (var_location:SI reg_value (and:SI (reg:SI 191 [ _109 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:23 -1
     (nil))
(debug_insn 291 290 293 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:7 -1
     (nil))
(insn 293 291 294 26 (set (reg:SI 277)
        (const_int 262136 [0x3fff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 26 (set (reg:SI 278)
        (and:SI (ashift:SI (reg:SI 191 [ _109 ])
                (const_int 3 [0x3]))
            (reg:SI 277))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:36 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 191 [ _109 ])
        (nil)))
(insn 295 294 296 26 (set (reg:SI 279)
        (plus:SI (reg:SI 278)
            (reg/v:SI 158 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 278)
        (nil)))
(insn 296 295 297 26 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 279)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(debug_insn 297 296 299 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:7 -1
     (nil))
(insn 299 297 300 26 (set (reg:SI 195 [ _114 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 300 299 301 26 (var_location:SI reg_value (and:SI (reg:SI 195 [ _114 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:21 -1
     (nil))
(debug_insn 301 300 304 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:7 -1
     (nil))
(insn 304 301 305 26 (set (reg:SI 283)
        (and:SI (ashift:SI (reg:SI 195 [ _114 ])
                (const_int 3 [0x3]))
            (reg:SI 277))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:34 322 {*and_shiftsi}
     (expr_list:REG_DEAD (reg:SI 277)
        (expr_list:REG_DEAD (reg:SI 195 [ _114 ])
            (nil))))
(insn 305 304 306 26 (set (reg:SI 284)
        (plus:SI (reg:SI 283)
            (reg/v:SI 158 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 283)
        (expr_list:REG_DEAD (reg/v:SI 158 [ bank2_addr ])
            (nil))))
(insn 306 305 307 26 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 284)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
(code_label 307 306 308 27 211 (nil) [3 uses])
(note 308 307 309 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1392:5 -1
     (nil))
(debug_insn 310 309 311 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:3 -1
     (nil))
(insn 311 310 312 27 (set (reg/f:SI 285)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 27 (set (reg:SI 199 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 285)
        (nil)))
(insn 313 312 314 27 (set (reg:SI 286)
        (and:SI (reg:SI 199 [ _118 ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:46 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ _118 ])
        (nil)))
(insn 314 313 315 27 (set (reg:SI 287)
        (ior:SI (reg:SI 286)
            (reg:SI 115 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
            (nil))))
(insn 315 314 316 27 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 28 [0x1c])) [1 MEM[(uint32_t *)pOBInit_20(D) + 28B]+0 S4 A32])
        (reg:SI 287)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(code_label 316 315 317 28 206 (nil) [1 uses])
(note 317 316 318 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 28 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 319 318 320 28 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 320 319 321 28 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 321 320 322 28 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 322 321 323 28 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 323 322 329 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:3 -1
     (nil))
(insn 329 323 324 28 (set (reg/f:SI 289)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 329 325 28 (set (reg:SI 288)
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:23 106 {*iorsi3_insn}
     (nil))
(insn 325 324 326 28 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 288)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(debug_insn 326 325 327 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":435:3 -1
     (nil))
(debug_insn 327 326 328 28 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1217:17 -1
     (nil))
(debug_insn 328 327 330 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:3 -1
     (nil))
(insn 330 328 334 28 (set (reg:SI 125 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 334 330 331 28 (set (reg:SI 118 [ _13 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 44 [0x2c])) [1 pOBInit_20(D)->SecBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 334 332 28 (set (reg:SI 290)
        (and:SI (reg:SI 125 [ _36 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _36 ])
        (nil)))
(insn 332 331 333 28 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 40 [0x28])) [1 pOBInit_20(D)->BootEntryPoint+0 S4 A32])
        (reg:SI 290)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":435:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 290)
        (nil)))
(debug_insn 333 332 335 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:3 -1
     (nil))
(insn 335 333 338 28 (set (reg:SI 291)
        (plus:SI (reg:SI 118 [ _13 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:42 7 {*arm_addsi3}
     (nil))
(insn 338 335 339 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 291)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(jump_insn 339 338 340 28 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 405)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 405)
(note 340 339 341 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:5 -1
     (nil))
(insn 342 341 343 29 (set (reg:SI 292)
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ prephitmp_2 ])
        (nil)))
(insn 343 342 344 29 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 292)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))
(debug_insn 344 343 345 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 345 344 346 29 (var_location:SI D#1 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 346 345 347 29 (var_location:SI SecBank (reg:SI 118 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 347 346 348 29 (var_location:SI SecSize (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 348 347 349 29 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1191:13 -1
     (nil))
(debug_insn 349 348 350 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:3 -1
     (nil))
(insn 350 349 351 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(jump_insn 351 350 352 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 360)
(note 352 351 353 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 353 352 355 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:5 -1
     (nil))
(insn 355 353 356 30 (set (reg:SI 127 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (nil)))
(insn 356 355 357 30 (set (reg:SI 294 [ _38 ])
        (zero_extend:SI (subreg:QI (reg:SI 127 [ _38 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127 [ _38 ])
        (nil)))
(insn 357 356 448 30 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 48 [0x30])) [1 MEM[(uint32_t *)pOBInit_20(D) + 48B]+0 S4 A32])
        (reg:SI 294 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 294 [ _38 ])
        (expr_list:REG_DEAD (reg/v/f:SI 202 [ pOBInit ])
            (nil))))
(jump_insn 448 357 449 30 (set (pc)
        (label_ref 405)) 284 {*arm_jump}
     (nil)
 -> 405)
(barrier 449 448 360)
(code_label 360 449 361 31 214 (nil) [1 uses])
(note 361 360 362 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1199:8 -1
     (nil))
(debug_insn 363 362 365 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:5 -1
     (nil))
(insn 365 363 366 31 (set (reg:SI 129 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (nil)))
(insn 366 365 367 31 (set (reg:SI 296 [ _40 ])
        (zero_extend:SI (subreg:QI (reg:SI 129 [ _40 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129 [ _40 ])
        (nil)))
(insn 367 366 370 31 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 48 [0x30])) [1 MEM[(uint32_t *)pOBInit_20(D) + 48B]+0 S4 A32])
        (reg:SI 296 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 296 [ _40 ])
        (expr_list:REG_DEAD (reg/v/f:SI 202 [ pOBInit ])
            (nil))))
(debug_insn 370 367 371 31 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 371 370 450 31 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(jump_insn 450 371 451 31 (set (pc)
        (label_ref 405)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":447:1 284 {*arm_jump}
     (nil)
 -> 405)
(barrier 451 450 374)
(code_label 374 451 375 32 201 (nil) [1 uses])
(note 375 374 400 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 400 375 376 32 NOTE_INSN_DELETED)
(debug_insn 376 400 377 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:5 -1
     (nil))
(debug_insn 377 376 378 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 378 377 379 32 (var_location:SI D#16 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 379 378 380 32 (var_location:SI D#15 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 380 379 381 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 381 380 382 32 (var_location:SI WRPStartOffset (debug_expr:SI D#16)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 382 381 383 32 (var_location:SI WRDPEndOffset (debug_expr:SI D#15)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 383 382 384 32 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1236:13 -1
     (nil))
(debug_insn 384 383 385 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:3 -1
     (nil))
(debug_insn 385 384 386 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 386 385 387 32 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 387 386 388 32 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 388 387 389 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:8 -1
     (nil))
(debug_insn 389 388 390 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 390 389 391 32 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 391 390 392 32 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 392 391 393 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:5 -1
     (nil))
(insn 393 392 7 32 (set (reg/f:SI 297)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 393 394 32 (set (reg:SI 114 [ prephitmp_2 ])
        (const_int 7 [0x7])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 7 395 32 (set (reg:SI 146 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 297)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 396 32 (set (reg:SI 298)
        (and:SI (reg:SI 146 [ _59 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _59 ])
        (nil)))
(insn 396 395 397 32 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 298)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(debug_insn 397 396 399 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:5 -1
     (nil))
(insn 399 397 401 32 (set (reg:SI 148 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 297)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 297)
        (nil)))
(insn 401 399 402 32 (set (reg:SI 301)
        (zero_extract:SI (reg:SI 148 [ _61 ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:71 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 148 [ _61 ])
        (nil)))
(insn 402 401 452 32 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 301)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(jump_insn 452 402 453 32 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 453 452 405)
(code_label 405 453 406 33 199 (nil) [3 uses])
(note 406 405 478 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 478 406 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_EnableSecMemProtection (HAL_FLASHEx_EnableSecMemProtection, funcdef_no=333, decl_uid=8837, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_FLASHEx_EnableSecMemProtection

Dataflow summary:
def_info->table_size = 42, use_info->table_size = 56
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,2u} r125={1d,5u} r131={1d,2u} r136={1d,1u} 
;;    total ref usage 94{40d,54u,0e} in 31{31 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 124 125 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 124 125 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 116 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 4 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119 120 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119 120 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 121 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u52(0){ }u53(7){ }u54(13){ }u55(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 17 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 71 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 35 to worklist
  Adding insn 33 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 29 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 22 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
  Adding insn 16 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 45 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 70 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r136 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:11000 VFP_LO_REGS:11000 ALL_REGS:11000 MEM:6250
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:51500 VFP_LO_REGS:51500 ALL_REGS:51500 MEM:30000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r136 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:11250 VFP_LO_REGS:11250 ALL_REGS:11250 MEM:7500
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 70 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 r125=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 r136=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r125+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r124=r136                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 cc=cmp(zxt(r113,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 pc={(cc==0)?L40:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 13 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 cc=cmp(zxt(r124,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 pc={(cc==0)?L25:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 17

;;   ======================================================
;;   -- basic block 4 from 19 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r116=[r125+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  22 r117=r116|0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 [r125+0x14]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 19
;;   new tail = 24

;;   ======================================================
;;   -- basic block 5 from 27 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 cc=cmp(zxt(r124,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 pc={(cc==0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 30

;;   ======================================================
;;   -- basic block 6 from 32 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r131=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r119=[r131+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  35 r120=r119|0x20000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 [r131+0x14]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  71 pc=L48                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 32
;;   new tail = 71

;;   ======================================================
;;   -- basic block 7 from 42 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r121=[r125+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 r122=r121|0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 [r125+0x14]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 42
;;   new tail = 47

;;   ======================================================
;;   -- basic block 8 from 50 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 56


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_EnableSecMemProtection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,2u} r125={1d,5u} r131={1d,2u} r136={1d,1u} 
;;    total ref usage 94{40d,54u,0e} in 31{31 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 9 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:3 -1
     (nil))
(insn 7 6 70 2 (set (reg/f:SI 125)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 7 8 2 (set (reg:SI 136)
        (reg:SI 0 r0 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":460:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Bank ])
        (nil)))
(insn 8 70 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 8 10 2 (set (reg/v:SI 124 [ Bank ])
        (reg:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":460:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 10 2 11 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 40)
(note 12 11 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 15 12 13 3 NOTE_INSN_DELETED)
(debug_insn 13 15 14 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":465:5 -1
     (nil))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 124 [ Bank ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:8 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 25)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 -1
     (nil))
(insn 21 19 22 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 4 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 22 25 4 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(code_label 25 24 26 5 231 (nil) [1 uses])
(note 26 25 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 28 26 27 5 NOTE_INSN_DELETED)
(debug_insn 27 28 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:5 -1
     (nil))
(insn 29 27 30 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 124 [ Bank ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 124 [ Bank ])
        (nil)))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 48)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:SI 131)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 37 35 71 6 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(jump_insn 71 37 72 6 (set (pc)
        (label_ref 48)) 284 {*arm_jump}
     (nil)
 -> 48)
(barrier 72 71 40)
(code_label 40 72 41 7 230 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 -1
     (nil))
(insn 44 42 45 7 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 7 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 47 45 48 7 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(code_label 48 47 49 8 232 (nil) [2 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":485:3 -1
     (nil))
(insn 55 50 56 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 75 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":486:1 -1
     (nil))
(note 75 56 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_EnableDebugger (HAL_FLASHEx_EnableDebugger, funcdef_no=334, decl_uid=8839, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_EnableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_DisableDebugger (HAL_FLASHEx_DisableDebugger, funcdef_no=335, decl_uid=8841, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_DisableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function FLASH_PageErase (FLASH_PageErase, funcdef_no=337, decl_uid=8844, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


FLASH_PageErase

Dataflow summary:
def_info->table_size = 49, use_info->table_size = 64
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,7u} r142={1d,6u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 113{49d,64u,0e} in 44{44 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 131 132 133 151 152
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 131 132 133 151 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 115 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 6 3 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 122 126 127 128 129 130 142 143 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 122 126 127 128 129 130 142 143 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 74 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 29 to worklist
  Adding insn 76 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
Finished finding needed instructions:
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 67 to worklist
  Adding insn 61 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 18 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 34 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
  Adding insn 28 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 73 to worklist
  Adding insn 2 to worklist
  Adding insn 72 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r152 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r151 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:104000 VFP_LO_REGS:104000 ALL_REGS:104000 MEM:65000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17500 VFP_LO_REGS:17500 ALL_REGS:17500 MEM:6000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r152 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r151 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 72 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 r133=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  72 r151=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r113=[r133+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 r152=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r131=r151                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r132=r152                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 cc=cmp(zxt(r113,0x1,0x16),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 pc={(cc!=0)?L23:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 7
;;   new tail = 13

;;   ======================================================
;;   -- basic block 3 from 15 to 74 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 r115=[r133+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 r116=r115&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 [r133+0x14]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 15
;;   new tail = 74

;;   ======================================================
;;   -- basic block 4 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 cc=cmp(zxt(r132,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L39:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 31 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r118=[r133+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r119=r118&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 [r133+0x14]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  76 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 31
;;   new tail = 76

;;   ======================================================
;;   -- basic block 6 from 41 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 r120=[r133+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 r121=r120|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 [r133+0x14]=r121                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 41
;;   new tail = 46

;;   ======================================================
;;   -- basic block 7 from 49 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 r142=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 r143=r131<<0x3                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 r122=[r142+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 r144=r143&0x7f8                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 r145=r122&0xfffffffffffffc07            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  55 r126=r144|r145                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  57 [r142+0x14]=r126                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 r127=[r142+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  61 r128=r127|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  63 [r142+0x14]=r128                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  66 r129=[r142+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  67 r130=r129|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  69 [r142+0x14]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 49
;;   new tail = 69


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FLASH_PageErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,7u} r142={1d,6u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 113{49d,64u,0e} in 44{44 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 11 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(insn 9 8 72 2 (set (reg/f:SI 133)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 9 10 2 (set (reg:SI 151)
        (reg:SI 0 r0 [ Page ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Page ])
        (nil)))
(insn 10 72 73 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 10 2 2 (set (reg:SI 152)
        (reg:SI 1 r1 [ Banks ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Banks ])
        (nil)))
(insn 2 73 3 2 (set (reg/v:SI 131 [ Page ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 3 2 12 2 (set (reg/v:SI 132 [ Banks ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 12 3 13 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(insn 17 15 18 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 3 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 20 18 74 3 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(jump_insn 74 20 75 3 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 75 74 23)
(code_label 23 75 24 4 248 (nil) [1 uses])
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 27 24 25 4 NOTE_INSN_DELETED)
(debug_insn 25 27 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 28 26 29 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 132 [ Banks ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 132 [ Banks ])
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(insn 33 31 34 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 36 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 36 34 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 76 36 77 5 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 77 76 39)
(code_label 39 77 40 6 250 (nil) [1 uses])
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 43 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 43 41 44 6 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 46 6 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 46 44 47 6 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(code_label 47 46 48 7 249 (nil) [2 uses])
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 50 49 52 7 (set (reg/f:SI 142)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 50 51 7 (set (reg:SI 143)
        (ashift:SI (reg/v:SI 131 [ Page ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 131 [ Page ])
        (nil)))
(insn 51 52 53 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 7 (set (reg:SI 144)
        (and:SI (reg:SI 143)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 54 53 55 7 (set (reg:SI 145)
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 55 54 57 7 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 144)
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 57 55 58 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 58 57 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 60 58 61 7 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 63 7 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 127 [ _15 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 63 61 64 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 64 63 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 66 64 67 7 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 69 7 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 69 67 80 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(note 80 69 0 NOTE_INSN_DELETED)

;; Function FLASH_FlushCaches (FLASH_FlushCaches, funcdef_no=338, decl_uid=8846, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r148 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:42640 VFP_LO_REGS:42640 ALL_REGS:42640 MEM:26650
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:75576 VFP_LO_REGS:75576 ALL_REGS:75576 MEM:47940
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r126 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r125 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r124 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r123 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r122 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r120 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r119 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r118 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r117 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r116 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r115 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r114 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r113 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280


Pass 1 for finding pseudo/allocno costs

    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r155 costs: GENERAL_REGS:0 MEM:20000
  r148 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:43050 VFP_LO_REGS:43050 ALL_REGS:43050 MEM:28700
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:76140 VFP_LO_REGS:76140 ALL_REGS:76140 MEM:50760
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 MEM:30000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r126 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r125 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r124 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r123 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r122 costs: LO_REGS:0 HI_REGS:820 CALLER_SAVE_REGS:820 EVEN_REG:820 GENERAL_REGS:820 VFP_D0_D7_REGS:12300 VFP_LO_REGS:12300 ALL_REGS:12300 MEM:8200
  r120 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r119 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r118 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r117 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r116 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r115 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r114 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280
  r113 costs: LO_REGS:0 HI_REGS:1128 CALLER_SAVE_REGS:1128 EVEN_REG:1128 GENERAL_REGS:1128 VFP_D0_D7_REGS:16920 VFP_LO_REGS:16920 ALL_REGS:16920 MEM:11280

;;   ======================================================
;;   -- basic block 2 from 5 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r157=`pFlash'                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r133=zxn([r157+0x1c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 r135=r133&0xfd                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 r128=zxn(r133#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 loc r128#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 pc={(cc!=0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 5
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r136=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 r113=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 r114=r113&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 [r136]=r114                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  27 r115=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  28 r116=r115|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  30 [r136]=r116                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  33 r117=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  34 r118=r117&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  36 [r136]=r118                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  40 r119=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  41 r120=r119|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  43 [r136]=r120                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 18
;;   new tail = 43

;;   ======================================================
;;   -- basic block 4 from 46 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r147=r128-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 cc=cmp(r147,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 pc={(gtu(cc,0))?L76:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 46
;;   new tail = 54

;;   ======================================================
;;   -- basic block 5 from 56 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r148=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 r122=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  60 r123=r122|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  62 [r148]=r123                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 r124=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 r125=r124&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  68 [r148]=r125                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  72 r126=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  73 r127=r126|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  75 [r148]=r127                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 56
;;   new tail = 75

;;   ======================================================
;;   -- basic block 6 from 78 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r155=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 [r157+0x1c]=r155#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 78
;;   new tail = 82


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FLASH_FlushCaches

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u} r133={1d,2u} r135={1d,1u} r136={1d,8u} r147={1d,1u} r148={1d,6u} r155={1d,1u} r157={1d,2u} 
;;    total ref usage 111{49d,62u,0e} in 50{50 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 13 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:3 -1
     (nil))
(insn 6 5 8 2 (set (reg/f:SI 157)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 6 14 2 (set (reg:SI 133 [ pFlash.CacheToReactivate ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 157)
                    (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 8 10 2 (set (reg:SI 135)
        (and:SI (reg:SI 133 [ pFlash.CacheToReactivate ])
            (const_int 253 [0xfd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ pFlash.CacheToReactivate ])
        (nil)))
(insn 10 14 11 2 (set (reg/v:SI 128 [ cache ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ pFlash.CacheToReactivate ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 11 10 12 2 (var_location:QI cache (subreg:QI (reg/v:SI 128 [ cache ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 -1
     (nil))
(debug_insn 12 11 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:3 -1
     (nil))
(insn 15 12 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 -1
     (nil))
(insn 19 18 20 3 (set (reg/f:SI 136)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 23 3 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 21 24 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 30 28 31 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 31 30 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 33 31 34 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 36 3 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 36 34 37 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 43 41 44 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(code_label 44 43 45 4 255 (nil) [1 uses])
(note 45 44 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 47 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 47 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:3 -1
     (nil))
(insn 52 46 53 4 (set (reg:SI 147)
        (plus:SI (reg/v:SI 128 [ cache ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 128 [ cache ])
        (nil)))
(insn 53 52 54 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 76)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 58 57 59 5 (set (reg/f:SI 148)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 5 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 62 60 63 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 63 62 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 65 63 66 5 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 5 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 68 66 69 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(debug_insn 69 68 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 70 69 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 -1
     (nil))
(insn 72 70 73 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 75 73 76 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(code_label 76 75 77 6 256 (nil) [1 uses])
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:3 -1
     (nil))
(insn 80 78 82 6 (set (reg:SI 155)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 89 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 157)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))
(note 89 82 0 NOTE_INSN_DELETED)
