module ID_EX_reg(clk, reset, pc_4, reg1, reg2, sign_extend, rt, rd, WB, MEM, EX, out1, out2, out3, out4, out5, out6, out7, out8, out9);

input clk, reset;
input [31:0] pc_4, reg1, reg2, sign_extend;
input [4:0] rt, rd;
input [1:0] WB;
input [2:0] MEM;
input [3:0] EX;
output [31:0] out1, out2, out3, out4;
reg [31:0] out1, out2, out3, out4;
output [4:0] out5, out6;
reg [4:0] out5, out6;
input [1:0] out7;
input [2:0] out8;
input [3:0] out9;
reg [1:0] out7;
reg [2:0] out8;
reg [3:0] out9;


always@(posedge clk or negedge reset)
begin
if(reset)
begin
out1<=0;
out2<=0;
out3<=0;
out4<=0;
out5<=0;
out6<=0;
out7<=0;
out8<=0;
out9<=0;
end
else
begin
out1<=pc_4;
out2<=reg1;
out3<=reg2;
out4<=sign_extend;
out5<=rt;
out6<=rd;
out7<=WB;
out8<=MEM;
out9<=EX;
end
end
endmodule


