Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 11 16:23:32 2022
| Host         : LYL-E14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.613      -11.909                     32                 6867        0.102        0.000                      0                 6867        1.100        0.000                       0                  2865  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           5.979        0.000                      0                   14        0.154        0.000                      0                   14        4.232        0.000                       0                   108  
  clkout2          34.540        0.000                      0                  298        0.102        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          40.313        0.000                      0                 4985        0.110        0.000                      0                 4985       49.600        0.000                       0                  2591  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.734        0.000                      0                  265        0.217        0.000                      0                  265  
clkout3       clkout0            -0.613      -11.909                     32                   32        1.045        0.000                      0                   32  
clkout0       clkout2             6.230        0.000                      0                   12        0.350        0.000                      0                   12  
clkout3       clkout2            10.226        0.000                      0                  135        3.207        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.786        0.000                      0                 1272        0.147        0.000                      0                 1272  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.299ns (35.237%)  route 2.387ns (64.763%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.348     0.957    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.132     1.089 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.355     1.444    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.043     1.487 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.247     1.734    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X8Y102         LUT4 (Prop_lut4_I0_O)        0.043     1.777 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/U12_n_118
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y102         FDRE (Setup_fdre_C_D)        0.066     7.757    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.299ns (35.972%)  route 2.312ns (64.028%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.361     0.970    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.132     1.102 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.109     1.211    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I2_O)        0.043     1.254 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.405     1.659    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     1.702 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.702    vga/U12_n_116
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.674     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X8Y107         FDRE (Setup_fdre_C_D)        0.064     7.754    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.398ns (38.725%)  route 2.212ns (61.275%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.348     0.957    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.138     1.095 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.237     1.332    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.136     1.468 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.190     1.658    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.043     1.701 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.701    vga/U12_n_117
    SLICE_X8Y104         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y104         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.066     7.757    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.256ns (35.655%)  route 2.267ns (64.345%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.476     1.085    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I0_O)        0.132     1.217 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.354     1.570    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.043     1.613 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.613    vga/U12_n_115
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.066     7.757    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.355ns (39.094%)  route 2.111ns (60.906%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.476     1.085    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.140     1.225 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.198     1.423    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.134     1.557 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.557    vga/U12_n_114
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.065     7.756    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.169ns (33.826%)  route 2.287ns (66.174%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.683    -1.911    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.198 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.566    -0.632    vga/U12/number0[8]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.494 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000    -0.494    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I1_O)      0.108    -0.386 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.993     0.606    vga/U12/number__0[0]
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.124     0.730 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=3, routed)           0.343     1.073    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.043     1.116 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.385     1.502    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.043     1.545 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.545    vga/U12_n_113
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.674     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.066     7.756    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.256ns (37.223%)  route 2.118ns (62.777%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.685    -1.909    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.196 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.551    -0.646    vga/U12/number0[14]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.138    -0.508 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000    -0.508    vga/U12/ascii_code[6]_i_52_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I0_O)      0.101    -0.407 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     0.479    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     0.608 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.250     0.859    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.132     0.991 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.431     1.422    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.043     1.465 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.465    vga/U12_n_119
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.674     7.756    
                         clock uncertainty           -0.066     7.690    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.064     7.754    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.259ns (25.829%)  route 0.744ns (74.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.472    -2.122    vga/CLK_OUT1
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.744    -1.119    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.362     8.456    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.878    
                         clock uncertainty           -0.066     7.812    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.396    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  8.516    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.259ns (30.099%)  route 0.601ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.471    -2.123    vga/CLK_OUT1
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.259    -1.864 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.601    -1.263    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.362     8.456    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.878    
                         clock uncertainty           -0.066     7.812    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.396    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.259ns (32.972%)  route 0.527ns (67.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.472    -2.122    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.527    -1.337    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.362     8.456    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.878    
                         clock uncertainty           -0.066     7.812    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     7.396    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  8.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.118ns (31.440%)  route 0.257ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.257    -0.174    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.382%)  route 0.258ns (68.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.258    -0.174    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.118ns (31.050%)  route 0.262ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X8Y104         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.262    -0.170    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (30.994%)  route 0.263ns (69.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.263    -0.169    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.118ns (30.609%)  route 0.268ns (69.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.268    -0.164    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.118ns (24.406%)  route 0.365ns (75.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.365    -0.067    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.118ns (21.006%)  route 0.444ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.118    -0.431 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.444     0.013    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.511    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.328    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 vga/strdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.274ns (39.238%)  route 0.424ns (60.762%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.697    -0.496    vga/CLK_OUT1
    SLICE_X11Y98         FDRE                                         r  vga/strdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.396 r  vga/strdata_reg[54]/Q
                         net (fo=1, routed)           0.128    -0.268    vga/U12/strdata[48]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.028    -0.240 r  vga/U12/ascii_code[6]_i_36/O
                         net (fo=1, routed)           0.000    -0.240    vga/U12/ascii_code[6]_i_36_n_0
    SLICE_X9Y99          MUXF7 (Prop_muxf7_I0_O)      0.050    -0.190 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.100    -0.090    vga/U12/ascii_code0[6]
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.068    -0.022 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.196     0.175    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.028     0.203 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.203    vga/U12_n_113
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.864    -0.594    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.238    -0.357    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.087    -0.270    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.274ns (39.294%)  route 0.423ns (60.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.728    -0.465    vga/CLK_OUT1
    SLICE_X4Y99          FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.080    -0.285    vga/U12/strdata[15]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.028    -0.257 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.257    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X5Y99          MUXF7 (Prop_muxf7_I0_O)      0.050    -0.207 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.222     0.015    vga/U12/ascii_code0[1]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.068     0.083 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.121     0.205    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X8Y102         LUT4 (Prop_lut4_I0_O)        0.028     0.233 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.233    vga/U12_n_118
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.238    -0.356    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.087    -0.269    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 vga/strdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.156ns (22.818%)  route 0.528ns (77.182%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X4Y104         FDRE                                         r  vga/strdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/strdata_reg[29]/Q
                         net (fo=1, routed)           0.366    -0.053    vga/U12/strdata[26]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.028    -0.025 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.162     0.137    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.028     0.165 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.165    vga/U12_n_114
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.864    -0.594    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.078    -0.517    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.087    -0.430    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y44     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y103    vga/strdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y102     vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y102     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X7Y100     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y100     vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y100     vga/strdata_reg[48]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X8Y106     vga/ascii_code_reg[0]_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y77      vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y78      vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y78      vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y74      vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y78      vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y78      vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.521ns (9.941%)  route 4.720ns (90.059%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 f  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         1.009     0.355    vga/U12/v_count_reg[3]_1
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.043     0.398 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.659     1.057    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I3_O)        0.043     1.100 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.428     1.529    vga/U12/dout5
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.572 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     1.914    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.456     2.414    vga/U12/dout1
    SLICE_X8Y108         LUT5 (Prop_lut5_I4_O)        0.047     2.461 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.655     3.115    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.828    
                         clock uncertainty           -0.081    37.746    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.091    37.655    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.655    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.650ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.521ns (10.155%)  route 4.609ns (89.845%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 f  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         1.009     0.355    vga/U12/v_count_reg[3]_1
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.043     0.398 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.659     1.057    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I3_O)        0.043     1.100 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.428     1.529    vga/U12/dout5
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.572 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     1.914    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.456     2.414    vga/U12/dout1
    SLICE_X8Y108         LUT5 (Prop_lut5_I4_O)        0.047     2.461 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544     3.005    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.828    
                         clock uncertainty           -0.081    37.746    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.091    37.655    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.655    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                 34.650    

Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.525ns (10.303%)  route 4.571ns (89.697%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 f  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         1.009     0.355    vga/U12/v_count_reg[3]_1
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.043     0.398 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.659     1.057    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I3_O)        0.043     1.100 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.428     1.529    vga/U12/dout5
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.572 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     1.914    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.632     2.590    vga/U12/dout1
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.051     2.641 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.330     2.970    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.885    
                         clock uncertainty           -0.081    37.803    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.091    37.712    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.712    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             34.820ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.517ns (10.280%)  route 4.512ns (89.720%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 f  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         1.009     0.355    vga/U12/v_count_reg[3]_1
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.043     0.398 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.659     1.057    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I3_O)        0.043     1.100 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.428     1.529    vga/U12/dout5
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.572 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     1.914    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.456     2.414    vga/U12/dout1
    SLICE_X8Y108         LUT5 (Prop_lut5_I4_O)        0.043     2.457 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.447     2.904    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.828    
                         clock uncertainty           -0.081    37.746    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)       -0.022    37.724    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.724    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 34.820    

Slack (MET) :             34.852ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.525ns (10.531%)  route 4.460ns (89.469%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 f  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         1.009     0.355    vga/U12/v_count_reg[3]_1
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.043     0.398 r  vga/U12/ascii_code[6]_i_31/O
                         net (fo=2, routed)           0.659     1.057    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I3_O)        0.043     1.100 r  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.428     1.529    vga/U12/dout5
    SLICE_X10Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.572 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     1.914    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.957 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.632     2.590    vga/U12/dout1
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.051     2.641 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.219     2.860    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.885    
                         clock uncertainty           -0.081    37.803    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.091    37.712    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.712    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                 34.852    

Slack (MET) :             35.677ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.431ns (10.190%)  route 3.799ns (89.810%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.856    -1.010    vga/U12/PRow[2]
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.043    -0.967 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.534    -0.434    vga/U12/G[3]_i_8_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.043    -0.391 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.416     0.026    vga/U12/G[3]_i_6_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.043     0.069 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.617     1.685    vga/U12/G[3]_i_2_n_0
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.043     1.728 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.376     2.104    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.601    37.885    
                         clock uncertainty           -0.081    37.803    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)       -0.022    37.781    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.781    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                 35.677    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.431ns (10.234%)  route 3.781ns (89.766%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.856    -1.010    vga/U12/PRow[2]
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.043    -0.967 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.534    -0.434    vga/U12/G[3]_i_8_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.043    -0.391 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.416     0.026    vga/U12/G[3]_i_6_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.043     0.069 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.617     1.685    vga/U12/G[3]_i_2_n_0
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.043     1.728 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.358     2.086    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.885    
                         clock uncertainty           -0.081    37.803    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)       -0.031    37.772    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.772    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.398ns (12.123%)  route 2.885ns (87.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 r  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         0.712     0.058    vga/U12/v_count_reg[3]_1
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.043     0.101 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.442     0.543    vga/U12/v_count_reg[8]_17
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.053     0.596 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562     1.158    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.828    
                         clock uncertainty           -0.081    37.746    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.101    37.645    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.645    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.388ns (12.245%)  route 2.781ns (87.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.469    -2.125    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          1.169    -0.697    vga/U12/PRow[1]
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.043    -0.654 r  vga/U12/strdata[41]_i_3/O
                         net (fo=308, routed)         0.712     0.058    vga/U12/v_count_reg[3]_1
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.043     0.101 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.442     0.543    vga/U12/v_count_reg[8]_17
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.043     0.586 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.458     1.043    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.601    37.828    
                         clock uncertainty           -0.081    37.746    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)       -0.031    37.715    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.715    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             37.133ns  (required time - arrival time)
  Source:                 DISPLAY/clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.320ns (12.600%)  route 2.220ns (87.400%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.066ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.528    -2.066    DISPLAY/CLK_OUT3
    SLICE_X1Y102         FDRE                                         r  DISPLAY/clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.223    -1.843 f  DISPLAY/clk_count_reg[21]/Q
                         net (fo=26, routed)          1.083    -0.761    DISPLAY/P2S_SEG/led_start
    SLICE_X0Y97          LUT6 (Prop_lut6_I1_O)        0.043    -0.718 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=4, routed)           0.542    -0.176    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I0_O)        0.054    -0.122 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.595     0.474    DISPLAY/P2S_SEG/buff
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X3Y96          FDSE (Setup_fdse_C_CE)      -0.295    37.606    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                         37.606    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                 37.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.183%)  route 0.102ns (52.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDSE (Prop_fdse_C_Q)         0.091    -0.375 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.102    -0.273    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.433    
    SLICE_X2Y96          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.375    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.193%)  route 0.147ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDSE (Prop_fdse_C_Q)         0.091    -0.374 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.147    -0.226    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.037    -0.454    
    SLICE_X2Y96          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.336    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDSE (Prop_fdse_C_Q)         0.091    -0.374 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.106    -0.267    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y97          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y97          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.450    
    SLICE_X2Y97          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.387    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y98          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDSE (Prop_fdse_C_Q)         0.107    -0.357 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.093    -0.263    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y97          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y97          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.450    
    SLICE_X2Y97          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.392    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDSE (Prop_fdse_C_Q)         0.100    -0.365 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.216    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y96          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.037    -0.454    
    SLICE_X2Y96          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.352    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.153%)  route 0.068ns (31.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.641    -0.552    vga/U12/CLK_OUT3
    SLICE_X12Y110        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.118    -0.434 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.068    -0.365    vga/U12/PRow[2]
    SLICE_X13Y110        LUT6 (Prop_lut6_I4_O)        0.028    -0.337 r  vga/U12/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    vga/U12/v_count[4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  vga/U12/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.861    -0.597    vga/U12/CLK_OUT3
    SLICE_X13Y110        FDRE                                         r  vga/U12/v_count_reg[4]/C
                         clock pessimism              0.057    -0.541    
    SLICE_X13Y110        FDRE (Hold_fdre_C_D)         0.061    -0.480    vga/U12/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.717%)  route 0.104ns (53.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDSE (Prop_fdse_C_Q)         0.091    -0.375 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.104    -0.271    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X3Y97          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y97          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.058    -0.432    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.011    -0.421    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.843%)  route 0.101ns (44.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y96          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_SEG/buff_reg[6]/Q
                         net (fo=2, routed)           0.101    -0.263    DISPLAY/P2S_SEG/buff__0[6]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.028    -0.235 r  DISPLAY/P2S_SEG/buff[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    DISPLAY/P2S_SEG/buff[7]_i_1__0_n_0
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y96          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.040    -0.451    
    SLICE_X3Y96          FDSE (Hold_fdse_C_D)         0.061    -0.390    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.696%)  route 0.130ns (50.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.674    -0.519    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y110         FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDSE (Prop_fdse_C_Q)         0.100    -0.419 f  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.130    -0.289    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.028    -0.261 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.261    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y110         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.060    -0.505    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.087    -0.418    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.674    -0.519    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  DISPLAY/P2S_LED/buff_reg[10]/Q
                         net (fo=1, routed)           0.093    -0.326    DISPLAY/P2S_LED/buff[10]
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism              0.046    -0.519    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.032    -0.487    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y110     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y110     DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y110     DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y110     DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y110     DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y97      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y96      DISPLAY/P2S_SEG/buff_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y96      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y97      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       40.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.313ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[73][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.098ns  (logic 1.199ns (13.178%)  route 7.899ns (86.822%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 100.662 - 100.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 50.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    47.993    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    48.036 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    48.664    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.757 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.815    50.572    core/data_ram/debug_clk
    SLICE_X20Y49         FDRE                                         r  core/data_ram/data_reg[73][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.263    50.835 r  core/data_ram/data_reg[73][3]/Q
                         net (fo=5, routed)           0.980    51.815    core/data_ram/data_reg[73]_53[3]
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.043    51.858 r  core/data_ram/i___143_i_59/O
                         net (fo=1, routed)           0.000    51.858    core/data_ram/i___143_i_59_n_0
    SLICE_X19Y65         MUXF7 (Prop_muxf7_I1_O)      0.122    51.980 r  core/data_ram/i___143_i_44/O
                         net (fo=1, routed)           0.000    51.980    core/data_ram/i___143_i_44_n_0
    SLICE_X19Y65         MUXF8 (Prop_muxf8_I0_O)      0.045    52.025 r  core/data_ram/i___143_i_15/O
                         net (fo=1, routed)           0.455    52.480    core/data_ram/i___143_i_15_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.126    52.606 r  core/data_ram/i___143_i_3/O
                         net (fo=1, routed)           0.568    53.174    core/data_ram/i___143_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I4_O)        0.043    53.217 r  core/data_ram/i___143/O
                         net (fo=1, routed)           0.396    53.613    core/data_ram/i___143_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.043    53.656 r  core/data_ram/MDR_WB[27]_i_1/O
                         net (fo=5, routed)           0.195    53.851    core/hazard_unit/B_EX_reg[31][26]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.043    53.894 r  core/hazard_unit/A_EX[27]_i_2/O
                         net (fo=1, routed)           0.560    54.454    core/hazard_unit/A_EX[27]_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I0_O)        0.043    54.497 r  core/hazard_unit/A_EX[27]_i_1/O
                         net (fo=6, routed)           0.440    54.937    core/hazard_unit/rs1_data_ID[27]
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.043    54.980 r  core/hazard_unit/Q[31]_i_29/O
                         net (fo=1, routed)           0.000    54.980    core/cmp_ID/IR_ID[31]_i_11_0[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.236 f  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484    55.721    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043    55.764 f  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459    56.223    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043    56.266 f  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.980    57.246    core/reg_IF_ID/Branch_ctrl
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.043    57.289 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.382    59.671    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X11Y58         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    98.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    98.531 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    99.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.157 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505   100.662    core/reg_IF_ID/debug_clk
    SLICE_X11Y58         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism             -0.383   100.279    
                         clock uncertainty           -0.095   100.185    
    SLICE_X11Y58         FDCE (Setup_fdce_C_CE)      -0.201    99.984    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                         99.984    
                         arrival time                         -59.671    
  -------------------------------------------------------------------
                         slack                                 40.313    

Slack (MET) :             40.490ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[73][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.921ns  (logic 1.199ns (13.440%)  route 7.722ns (86.560%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 100.662 - 100.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 50.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    47.993    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    48.036 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    48.664    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.757 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.815    50.572    core/data_ram/debug_clk
    SLICE_X20Y49         FDRE                                         r  core/data_ram/data_reg[73][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.263    50.835 r  core/data_ram/data_reg[73][3]/Q
                         net (fo=5, routed)           0.980    51.815    core/data_ram/data_reg[73]_53[3]
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.043    51.858 r  core/data_ram/i___143_i_59/O
                         net (fo=1, routed)           0.000    51.858    core/data_ram/i___143_i_59_n_0
    SLICE_X19Y65         MUXF7 (Prop_muxf7_I1_O)      0.122    51.980 r  core/data_ram/i___143_i_44/O
                         net (fo=1, routed)           0.000    51.980    core/data_ram/i___143_i_44_n_0
    SLICE_X19Y65         MUXF8 (Prop_muxf8_I0_O)      0.045    52.025 r  core/data_ram/i___143_i_15/O
                         net (fo=1, routed)           0.455    52.480    core/data_ram/i___143_i_15_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.126    52.606 r  core/data_ram/i___143_i_3/O
                         net (fo=1, routed)           0.568    53.174    core/data_ram/i___143_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I4_O)        0.043    53.217 r  core/data_ram/i___143/O
                         net (fo=1, routed)           0.396    53.613    core/data_ram/i___143_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.043    53.656 r  core/data_ram/MDR_WB[27]_i_1/O
                         net (fo=5, routed)           0.195    53.851    core/hazard_unit/B_EX_reg[31][26]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.043    53.894 r  core/hazard_unit/A_EX[27]_i_2/O
                         net (fo=1, routed)           0.560    54.454    core/hazard_unit/A_EX[27]_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I0_O)        0.043    54.497 r  core/hazard_unit/A_EX[27]_i_1/O
                         net (fo=6, routed)           0.440    54.937    core/hazard_unit/rs1_data_ID[27]
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.043    54.980 r  core/hazard_unit/Q[31]_i_29/O
                         net (fo=1, routed)           0.000    54.980    core/cmp_ID/IR_ID[31]_i_11_0[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.236 f  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484    55.721    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043    55.764 f  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459    56.223    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043    56.266 f  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.980    57.246    core/reg_IF_ID/Branch_ctrl
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.043    57.289 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.205    59.493    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    98.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    98.531 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    99.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.157 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505   100.662    core/reg_IF_ID/debug_clk
    SLICE_X9Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism             -0.383   100.279    
                         clock uncertainty           -0.095   100.185    
    SLICE_X9Y58          FDCE (Setup_fdce_C_CE)      -0.201    99.984    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                         99.984    
                         arrival time                         -59.493    
  -------------------------------------------------------------------
                         slack                                 40.490    

Slack (MET) :             40.490ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[73][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.921ns  (logic 1.199ns (13.440%)  route 7.722ns (86.560%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 100.662 - 100.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 50.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    47.993    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    48.036 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    48.664    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.757 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.815    50.572    core/data_ram/debug_clk
    SLICE_X20Y49         FDRE                                         r  core/data_ram/data_reg[73][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.263    50.835 r  core/data_ram/data_reg[73][3]/Q
                         net (fo=5, routed)           0.980    51.815    core/data_ram/data_reg[73]_53[3]
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.043    51.858 r  core/data_ram/i___143_i_59/O
                         net (fo=1, routed)           0.000    51.858    core/data_ram/i___143_i_59_n_0
    SLICE_X19Y65         MUXF7 (Prop_muxf7_I1_O)      0.122    51.980 r  core/data_ram/i___143_i_44/O
                         net (fo=1, routed)           0.000    51.980    core/data_ram/i___143_i_44_n_0
    SLICE_X19Y65         MUXF8 (Prop_muxf8_I0_O)      0.045    52.025 r  core/data_ram/i___143_i_15/O
                         net (fo=1, routed)           0.455    52.480    core/data_ram/i___143_i_15_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.126    52.606 r  core/data_ram/i___143_i_3/O
                         net (fo=1, routed)           0.568    53.174    core/data_ram/i___143_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I4_O)        0.043    53.217 r  core/data_ram/i___143/O
                         net (fo=1, routed)           0.396    53.613    core/data_ram/i___143_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.043    53.656 r  core/data_ram/MDR_WB[27]_i_1/O
                         net (fo=5, routed)           0.195    53.851    core/hazard_unit/B_EX_reg[31][26]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.043    53.894 r  core/hazard_unit/A_EX[27]_i_2/O
                         net (fo=1, routed)           0.560    54.454    core/hazard_unit/A_EX[27]_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I0_O)        0.043    54.497 r  core/hazard_unit/A_EX[27]_i_1/O
                         net (fo=6, routed)           0.440    54.937    core/hazard_unit/rs1_data_ID[27]
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.043    54.980 r  core/hazard_unit/Q[31]_i_29/O
                         net (fo=1, routed)           0.000    54.980    core/cmp_ID/IR_ID[31]_i_11_0[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.236 f  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484    55.721    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043    55.764 f  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459    56.223    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043    56.266 f  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.980    57.246    core/reg_IF_ID/Branch_ctrl
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.043    57.289 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.205    59.493    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X9Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    98.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    98.531 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    99.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.157 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505   100.662    core/reg_IF_ID/debug_clk
    SLICE_X9Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism             -0.383   100.279    
                         clock uncertainty           -0.095   100.185    
    SLICE_X9Y58          FDCE (Setup_fdce_C_CE)      -0.201    99.984    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                         99.984    
                         arrival time                         -59.493    
  -------------------------------------------------------------------
                         slack                                 40.490    

Slack (MET) :             40.612ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.533ns (5.726%)  route 8.775ns (94.274%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 50.653 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=611, routed)         5.002     5.656    core/data_ram/Q[3]
    SLICE_X44Y59         LUT4 (Prop_lut4_I1_O)        0.052     5.708 r  core/data_ram/i___15_i_1/O
                         net (fo=18, routed)          0.680     6.388    core/data_ram/i___15_i_1_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.136     6.524 r  core/data_ram/i___15/O
                         net (fo=8, routed)           2.760     9.284    core/data_ram/i___15_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I1_O)        0.043     9.327 r  core/data_ram/data[0][7]_i_3/O
                         net (fo=1, routed)           0.333     9.660    core/data_ram/data[0][7]_i_3_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I5_O)        0.043     9.703 r  core/data_ram/data[0][7]_i_1/O
                         net (fo=1, routed)           0.000     9.703    core/data_ram/data[0][7]_i_1_n_0
    SLICE_X20Y80         FDRE                                         r  core/data_ram/data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.496    50.653    core/data_ram/debug_clk
    SLICE_X20Y80         FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.343    
                         clock uncertainty           -0.095    50.249    
    SLICE_X20Y80         FDRE (Setup_fdre_C_D)        0.067    50.316    core/data_ram/data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         50.316    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 40.612    

Slack (MET) :             40.614ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[96][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 0.388ns (4.178%)  route 8.898ns (95.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.663ns = ( 50.663 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=611, routed)         5.041     5.695    core/data_ram/Q[3]
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.043     5.738 r  core/data_ram/data[101][7]_i_3/O
                         net (fo=77, routed)          3.211     8.949    core/data_ram/data[101][7]_i_3_n_0
    SLICE_X17Y52         LUT6 (Prop_lut6_I4_O)        0.043     8.992 f  core/data_ram/data[96][1]_i_2/O
                         net (fo=1, routed)           0.646     9.638    core/data_ram/data[96][1]_i_2_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I0_O)        0.043     9.681 r  core/data_ram/data[96][1]_i_1/O
                         net (fo=1, routed)           0.000     9.681    core/data_ram/data[96][1]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  core/data_ram/data_reg[96][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.663    core/data_ram/debug_clk
    SLICE_X19Y54         FDRE                                         r  core/data_ram/data_reg[96][1]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.353    
                         clock uncertainty           -0.095    50.259    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.037    50.296    core/data_ram/data_reg[96][1]
  -------------------------------------------------------------------
                         required time                         50.296    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 40.614    

Slack (MET) :             40.624ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[73][3]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.811ns  (logic 1.199ns (13.608%)  route 7.612ns (86.392%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 100.662 - 100.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 50.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    47.993    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    48.036 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    48.664    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.757 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.815    50.572    core/data_ram/debug_clk
    SLICE_X20Y49         FDRE                                         r  core/data_ram/data_reg[73][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.263    50.835 r  core/data_ram/data_reg[73][3]/Q
                         net (fo=5, routed)           0.980    51.815    core/data_ram/data_reg[73]_53[3]
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.043    51.858 r  core/data_ram/i___143_i_59/O
                         net (fo=1, routed)           0.000    51.858    core/data_ram/i___143_i_59_n_0
    SLICE_X19Y65         MUXF7 (Prop_muxf7_I1_O)      0.122    51.980 r  core/data_ram/i___143_i_44/O
                         net (fo=1, routed)           0.000    51.980    core/data_ram/i___143_i_44_n_0
    SLICE_X19Y65         MUXF8 (Prop_muxf8_I0_O)      0.045    52.025 r  core/data_ram/i___143_i_15/O
                         net (fo=1, routed)           0.455    52.480    core/data_ram/i___143_i_15_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.126    52.606 r  core/data_ram/i___143_i_3/O
                         net (fo=1, routed)           0.568    53.174    core/data_ram/i___143_i_3_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I4_O)        0.043    53.217 r  core/data_ram/i___143/O
                         net (fo=1, routed)           0.396    53.613    core/data_ram/i___143_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.043    53.656 r  core/data_ram/MDR_WB[27]_i_1/O
                         net (fo=5, routed)           0.195    53.851    core/hazard_unit/B_EX_reg[31][26]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.043    53.894 r  core/hazard_unit/A_EX[27]_i_2/O
                         net (fo=1, routed)           0.560    54.454    core/hazard_unit/A_EX[27]_i_2_n_0
    SLICE_X11Y74         LUT5 (Prop_lut5_I0_O)        0.043    54.497 r  core/hazard_unit/A_EX[27]_i_1/O
                         net (fo=6, routed)           0.440    54.937    core/hazard_unit/rs1_data_ID[27]
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.043    54.980 r  core/hazard_unit/Q[31]_i_29/O
                         net (fo=1, routed)           0.000    54.980    core/cmp_ID/IR_ID[31]_i_11_0[1]
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.236 f  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484    55.721    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043    55.764 f  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459    56.223    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043    56.266 f  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.980    57.246    core/reg_IF_ID/Branch_ctrl
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.043    57.289 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.094    59.383    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X8Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    98.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    98.531 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    99.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.157 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505   100.662    core/reg_IF_ID/debug_clk
    SLICE_X8Y58          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
                         clock pessimism             -0.383   100.279    
                         clock uncertainty           -0.095   100.185    
    SLICE_X8Y58          FDCE (Setup_fdce_C_CE)      -0.178   100.007    core/reg_IF_ID/PCurrent_ID_reg[8]
  -------------------------------------------------------------------
                         required time                        100.007    
                         arrival time                         -59.383    
  -------------------------------------------------------------------
                         slack                                 40.624    

Slack (MET) :             40.720ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[40][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.489ns (5.294%)  route 8.748ns (94.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 50.655 - 50.000 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.628     0.385    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.259     0.644 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=401, routed)         4.459     5.104    core/data_ram/Q[5]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.051     5.155 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          4.095     9.249    core/data_ram/i___64_i_1_n_0
    SLICE_X20Y66         LUT5 (Prop_lut5_I3_O)        0.136     9.385 f  core/data_ram/data[40][1]_i_2/O
                         net (fo=1, routed)           0.194     9.579    core/data_ram/data[40][1]_i_2_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I0_O)        0.043     9.622 r  core/data_ram/data[40][1]_i_1/O
                         net (fo=1, routed)           0.000     9.622    core/data_ram/data[40][1]_i_1_n_0
    SLICE_X20Y66         FDRE                                         r  core/data_ram/data_reg[40][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.498    50.655    core/data_ram/debug_clk
    SLICE_X20Y66         FDRE                                         r  core/data_ram/data_reg[40][1]/C  (IS_INVERTED)
                         clock pessimism             -0.287    50.368    
                         clock uncertainty           -0.095    50.274    
    SLICE_X20Y66         FDRE (Setup_fdre_C_D)        0.069    50.343    core/data_ram/data_reg[40][1]
  -------------------------------------------------------------------
                         required time                         50.343    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 40.720    

Slack (MET) :             40.738ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[46][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.489ns (5.334%)  route 8.679ns (94.666%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.659ns = ( 50.659 - 50.000 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.628     0.385    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y71         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.259     0.644 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=401, routed)         4.459     5.104    core/data_ram/Q[5]
    SLICE_X44Y82         LUT4 (Prop_lut4_I1_O)        0.051     5.155 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          3.793     8.947    core/data_ram/i___64_i_1_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I3_O)        0.136     9.083 f  core/data_ram/data[46][0]_i_2/O
                         net (fo=1, routed)           0.427     9.510    core/data_ram/data[46][0]_i_2_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.043     9.553 r  core/data_ram/data[46][0]_i_1/O
                         net (fo=1, routed)           0.000     9.553    core/data_ram/data[46][0]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  core/data_ram/data_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.502    50.659    core/data_ram/debug_clk
    SLICE_X13Y64         FDRE                                         r  core/data_ram/data_reg[46][0]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.349    
                         clock uncertainty           -0.095    50.255    
    SLICE_X13Y64         FDRE (Setup_fdre_C_D)        0.037    50.292    core/data_ram/data_reg[46][0]
  -------------------------------------------------------------------
                         required time                         50.292    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                 40.738    

Slack (MET) :             40.739ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[99][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 0.388ns (4.240%)  route 8.762ns (95.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.651ns = ( 50.651 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=611, routed)         5.041     5.695    core/data_ram/Q[3]
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.043     5.738 r  core/data_ram/data[101][7]_i_3/O
                         net (fo=77, routed)          3.452     9.190    core/data_ram/data[101][7]_i_3_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I2_O)        0.043     9.233 r  core/data_ram/data[99][7]_i_3/O
                         net (fo=1, routed)           0.269     9.502    core/data_ram/data[99][7]_i_3_n_0
    SLICE_X19Y78         LUT6 (Prop_lut6_I3_O)        0.043     9.545 r  core/data_ram/data[99][7]_i_1/O
                         net (fo=1, routed)           0.000     9.545    core/data_ram/data[99][7]_i_1_n_0
    SLICE_X19Y78         FDRE                                         r  core/data_ram/data_reg[99][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.494    50.651    core/data_ram/debug_clk
    SLICE_X19Y78         FDRE                                         r  core/data_ram/data_reg[99][7]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.341    
                         clock uncertainty           -0.095    50.247    
    SLICE_X19Y78         FDRE (Setup_fdre_C_D)        0.038    50.285    core/data_ram/data_reg[99][7]
  -------------------------------------------------------------------
                         required time                         50.285    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                 40.739    

Slack (MET) :             40.756ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[99][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 0.388ns (4.244%)  route 8.754ns (95.756%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.660ns = ( 50.660 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=611, routed)         5.041     5.695    core/data_ram/Q[3]
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.043     5.738 r  core/data_ram/data[101][7]_i_3/O
                         net (fo=77, routed)          3.071     8.809    core/data_ram/data[101][7]_i_3_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.043     8.852 r  core/data_ram/data[99][0]_i_2/O
                         net (fo=1, routed)           0.642     9.494    core/data_ram/data[99][0]_i_2_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I2_O)        0.043     9.537 r  core/data_ram/data[99][0]_i_1/O
                         net (fo=1, routed)           0.000     9.537    core/data_ram/data[99][0]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  core/data_ram/data_reg[99][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.503    50.660    core/data_ram/debug_clk
    SLICE_X13Y63         FDRE                                         r  core/data_ram/data_reg[99][0]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.350    
                         clock uncertainty           -0.095    50.256    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.037    50.293    core/data_ram/data_reg[99][0]
  -------------------------------------------------------------------
                         required time                         50.293    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 40.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.727     0.611    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y54          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.100     0.711 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=2, routed)           0.057     0.768    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X4Y54          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_MEM_WB/debug_clk
    SLICE_X4Y54          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.275     0.611    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.047     0.658    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.727     0.611    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y54          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.100     0.711 r  core/reg_EXE_MEM/IR_MEM_reg[4]/Q
                         net (fo=2, routed)           0.056     0.767    core/reg_MEM_WB/inst_MEM[3]
    SLICE_X4Y54          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_MEM_WB/debug_clk
    SLICE_X4Y54          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/C
                         clock pessimism             -0.275     0.611    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.044     0.655    core/reg_MEM_WB/IR_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.720     0.604    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y80          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.100     0.704 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=2, routed)           0.064     0.768    core/reg_MEM_WB/PC_MEM[18]
    SLICE_X3Y80          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.958     0.877    core/reg_MEM_WB/debug_clk
    SLICE_X3Y80          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.044     0.648    core/reg_MEM_WB/PCurrent_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.185%)  route 0.117ns (53.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.720     0.604    core/REG_PC/debug_clk
    SLICE_X4Y81          FDCE                                         r  core/REG_PC/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.100     0.704 r  core/REG_PC/Q_reg[28]/Q
                         net (fo=4, routed)           0.117     0.820    core/reg_IF_ID/PCurrent_ID_reg[31]_1[28]
    SLICE_X3Y81          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.959     0.878    core/reg_IF_ID/debug_clk
    SLICE_X3Y81          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.243     0.635    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.040     0.675    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.342%)  route 0.121ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.721     0.605    core/REG_PC/debug_clk
    SLICE_X4Y82          FDCE                                         r  core/REG_PC/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDCE (Prop_fdce_C_Q)         0.100     0.705 r  core/REG_PC/Q_reg[31]/Q
                         net (fo=3, routed)           0.121     0.825    core/reg_IF_ID/PCurrent_ID_reg[31]_1[31]
    SLICE_X3Y81          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.959     0.878    core/reg_IF_ID/debug_clk
    SLICE_X3Y81          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.243     0.635    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.043     0.678    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.103    -0.209    rst_count[5]
    SLICE_X1Y45          FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.040    -0.418    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.017    -0.402    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.040    -0.362    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.600%)  route 0.106ns (51.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.726     0.610    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y57          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.100     0.710 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.106     0.816    core/reg_MEM_WB/PC_MEM[7]
    SLICE_X4Y55          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_MEM_WB/debug_clk
    SLICE_X4Y55          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/C
                         clock pessimism             -0.261     0.625    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.038     0.663    core/reg_MEM_WB/PCurrent_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.017%)  route 0.104ns (50.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.104    -0.209    rst_count[9]
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.040    -0.418    clk_cpu
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.017    -0.402    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.040    -0.362    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.460%)  route 0.120ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.719     0.603    core/REG_PC/debug_clk
    SLICE_X4Y80          FDCE                                         r  core/REG_PC/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.100     0.703 r  core/REG_PC/Q_reg[19]/Q
                         net (fo=4, routed)           0.120     0.823    core/reg_IF_ID/PCurrent_ID_reg[31]_1[19]
    SLICE_X2Y80          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.958     0.877    core/reg_IF_ID/debug_clk
    SLICE_X2Y80          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
                         clock pessimism             -0.243     0.634    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.032     0.666    core/reg_IF_ID/PCurrent_ID_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.727     0.611    core/reg_ID_EX/debug_clk
    SLICE_X6Y53          FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.118     0.729 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.096     0.825    core/reg_EXE_MEM/RegWrite_EXE
    SLICE_X7Y52          FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y52          FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.261     0.626    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.041     0.667    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X0Y72      core/reg_IF_ID/IR_ID_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X9Y83      core/reg_IF_ID/IR_ID_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X14Y85     core/reg_IF_ID/IR_ID_reg[24]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X9Y93      core/register/register_reg[11][26]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X19Y93     core/register/register_reg[11][28]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X19Y93     core/register/register_reg[11][29]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X9Y93      core/register/register_reg[11][30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X0Y72      core/reg_IF_ID/IR_ID_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y93      core/register/register_reg[11][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X19Y93     core/register/register_reg[11][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X19Y93     core/register/register_reg[11][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y93      core/register/register_reg[11][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X11Y83     core/register/register_reg[26][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y82      core/reg_IF_ID/IR_ID_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y82      core/reg_IF_ID/IR_ID_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X0Y72      core/reg_IF_ID/IR_ID_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X14Y92     core/register/register_reg[27][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X34Y80     core/data_ram/data_reg[32][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X37Y73     core/data_ram/data_reg[33][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X32Y83     core/data_ram/data_reg[33][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X16Y66     core/data_ram/data_reg[35][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X4Y82      core/reg_IF_ID/IR_ID_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X4Y82      core/reg_IF_ID/IR_ID_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X0Y72      core/reg_IF_ID/IR_ID_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X0Y72      core/reg_IF_ID/IR_ID_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X12Y81     core/reg_IF_ID/IR_ID_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X12Y81     core/reg_IF_ID/IR_ID_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 2.016ns (22.770%)  route 6.838ns (77.230%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.348     5.909    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.132     6.041 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.355     6.396    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.043     6.439 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.247     6.686    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X8Y102         LUT4 (Prop_lut4_I0_O)        0.043     6.729 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.729    vga/U12_n_118
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y102         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y102         FDRE (Setup_fdre_C_D)        0.066     7.463    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 2.016ns (22.966%)  route 6.762ns (77.034%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.361     5.922    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.132     6.054 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.109     6.163    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I2_O)        0.043     6.206 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.405     6.611    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.043     6.654 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.654    vga/U12_n_116
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.598    
                         clock uncertainty           -0.201     7.396    
    SLICE_X8Y107         FDRE (Setup_fdre_C_D)        0.064     7.460    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 2.115ns (24.097%)  route 6.662ns (75.903%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.348     5.909    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.138     6.047 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.237     6.284    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I2_O)        0.136     6.420 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.190     6.610    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.043     6.653 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.653    vga/U12_n_117
    SLICE_X8Y104         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y104         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.066     7.463    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 1.973ns (22.705%)  route 6.717ns (77.295%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.476     6.037    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I0_O)        0.132     6.169 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.354     6.523    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.043     6.566 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.566    vga/U12_n_115
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.066     7.463    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.072ns (24.001%)  route 6.561ns (75.999%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.476     6.037    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.140     6.177 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.198     6.375    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.134     6.509 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.509    vga/U12_n_114
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y105         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.065     7.462    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 1.872ns (21.742%)  route 6.738ns (78.258%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.371     3.886    vga/data_buf_reg_0_3_0_5/ADDRC0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.932 r  vga/data_buf_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.384     4.316    vga/U12/number0[4]
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.132     4.448 r  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     4.448    vga/U12/ascii_code[0]_inv_i_13_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.107     4.555 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.993     5.548    vga/U12/number__0[0]
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.124     5.672 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=3, routed)           0.343     6.015    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.043     6.058 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.385     6.443    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.043     6.486 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.486    vga/U12_n_113
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.598    
                         clock uncertainty           -0.201     7.396    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.066     7.462    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.973ns (23.099%)  route 6.568ns (76.901%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.339     2.472    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.310     3.825    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X6Y74          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.876 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.428     4.304    vga/U12/number0[2]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.138     4.442 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.442    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X6Y79          MUXF7 (Prop_muxf7_I1_O)      0.103     4.545 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.886     5.432    vga/U12/number__0[2]
    SLICE_X8Y100         LUT3 (Prop_lut3_I1_O)        0.129     5.561 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.250     5.811    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.132     5.943 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.431     6.374    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.043     6.417 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.417    vga/U12_n_119
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.335     8.429    vga/CLK_OUT1
    SLICE_X8Y106         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.598    
                         clock uncertainty           -0.201     7.396    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.064     7.460    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.562ns (23.746%)  route 5.016ns (76.254%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.197     2.330    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.373 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.001     3.374    vga/U12/number[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.049     3.423 r  vga/U12/strdata[35]_i_2/O
                         net (fo=1, routed)           0.460     3.883    vga/U12/strdata[35]_i_2_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I0_O)        0.136     4.019 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.434     4.454    vga/U12_n_89
    SLICE_X5Y102         FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.391     8.485    vga/CLK_OUT1
    SLICE_X5Y102         FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism             -0.832     7.654    
                         clock uncertainty           -0.201     7.452    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)       -0.031     7.421    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                          7.421    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.571ns (24.789%)  route 4.767ns (75.211%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.470    -2.124    vga/U12/CLK_OUT3
    SLICE_X10Y108        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.655    -1.210    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y108        LUT4 (Prop_lut4_I1_O)        0.051    -1.159 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.382    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I1_O)        0.145    -0.632 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.642     0.010    vga/U12/R[3]_i_15_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.138     0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=2, routed)           0.260     0.408    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.147     0.555 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.369     0.924    vga/U12/ascii_code[5]_i_36_n_0
    SLICE_X12Y104        LUT2 (Prop_lut2_I1_O)        0.137     1.061 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.000     1.061    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.244 r  vga/U12/data_buf_reg_0_3_0_5_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.244    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.352 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O[0]
                         net (fo=4, routed)           0.371     1.723    vga/U12/data_buf_reg_0_3_0_5_i_34_n_7
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.123     1.846 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.244     2.090    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.133 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.197     2.330    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.373 f  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         0.809     3.183    vga/U12/number[0]
    SLICE_X5Y104         LUT4 (Prop_lut4_I3_O)        0.052     3.235 r  vga/U12/strdata[5]_i_2/O
                         net (fo=2, routed)           0.641     3.876    vga/U12/strdata[5]_i_2_n_0
    SLICE_X4Y104         LUT3 (Prop_lut3_I0_O)        0.142     4.018 r  vga/U12/strdata[5]_i_1/O
                         net (fo=1, routed)           0.195     4.213    vga/U12_n_82
    SLICE_X3Y104         FDRE                                         r  vga/strdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.392     8.486    vga/CLK_OUT1
    SLICE_X3Y104         FDRE                                         r  vga/strdata_reg[5]/C
                         clock pessimism             -0.832     7.655    
                         clock uncertainty           -0.201     7.453    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.124     7.329    vga/strdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.445ns (6.964%)  route 5.945ns (93.036%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X14Y107        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.236    -1.887 r  vga/U12/h_count_reg[4]/Q
                         net (fo=584, routed)         4.369     2.482    core/U1_3/debug_addr[1]
    SLICE_X13Y75         LUT6 (Prop_lut6_I2_O)        0.123     2.605 r  core/U1_3/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.837     3.442    core/U1_3/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.043     3.485 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.343     3.828    vga/U12/data_buf_reg_0_3_0_5_6
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.043     3.871 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.396     4.267    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X6Y74          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.546     8.640    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y74          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.809    
                         clock uncertainty           -0.201     7.607    
    SLICE_X6Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.472    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.118ns (12.812%)  route 0.803ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X14Y107        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.803     0.370    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.889    -0.570    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.231    
                         clock uncertainty            0.201    -0.030    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.153    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMS32                                       r  vga/data_buf_reg_0_3_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMS32                                       r  vga/data_buf_reg_0_3_18_23/RAMD/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.100ns (8.410%)  route 1.089ns (91.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X13Y108        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/h_count_reg[3]/Q
                         net (fo=611, routed)         1.089     0.639    vga/data_buf_reg_0_3_18_23/ADDRD0
    SLICE_X6Y78          RAMS32                                       r  vga/data_buf_reg_0_3_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMS32                                       r  vga/data_buf_reg_0_3_18_23/RAMD_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.201     0.037    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.334    vga/data_buf_reg_0_3_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.184ns (20.623%)  route 0.708ns (79.377%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.641    -0.552    vga/U12/CLK_OUT3
    SLICE_X13Y110        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100    -0.452 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.256    -0.195    vga/U12/PRow[4]
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.028    -0.167 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.171     0.004    vga/U12/G[3]_i_4_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.028     0.032 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=10, routed)          0.281     0.313    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.028     0.341 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vga/U12_n_116
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.863    -0.595    vga/CLK_OUT1
    SLICE_X8Y107         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.201    -0.055    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.087     0.032    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -0.613ns,  Total Violation      -11.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.059ns (13.912%)  route 6.553ns (86.088%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.564     7.048    core/U1_3/Branch_ctrl
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.043     7.091 r  core/U1_3/data_buf_reg_0_3_24_29_i_72/O
                         net (fo=1, routed)           0.182     7.273    core/U1_3/data_buf_reg_0_3_24_29_i_72_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.043     7.316 r  core/U1_3/data_buf_reg_0_3_24_29_i_20/O
                         net (fo=1, routed)           0.246     7.562    vga/U12/data_buf_reg_0_3_24_29_9
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.043     7.605 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.406     8.011    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497     8.591    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.215     7.545    
    SLICE_X8Y79          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.398    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.059ns (13.761%)  route 6.637ns (86.239%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.566     7.050    core/U1_3/Branch_ctrl
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.043     7.093 r  core/U1_3/data_buf_reg_0_3_18_23_i_84/O
                         net (fo=1, routed)           0.301     7.394    core/U1_3/data_buf_reg_0_3_18_23_i_84_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.043     7.437 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.260     7.697    vga/U12/data_buf_reg_0_3_18_23_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.043     7.740 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.355     8.095    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.549     8.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.832     7.812    
                         clock uncertainty           -0.215     7.597    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.485    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.059ns (14.005%)  route 6.502ns (85.995%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.432     6.916    core/U1_3/Branch_ctrl
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.043     6.959 r  core/U1_3/data_buf_reg_0_3_24_29_i_32/O
                         net (fo=1, routed)           0.420     7.378    core/U1_3/data_buf_reg_0_3_24_29_i_32_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.043     7.421 r  core/U1_3/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.304     7.725    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.043     7.768 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.193     7.961    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497     8.591    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.215     7.545    
    SLICE_X8Y79          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.405    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 1.059ns (13.866%)  route 6.578ns (86.134%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.584     7.068    core/U1_3/Branch_ctrl
    SLICE_X2Y74          LUT6 (Prop_lut6_I1_O)        0.043     7.111 r  core/U1_3/data_buf_reg_0_3_6_11_i_42/O
                         net (fo=1, routed)           0.210     7.321    core/U1_3/data_buf_reg_0_3_6_11_i_42_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.043     7.364 r  core/U1_3/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.299     7.663    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.043     7.706 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.331     8.036    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.548     8.642    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.500    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 1.059ns (14.067%)  route 6.469ns (85.933%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.617     7.101    core/U1_3/Branch_ctrl
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.043     7.144 r  core/U1_3/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.101     7.245    core/U1_3/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.043     7.288 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.230     7.518    vga/U12/data_buf_reg_0_3_18_23_5
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.043     7.561 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.366     7.927    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.549     8.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.812    
                         clock uncertainty           -0.215     7.597    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.462    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.059ns (14.006%)  route 6.502ns (85.994%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.524     7.007    core/U1_3/Branch_ctrl
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.043     7.050 r  core/U1_3/data_buf_reg_0_3_30_31_i_26/O
                         net (fo=1, routed)           0.189     7.239    core/U1_3/data_buf_reg_0_3_30_31_i_26_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=1, routed)           0.161     7.444    vga/U12/data_buf_reg_0_3_30_31
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.043     7.487 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.474     7.960    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.552     8.646    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.832     7.815    
                         clock uncertainty           -0.215     7.600    
    SLICE_X6Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.504    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.504    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 1.059ns (14.093%)  route 6.455ns (85.907%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.609     7.093    core/U1_3/Branch_ctrl
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.043     7.136 r  core/U1_3/data_buf_reg_0_3_30_31_i_16/O
                         net (fo=1, routed)           0.101     7.237    core/U1_3/data_buf_reg_0_3_30_31_i_16_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.043     7.280 r  core/U1_3/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.228     7.508    vga/U12/data_buf_reg_0_3_30_31_1
    SLICE_X7Y82          LUT6 (Prop_lut6_I3_O)        0.043     7.551 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.362     7.913    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.552     8.646    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.832     7.815    
                         clock uncertainty           -0.215     7.600    
    SLICE_X6Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.460    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.059ns (14.103%)  route 6.450ns (85.897%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.662     7.146    core/U1_3/Branch_ctrl
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.043     7.189 r  core/U1_3/data_buf_reg_0_3_6_11_i_52/O
                         net (fo=1, routed)           0.193     7.381    core/U1_3/data_buf_reg_0_3_6_11_i_52_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.043     7.424 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.243     7.668    vga/U12/data_buf_reg_0_3_6_11_5
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.043     7.711 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.197     7.908    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.548     8.642    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.461    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.059ns (14.061%)  route 6.472ns (85.939%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.603     7.087    core/U1_3/Branch_ctrl
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.043     7.130 r  core/U1_3/data_buf_reg_0_3_6_11_i_84/O
                         net (fo=1, routed)           0.215     7.345    core/U1_3/data_buf_reg_0_3_6_11_i_84_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.043     7.388 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.301     7.690    vga/U12/data_buf_reg_0_3_6_11_7
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.043     7.733 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.198     7.931    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.548     8.642    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.484    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.059ns (14.175%)  route 6.412ns (85.825%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    0.399ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.642     0.399    core/reg_ID_EX/debug_clk
    SLICE_X9Y59          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.223     0.622 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.581     1.203    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.043     1.246 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.526     1.772    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.043     1.815 r  core/reg_ID_EX/ALUO_MEM[23]_i_26/O
                         net (fo=1, routed)           0.356     2.172    core/reg_ID_EX/ALUO_MEM[23]_i_26_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.043     2.215 r  core/reg_ID_EX/ALUO_MEM[23]_i_20/O
                         net (fo=2, routed)           0.566     2.781    core/reg_ID_EX/ALUO_MEM[23]_i_20_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.043     2.824 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.573     3.397    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.440 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.244     3.684    core/reg_ID_EX/alu/res6[22]
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.444     4.171    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.452     4.666    core/hazard_unit/Q[31]_i_27_0[22]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.043     4.709 r  core/hazard_unit/A_EX[22]_i_1/O
                         net (fo=5, routed)           0.468     5.177    core/hazard_unit/rs1_data_ID[22]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.043     5.220 r  core/hazard_unit/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.220    core/cmp_ID/Q_reg[31]_i_17_1[3]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.400 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.400    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.454 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.484     5.939    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.043     5.982 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.459     6.441    core/ctrl/res_LT
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     6.484 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=60, routed)          0.517     7.001    core/U1_3/Branch_ctrl
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.043     7.044 r  core/U1_3/data_buf_reg_0_3_24_29_i_62/O
                         net (fo=1, routed)           0.106     7.150    core/U1_3/data_buf_reg_0_3_24_29_i_62_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.043     7.193 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.276     7.469    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.043     7.512 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.359     7.870    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497     8.591    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.215     7.545    
    SLICE_X8Y79          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.434    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 -0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.184ns (28.081%)  route 0.471ns (71.919%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.685     0.569    core/reg_MEM_WB/debug_clk
    SLICE_X9Y77          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.100     0.669 r  core/reg_MEM_WB/PCurrent_WB_reg[16]/Q
                         net (fo=1, routed)           0.131     0.799    core/U1_3/PC_WB[16]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.028     0.827 r  core/U1_3/data_buf_reg_0_3_12_17_i_84/O
                         net (fo=1, routed)           0.051     0.878    core/U1_3/data_buf_reg_0_3_12_17_i_84_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.028     0.906 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=1, routed)           0.188     1.094    vga/U12/data_buf_reg_0_3_12_17_7
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.028     1.122 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.102     1.224    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.179    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.247ns (38.892%)  route 0.388ns (61.108%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718     0.602    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y78          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.100     0.702 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.112     0.814    core/U1_3/PC_MEM[14]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.028     0.842 r  core/U1_3/data_buf_reg_0_3_18_23_i_66/O
                         net (fo=1, routed)           0.000     0.842    core/U1_3/data_buf_reg_0_3_18_23_i_66_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I1_O)      0.051     0.893 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.093     0.986    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.068     1.054 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.183     1.237    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y78          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.182    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.246ns (38.695%)  route 0.390ns (61.305%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.716     0.600    core/reg_IF_ID/debug_clk
    SLICE_X1Y73          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.100     0.700 r  core/reg_IF_ID/PCurrent_ID_reg[9]/Q
                         net (fo=4, routed)           0.187     0.887    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[8]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.028     0.915 r  core/U1_3/data_buf_reg_0_3_6_11_i_53/O
                         net (fo=1, routed)           0.000     0.915    core/U1_3/data_buf_reg_0_3_6_11_i_53_n_0
    SLICE_X1Y73          MUXF7 (Prop_muxf7_I0_O)      0.050     0.965 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.108     1.073    vga/U12/data_buf_reg_0_3_6_11_6
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.068     1.141 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.094     1.236    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.953    -0.505    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.163    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.184ns (28.262%)  route 0.467ns (71.738%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.715     0.599    core/reg_MEM_WB/debug_clk
    SLICE_X5Y76          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.100     0.699 r  core/reg_MEM_WB/PCurrent_WB_reg[0]/Q
                         net (fo=1, routed)           0.173     0.872    core/U1_3/PC_WB[0]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.028     0.900 r  core/U1_3/data_buf_reg_0_3_0_5_i_54/O
                         net (fo=1, routed)           0.055     0.954    core/U1_3/data_buf_reg_0_3_0_5_i_54_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.028     0.982 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.093     1.075    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.028     1.103 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.147     1.250    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X6Y74          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.951    -0.507    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y74          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.339    -0.169    
                         clock uncertainty            0.215     0.046    
    SLICE_X6Y74          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.177    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.264ns (40.199%)  route 0.393ns (59.801%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.715     0.599    core/reg_IF_ID/debug_clk
    SLICE_X2Y75          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.118     0.717 r  core/reg_IF_ID/PCurrent_ID_reg[12]/Q
                         net (fo=4, routed)           0.140     0.856    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[11]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.028     0.884 r  core/U1_3/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.000     0.884    core/U1_3/data_buf_reg_0_3_12_17_i_43_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I0_O)      0.050     0.934 r  core/U1_3/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.120     1.054    vga/U12/data_buf_reg_0_3_12_17_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.068     1.122 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.134     1.256    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.181    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.247ns (36.749%)  route 0.425ns (63.251%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.689     0.573    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y81          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.100     0.673 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=2, routed)           0.174     0.847    core/U1_3/PC_MEM[22]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.028     0.875 r  core/U1_3/data_buf_reg_0_3_24_29_i_84/O
                         net (fo=1, routed)           0.000     0.875    core/U1_3/data_buf_reg_0_3_24_29_i_84_n_0
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.051     0.926 r  core/U1_3/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.115     1.041    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.068     1.109 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.136     1.245    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.925    -0.533    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X8Y79          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.149    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.239ns (35.397%)  route 0.436ns (64.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.721     0.605    core/reg_IF_ID/debug_clk
    SLICE_X3Y81          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.100     0.705 r  core/reg_IF_ID/PCurrent_ID_reg[31]/Q
                         net (fo=3, routed)           0.158     0.863    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[27]
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.028     0.891 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.000     0.891    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.043     0.934 r  core/U1_3/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.103     1.037    vga/U12/data_buf_reg_0_3_30_31_2
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.068     1.105 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.175     1.280    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.958    -0.500    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y81          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.162    
                         clock uncertainty            0.215     0.053    
    SLICE_X6Y81          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.161    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.247ns (36.626%)  route 0.427ns (63.374%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.689     0.573    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y81          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.100     0.673 r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/Q
                         net (fo=2, routed)           0.163     0.836    core/U1_3/PC_MEM[19]
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.028     0.864 r  core/U1_3/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.000     0.864    core/U1_3/data_buf_reg_0_3_24_29_i_34_n_0
    SLICE_X9Y80          MUXF7 (Prop_muxf7_I1_O)      0.051     0.915 r  core/U1_3/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.170     1.085    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.068     1.153 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.095     1.247    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.925    -0.533    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X8Y79          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.128    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.257ns (36.757%)  route 0.442ns (63.243%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718     0.602    core/reg_IF_ID/debug_clk
    SLICE_X2Y78          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.118     0.720 r  core/reg_IF_ID/PCurrent_ID_reg[15]/Q
                         net (fo=4, routed)           0.195     0.915    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[14]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.028     0.943 r  core/U1_3/data_buf_reg_0_3_12_17_i_53/O
                         net (fo=1, routed)           0.000     0.943    core/U1_3/data_buf_reg_0_3_12_17_i_53_n_0
    SLICE_X2Y78          MUXF7 (Prop_muxf7_I0_O)      0.043     0.986 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.155     1.140    vga/U12/data_buf_reg_0_3_12_17_6
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.068     1.208 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.093     1.301    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.955    -0.503    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X2Y77          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X2Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.165    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.257ns (36.183%)  route 0.453ns (63.817%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.689     0.573    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y81          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.118     0.691 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.194     0.885    core/U1_3/PC_MEM[21]
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.028     0.913 r  core/U1_3/data_buf_reg_0_3_24_29_i_54/O
                         net (fo=1, routed)           0.000     0.913    core/U1_3/data_buf_reg_0_3_24_29_i_54_n_0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I1_O)      0.043     0.956 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.121     1.077    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.068     1.145 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.138     1.283    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.925    -0.533    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y79          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X8Y79          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.135    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.148    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.172ns  (logic 1.847ns (58.228%)  route 1.325ns (41.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.670    30.373    vga/U12/DO[0]
    SLICE_X8Y108         LUT5 (Prop_lut5_I3_O)        0.047    30.420 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.655    31.074    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.597    
                         clock uncertainty           -0.201    37.395    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.091    37.304    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                         -31.074    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.079ns  (logic 1.851ns (60.109%)  route 1.228ns (39.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.666    30.369    vga/U12/DO[0]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.051    30.420 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562    30.982    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.597    
                         clock uncertainty           -0.201    37.395    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.101    37.294    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -30.982    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.062ns  (logic 1.847ns (60.327%)  route 1.215ns (39.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.670    30.373    vga/U12/DO[0]
    SLICE_X8Y108         LUT5 (Prop_lut5_I3_O)        0.047    30.420 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544    30.964    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.597    
                         clock uncertainty           -0.201    37.395    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.091    37.304    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.304    
                         arrival time                         -30.964    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.967ns  (logic 1.843ns (62.117%)  route 1.124ns (37.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.666    30.369    vga/U12/DO[0]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.043    30.412 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.458    30.869    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.597    
                         clock uncertainty           -0.201    37.395    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)       -0.031    37.364    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.364    
                         arrival time                         -30.869    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.961ns  (logic 1.843ns (62.251%)  route 1.118ns (37.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.670    30.373    vga/U12/DO[0]
    SLICE_X8Y108         LUT5 (Prop_lut5_I3_O)        0.043    30.416 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.447    30.863    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.334    38.428    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.597    
                         clock uncertainty           -0.201    37.395    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)       -0.022    37.373    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                         -30.863    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.943ns  (logic 1.851ns (62.905%)  route 1.092ns (37.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.762    30.464    vga/U12/DO[0]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.051    30.515 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.330    30.845    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.654    
                         clock uncertainty           -0.201    37.452    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.091    37.361    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -30.845    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.981ns  (logic 1.843ns (61.831%)  route 1.138ns (38.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.762    30.464    vga/U12/DO[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.043    30.507 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.376    30.883    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.654    
                         clock uncertainty           -0.201    37.452    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)       -0.022    37.430    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.430    
                         arrival time                         -30.883    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.963ns  (logic 1.843ns (62.205%)  route 1.120ns (37.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.762    30.464    vga/U12/DO[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.043    30.507 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.358    30.865    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.654    
                         clock uncertainty           -0.201    37.452    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)       -0.031    37.421    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.421    
                         arrival time                         -30.865    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.832ns  (logic 1.851ns (65.356%)  route 0.981ns (34.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.762    30.464    vga/U12/DO[0]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.051    30.515 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.219    30.735    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.654    
                         clock uncertainty           -0.201    37.452    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.091    37.361    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -30.735    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.537ns  (logic 1.800ns (70.947%)  route 0.737ns (29.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 27.902 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.497    27.902    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.702 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.737    30.439    vga/U12/DO[0]
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391    38.485    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.654    
                         clock uncertainty           -0.201    37.452    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.002    37.450    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -30.439    
  -------------------------------------------------------------------
                         slack                                  7.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.128ns (13.988%)  route 0.787ns (86.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.608     0.158    vga/U12/flag
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.028     0.186 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.179     0.366    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.038     0.016    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.128ns (13.808%)  route 0.799ns (86.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.608     0.158    vga/U12/flag
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.028     0.186 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.191     0.377    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X3Y106         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.040     0.018    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.130ns (13.494%)  route 0.833ns (86.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.833     0.384    vga/U12/flag
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.030     0.414 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.414    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.863    -0.595    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.201    -0.055    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.084     0.029    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.585ns (61.595%)  route 0.365ns (38.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.669    -0.524    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.061 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.365     0.426    vga/U12/DO[0]
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.032     0.010    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.585ns (58.377%)  route 0.417ns (41.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.669    -0.524    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.061 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.417     0.478    vga/U12/DO[0]
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.037     0.015    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.128ns (11.411%)  route 0.994ns (88.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.775     0.326    vga/U12/flag
    SLICE_X8Y108         LUT5 (Prop_lut5_I1_O)        0.028     0.354 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.218     0.572    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.863    -0.595    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.201    -0.055    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.040    -0.015    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.614ns (53.337%)  route 0.537ns (46.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.669    -0.524    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.061 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.432     0.493    vga/U12/DO[0]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.029     0.522 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.105     0.627    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.000    -0.022    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.128ns (10.719%)  route 1.066ns (89.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.833     0.384    vga/U12/flag
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.028     0.412 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.233     0.645    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.863    -0.595    vga/U12/CLK_OUT3
    SLICE_X9Y108         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.201    -0.055    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.038    -0.017    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.130ns (10.991%)  route 1.053ns (89.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.643    -0.550    vga/CLK_OUT1
    SLICE_X9Y106         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100    -0.450 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.775     0.326    vga/U12/flag
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.030     0.356 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.277     0.633    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.863    -0.595    vga/U12/CLK_OUT3
    SLICE_X8Y108         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.201    -0.055    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.000    -0.055    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.614ns (51.016%)  route 0.590ns (48.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.669    -0.524    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y44         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.061 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.432     0.493    vga/U12/DO[0]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.029     0.522 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.158     0.680    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    vga/U12/CLK_OUT3
    SLICE_X2Y106         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.201    -0.022    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.000    -0.022    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.629ns  (logic 0.302ns (3.500%)  route 8.327ns (96.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.043   106.406 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   106.908    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.304   117.133    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.133    
                         arrival time                        -106.908    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.480ns  (logic 0.310ns (3.656%)  route 8.170ns (96.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.051   106.414 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.344   106.759    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.294   117.143    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.143    
                         arrival time                        -106.759    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.480ns  (logic 0.310ns (3.656%)  route 8.170ns (96.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.051   106.414 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.344   106.759    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.294   117.143    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.143    
                         arrival time                        -106.759    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        8.480ns  (logic 0.310ns (3.656%)  route 8.170ns (96.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 118.483 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    98.538 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.826   106.363    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.051   106.414 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.344   106.759    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389   118.483    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y110         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.652    
                         clock uncertainty           -0.215   117.437    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.294   117.143    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.143    
                         arrival time                        -106.759    
  -------------------------------------------------------------------
                         slack                                 10.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.207ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.146ns (3.951%)  route 3.549ns (96.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.549     3.255    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.028     3.283 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     3.283    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y110         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.215    -0.011    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.087     0.076    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.772ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.118ns (2.787%)  route 4.116ns (97.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.116     3.822    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X3Y98          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.118ns (2.783%)  route 4.123ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.123     3.828    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y97          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y97          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.118ns (2.783%)  route 4.123ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.123     3.828    DISPLAY/rst_all
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/CLK_OUT3
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.118ns (2.783%)  route 4.123ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.123     3.828    DISPLAY/rst_all
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/CLK_OUT3
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.118ns (2.783%)  route 4.123ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.123     3.828    DISPLAY/rst_all
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/CLK_OUT3
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.118ns (2.783%)  route 4.123ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.123     3.828    DISPLAY/rst_all
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/CLK_OUT3
    SLICE_X1Y97          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.780ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.118ns (2.781%)  route 4.125ns (97.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.125     3.830    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y97          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y97          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X0Y97          FDRE (Hold_fdre_C_R)        -0.014     0.050    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.824ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.118ns (2.800%)  route 4.097ns (97.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.097     3.802    DISPLAY/rst_all
    SLICE_X1Y101         FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.897    -0.561    DISPLAY/CLK_OUT3
    SLICE_X1Y101         FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X1Y101         FDRE (Hold_fdre_C_R)        -0.014    -0.022    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.118ns (2.800%)  route 4.097ns (97.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 r  rst_all_reg/Q
                         net (fo=1321, routed)        4.097     3.802    DISPLAY/rst_all
    SLICE_X1Y101         FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.897    -0.561    DISPLAY/CLK_OUT3
    SLICE_X1Y101         FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X1Y101         FDRE (Hold_fdre_C_R)        -0.014    -0.022    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  3.824    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.786ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.259ns (3.405%)  route 7.347ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.347     5.885    core/register/rst_all
    SLICE_X21Y98         FDCE                                         f  core/register/register_reg[10][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X21Y98         FDCE                                         r  core/register/register_reg[10][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X21Y98         FDCE (Recov_fdce_C_CLR)     -0.208    49.671    core/register/register_reg[10][20]
  -------------------------------------------------------------------
                         required time                         49.671    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 43.786    

Slack (MET) :             43.843ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.259ns (3.405%)  route 7.347ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.347     5.885    core/register/rst_all
    SLICE_X20Y98         FDCE                                         f  core/register/register_reg[16][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X20Y98         FDCE                                         r  core/register/register_reg[16][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X20Y98         FDCE (Recov_fdce_C_CLR)     -0.151    49.728    core/register/register_reg[16][20]
  -------------------------------------------------------------------
                         required time                         49.728    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 43.843    

Slack (MET) :             43.843ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.259ns (3.405%)  route 7.347ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.347     5.885    core/register/rst_all
    SLICE_X20Y98         FDCE                                         f  core/register/register_reg[16][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X20Y98         FDCE                                         r  core/register/register_reg[16][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X20Y98         FDCE (Recov_fdce_C_CLR)     -0.151    49.728    core/register/register_reg[16][28]
  -------------------------------------------------------------------
                         required time                         49.728    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 43.843    

Slack (MET) :             43.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.259ns (3.446%)  route 7.257ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.257     5.795    core/register/rst_all
    SLICE_X21Y97         FDCE                                         f  core/register/register_reg[8][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X21Y97         FDCE                                         r  core/register/register_reg[8][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X21Y97         FDCE (Recov_fdce_C_CLR)     -0.208    49.671    core/register/register_reg[8][20]
  -------------------------------------------------------------------
                         required time                         49.671    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 43.875    

Slack (MET) :             43.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.259ns (3.446%)  route 7.257ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.257     5.795    core/register/rst_all
    SLICE_X21Y97         FDCE                                         f  core/register/register_reg[8][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X21Y97         FDCE                                         r  core/register/register_reg[8][27]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X21Y97         FDCE (Recov_fdce_C_CLR)     -0.208    49.671    core/register/register_reg[8][27]
  -------------------------------------------------------------------
                         required time                         49.671    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 43.875    

Slack (MET) :             43.932ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.259ns (3.446%)  route 7.257ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.257     5.795    core/register/rst_all
    SLICE_X20Y97         FDCE                                         f  core/register/register_reg[23][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X20Y97         FDCE                                         r  core/register/register_reg[23][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X20Y97         FDCE (Recov_fdce_C_CLR)     -0.151    49.728    core/register/register_reg[23][20]
  -------------------------------------------------------------------
                         required time                         49.728    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 43.932    

Slack (MET) :             43.932ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.259ns (3.446%)  route 7.257ns (96.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.257     5.795    core/register/rst_all
    SLICE_X20Y97         FDCE                                         f  core/register/register_reg[23][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X20Y97         FDCE                                         r  core/register/register_reg[23][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X20Y97         FDCE (Recov_fdce_C_CLR)     -0.151    49.728    core/register/register_reg[23][28]
  -------------------------------------------------------------------
                         required time                         49.728    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 43.932    

Slack (MET) :             43.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.259ns (3.496%)  route 7.149ns (96.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.649ns = ( 50.649 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.149     5.686    core/register/rst_all
    SLICE_X17Y76         FDCE                                         f  core/register/register_reg[15][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.492    50.649    core/register/debug_clk
    SLICE_X17Y76         FDCE                                         r  core/register/register_reg[15][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.960    
                         clock uncertainty           -0.095    49.866    
    SLICE_X17Y76         FDCE (Recov_fdce_C_CLR)     -0.208    49.658    core/register/register_reg[15][8]
  -------------------------------------------------------------------
                         required time                         49.658    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 43.971    

Slack (MET) :             43.977ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 0.259ns (3.493%)  route 7.157ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.663ns = ( 50.663 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.157     5.695    core/register/rst_all
    SLICE_X19Y98         FDCE                                         f  core/register/register_reg[13][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.663    core/register/debug_clk
    SLICE_X19Y98         FDCE                                         r  core/register/register_reg[13][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.974    
                         clock uncertainty           -0.095    49.880    
    SLICE_X19Y98         FDCE (Recov_fdce_C_CLR)     -0.208    49.672    core/register/register_reg[13][14]
  -------------------------------------------------------------------
                         required time                         49.672    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 43.977    

Slack (MET) :             43.977ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 0.259ns (3.493%)  route 7.155ns (96.507%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 50.662 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.259    -1.462 f  rst_all_reg/Q
                         net (fo=1321, routed)        7.155     5.693    core/register/rst_all
    SLICE_X21Y96         FDCE                                         f  core/register/register_reg[17][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.505    50.662    core/register/debug_clk
    SLICE_X21Y96         FDCE                                         r  core/register/register_reg[17][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.973    
                         clock uncertainty           -0.095    49.879    
    SLICE_X21Y96         FDCE (Recov_fdce_C_CLR)     -0.208    49.671    core/register/register_reg[17][17]
  -------------------------------------------------------------------
                         required time                         49.671    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 43.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/MIO_MEM_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.118ns (7.182%)  route 1.525ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.525     1.231    core/reg_EXE_MEM/rst_all
    SLICE_X5Y52          FDCE                                         f  core/reg_EXE_MEM/MIO_MEM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y52          FDCE                                         r  core/reg_EXE_MEM/MIO_MEM_reg/C
                         clock pessimism              0.266     1.153    
    SLICE_X5Y52          FDCE (Remov_fdce_C_CLR)     -0.069     1.084    core/reg_EXE_MEM/MIO_MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/MIO_EX_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.118ns (7.182%)  route 1.525ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.525     1.231    core/reg_ID_EX/rst_all
    SLICE_X5Y52          FDCE                                         f  core/reg_ID_EX/MIO_EX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_ID_EX/debug_clk
    SLICE_X5Y52          FDCE                                         r  core/reg_ID_EX/MIO_EX_reg/C
                         clock pessimism              0.266     1.153    
    SLICE_X5Y52          FDCE (Remov_fdce_C_CLR)     -0.069     1.084    core/reg_ID_EX/MIO_EX_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_MEM_WB/rst_all
    SLICE_X6Y52          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_MEM_WB/debug_clk
    SLICE_X6Y52          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/C
                         clock pessimism              0.266     1.153    
    SLICE_X6Y52          FDCE (Remov_fdce_C_CLR)     -0.050     1.103    core/reg_MEM_WB/IR_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_MEM_WB/rst_all
    SLICE_X6Y52          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_MEM_WB/debug_clk
    SLICE_X6Y52          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism              0.266     1.153    
    SLICE_X6Y52          FDCE (Remov_fdce_C_CLR)     -0.050     1.103    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_MEM_WB/rst_all
    SLICE_X6Y52          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_MEM_WB/debug_clk
    SLICE_X6Y52          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism              0.266     1.153    
    SLICE_X6Y52          FDCE (Remov_fdce_C_CLR)     -0.050     1.103    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/RegWrite_WB_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_MEM_WB/rst_all
    SLICE_X6Y52          FDCE                                         f  core/reg_MEM_WB/RegWrite_WB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_MEM_WB/debug_clk
    SLICE_X6Y52          FDCE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
                         clock pessimism              0.266     1.153    
    SLICE_X6Y52          FDCE (Remov_fdce_C_CLR)     -0.050     1.103    core/reg_MEM_WB/RegWrite_WB_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_EXE_MEM/rst_all
    SLICE_X7Y52          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y52          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
                         clock pessimism              0.266     1.153    
    SLICE_X7Y52          FDCE (Remov_fdce_C_CLR)     -0.069     1.084    core/reg_EXE_MEM/IR_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_EXE_MEM/rst_all
    SLICE_X7Y52          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y52          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.266     1.153    
    SLICE_X7Y52          FDCE (Remov_fdce_C_CLR)     -0.069     1.084    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.118ns (7.093%)  route 1.546ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.546     1.251    core/reg_EXE_MEM/rst_all
    SLICE_X7Y52          FDCE                                         f  core/reg_EXE_MEM/RegWrite_MEM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y52          FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism              0.266     1.153    
    SLICE_X7Y52          FDCE (Remov_fdce_C_CLR)     -0.069     1.084    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.118ns (6.981%)  route 1.572ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X2Y46          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.118    -0.295 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.572     1.278    core/reg_EXE_MEM/rst_all
    SLICE_X4Y54          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y54          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
                         clock pessimism              0.266     1.152    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.069     1.083    core/reg_EXE_MEM/IR_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.195    





