X86_64 R+po-mfence-po+mfence
"PodWR MFencedRW PodWW Coe MFencedWR Fre"
Cycle=Fre PodWR MFencedRW PodWW Coe MFencedWR
Relax=PodWR
Safe=Fre Coe PodWW MFencedWR MFencedRW
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:a=W,1:a=F,1:x=T
Com=Co Fr
Orig=PodWR MFencedRW PodWW Coe MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $2,(a)   ;
 movq (y),%rax | mfence        ;
 mfence        | movq (x),%rax ;
 movq $1,(z)   |               ;
 movq $1,(a)   |               ;
exists (a=2 /\ 1:rax=0)
