// Generated by CIRCT unknown git version
module NV_NVDLA_HLS_shiftrightss(	// file.cleaned.mlir:2:3
  input  [48:0] data_in,	// file.cleaned.mlir:2:43
  input  [5:0]  shift_num,	// file.cleaned.mlir:2:62
  output [31:0] data_out	// file.cleaned.mlir:2:83
);

  wire [80:0]  _GEN = {{32{data_in[48]}}, data_in} << ~shift_num + 6'h1;	// file.cleaned.mlir:8:14, :18:10, :21:10, :22:10, :23:10, :24:10, :26:10
  wire [146:0] _GEN_0 = {{49{data_in[48]}}, data_in, 49'h0} >> shift_num;	// file.cleaned.mlir:7:15, :18:10, :32:11, :33:11, :35:11
  wire         _GEN_1 = {26'h0, shift_num} > 32'h30;	// file.cleaned.mlir:6:16, :16:15, :20:10, :38:11
  wire [47:0]  _GEN_2 = _GEN_1 ? 48'h0 : _GEN_0[96:49];	// file.cleaned.mlir:12:15, :35:11, :38:11, :39:11, :40:11
  wire         point5 = ~_GEN_1 & _GEN_0[48] & (~(data_in[48]) | (|(_GEN_0[47:0])));	// file.cleaned.mlir:18:10, :35:11, :36:11, :37:11, :38:11, :41:11, :42:11, :43:11, :44:11, :45:11
  assign data_out =
    shift_num[5] & _GEN[80:31] != {50{data_in[48]}} | ~(shift_num[5])
    & (data_in[48] & _GEN_2[47:31] != 17'h1FFFF | ~(data_in[48]) & (|(_GEN_2[47:31]))
       | ~(data_in[48]) & (&{_GEN_2[30:0], point5}))
      ? (data_in[48] ? 32'h80000000 : 32'h7FFFFFFF)
      : shift_num[5] ? _GEN[31:0] : _GEN_2[31:0] + {31'h0, point5};	// file.cleaned.mlir:3:24, :4:25, :5:15, :11:16, :18:10, :19:10, :26:10, :27:10, :28:11, :29:11, :30:11, :31:11, :40:11, :41:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:5
endmodule

