Source Block: hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@93:121@HdlStmProcess
    overflow <= 1'b0;
  end
  conv_done_d1 <= conv_done;
end

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    m_axis_phase_valid <= 1'b0;
    m_axis_sample_valid <= 1'b0;
  end else begin
    /* Data and phase become valid once we have both */
    if (sample_hold_valid == 1'b1) begin
      m_axis_phase_valid <= 1'b1;
      m_axis_sample_valid <= 1'b1;
    end else begin
      if (m_axis_phase_ready == 1'b1) begin
        m_axis_phase_valid <= 1'b0;
      end
      if (m_axis_sample_ready == 1'b1) begin
        m_axis_sample_valid <= 1'b0;
      end
    end
  end
end

/* If the STAT register is included in the sample we get 4 bytes per sample and
 * are able to detect channel swaps and synchronize the first output sample to
 * the first channel. If the STAT register is not included we only get 3 bytes
 * per sample and rely on that the first sample will always be from the first

Diff Content:
- 98 always @(posedge clk) begin
- 99   if (processing_resetn == 1'b0) begin
- 100     m_axis_phase_valid <= 1'b0;
- 101     m_axis_sample_valid <= 1'b0;
- 102   end else begin
- 103     /* Data and phase become valid once we have both */
- 104     if (sample_hold_valid == 1'b1) begin
- 105       m_axis_phase_valid <= 1'b1;
- 106       m_axis_sample_valid <= 1'b1;
- 108       if (m_axis_phase_ready == 1'b1) begin
- 109         m_axis_phase_valid <= 1'b0;
- 110       end
- 111       if (m_axis_sample_ready == 1'b1) begin
- 112         m_axis_sample_valid <= 1'b0;
- 116 end
+ 106   always @(posedge clk) begin
+ 106     if (processing_resetn == 1'b0) begin
+ 106       m_axis_phase_valid <= 1'b0;
+ 106       m_axis_sample_valid <= 1'b0;
+ 112       /* Data and phase become valid once we have both */
+ 112       if (sample_hold_valid == 1'b1) begin
+ 112         m_axis_phase_valid <= 1'b1;
+ 112         m_axis_sample_valid <= 1'b1;
+ 112       end else begin
+ 112         if (m_axis_phase_ready == 1'b1) begin
+ 112           m_axis_phase_valid <= 1'b0;
+ 112         end
+ 112         if (m_axis_sample_ready == 1'b1) begin
+ 112           m_axis_sample_valid <= 1'b0;
+ 112         end

Clone Blocks:
