<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RealTime_Home: Dmac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RealTime_Home
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_dmac.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Dmac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___d_m_a_c.html">Direct Memory Access Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMAC APB hardware registers.  
 <a href="struct_dmac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2dmac_8h_source.html">dmac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a58f09c87a750300ff7f9f93be50a0e8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a58f09c87a750300ff7f9f93be50a0e8c">CTRL</a></td></tr>
<tr class="memdesc:a58f09c87a750300ff7f9f93be50a0e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) Control.  <a href="#a58f09c87a750300ff7f9f93be50a0e8c">More...</a><br /></td></tr>
<tr class="separator:a58f09c87a750300ff7f9f93be50a0e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cff57cdf7087fb7578c13f27baa6756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8cff57cdf7087fb7578c13f27baa6756">CRCCTRL</a></td></tr>
<tr class="memdesc:a8cff57cdf7087fb7578c13f27baa6756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 16) CRC Control.  <a href="#a8cff57cdf7087fb7578c13f27baa6756">More...</a><br /></td></tr>
<tr class="separator:a8cff57cdf7087fb7578c13f27baa6756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb22162a1c2577d47964bcccdbea0fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#accb22162a1c2577d47964bcccdbea0fc">CRCDATAIN</a></td></tr>
<tr class="memdesc:accb22162a1c2577d47964bcccdbea0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) CRC Data Input.  <a href="#accb22162a1c2577d47964bcccdbea0fc">More...</a><br /></td></tr>
<tr class="separator:accb22162a1c2577d47964bcccdbea0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff786653f028d384972f7802372be87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a2ff786653f028d384972f7802372be87">CRCCHKSUM</a></td></tr>
<tr class="memdesc:a2ff786653f028d384972f7802372be87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) CRC Checksum.  <a href="#a2ff786653f028d384972f7802372be87">More...</a><br /></td></tr>
<tr class="separator:a2ff786653f028d384972f7802372be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66ca4b9f5a6270cd37a5322e41e27af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af66ca4b9f5a6270cd37a5322e41e27af">CRCSTATUS</a></td></tr>
<tr class="memdesc:af66ca4b9f5a6270cd37a5322e41e27af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) CRC Status.  <a href="#af66ca4b9f5a6270cd37a5322e41e27af">More...</a><br /></td></tr>
<tr class="separator:af66ca4b9f5a6270cd37a5322e41e27af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28d69d1472a67b2881b73eec8dd366f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af28d69d1472a67b2881b73eec8dd366f">DBGCTRL</a></td></tr>
<tr class="memdesc:af28d69d1472a67b2881b73eec8dd366f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0D (R/W 8) Debug Control.  <a href="#af28d69d1472a67b2881b73eec8dd366f">More...</a><br /></td></tr>
<tr class="separator:af28d69d1472a67b2881b73eec8dd366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421b7353ef375d478b4f09ca5d74f2df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a421b7353ef375d478b4f09ca5d74f2df">QOSCTRL</a></td></tr>
<tr class="memdesc:a421b7353ef375d478b4f09ca5d74f2df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E (R/W 8) QOS Control.  <a href="#a421b7353ef375d478b4f09ca5d74f2df">More...</a><br /></td></tr>
<tr class="separator:a421b7353ef375d478b4f09ca5d74f2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092866123ac46d0985136e4dca2f36f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a092866123ac46d0985136e4dca2f36f4">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a092866123ac46d0985136e4dca2f36f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1671940da05ad5800230cf398310d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a3e1671940da05ad5800230cf398310d0">SWTRIGCTRL</a></td></tr>
<tr class="memdesc:a3e1671940da05ad5800230cf398310d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Software Trigger Control.  <a href="#a3e1671940da05ad5800230cf398310d0">More...</a><br /></td></tr>
<tr class="separator:a3e1671940da05ad5800230cf398310d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68268a89356b2aa69cc5fdac65c4cdff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a68268a89356b2aa69cc5fdac65c4cdff">PRICTRL0</a></td></tr>
<tr class="memdesc:a68268a89356b2aa69cc5fdac65c4cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Priority Control 0.  <a href="#a68268a89356b2aa69cc5fdac65c4cdff">More...</a><br /></td></tr>
<tr class="separator:a68268a89356b2aa69cc5fdac65c4cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdc4a639d3a39ae271ce60299b45c28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8bdc4a639d3a39ae271ce60299b45c28">Reserved2</a> [0x8]</td></tr>
<tr class="separator:a8bdc4a639d3a39ae271ce60299b45c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d322167585abb8aa35805bb00e9bf54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a3d322167585abb8aa35805bb00e9bf54">INTPEND</a></td></tr>
<tr class="memdesc:a3d322167585abb8aa35805bb00e9bf54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Interrupt Pending.  <a href="#a3d322167585abb8aa35805bb00e9bf54">More...</a><br /></td></tr>
<tr class="separator:a3d322167585abb8aa35805bb00e9bf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07c4ef2ff7a794403c53387495e8d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ad07c4ef2ff7a794403c53387495e8d6d">Reserved3</a> [0x2]</td></tr>
<tr class="separator:ad07c4ef2ff7a794403c53387495e8d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a554dd4501cfc63278a4a2838ab2bfcfc">INTSTATUS</a></td></tr>
<tr class="memdesc:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/ 32) Interrupt Status.  <a href="#a554dd4501cfc63278a4a2838ab2bfcfc">More...</a><br /></td></tr>
<tr class="separator:a554dd4501cfc63278a4a2838ab2bfcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fb47563710a73c606be602d1511591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a27fb47563710a73c606be602d1511591">BUSYCH</a></td></tr>
<tr class="memdesc:a27fb47563710a73c606be602d1511591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/ 32) Busy Channels.  <a href="#a27fb47563710a73c606be602d1511591">More...</a><br /></td></tr>
<tr class="separator:a27fb47563710a73c606be602d1511591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf69858689aba40deb2d58ae55bd0006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#acf69858689aba40deb2d58ae55bd0006">PENDCH</a></td></tr>
<tr class="memdesc:acf69858689aba40deb2d58ae55bd0006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/ 32) Pending Channels.  <a href="#acf69858689aba40deb2d58ae55bd0006">More...</a><br /></td></tr>
<tr class="separator:acf69858689aba40deb2d58ae55bd0006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9870bb49af321427ca8bdf49fa753ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a9870bb49af321427ca8bdf49fa753ec2">ACTIVE</a></td></tr>
<tr class="memdesc:a9870bb49af321427ca8bdf49fa753ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/ 32) Active Channel and Levels.  <a href="#a9870bb49af321427ca8bdf49fa753ec2">More...</a><br /></td></tr>
<tr class="separator:a9870bb49af321427ca8bdf49fa753ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d16ac99028838e03c07101c9461a101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a0d16ac99028838e03c07101c9461a101">BASEADDR</a></td></tr>
<tr class="memdesc:a0d16ac99028838e03c07101c9461a101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address.  <a href="#a0d16ac99028838e03c07101c9461a101">More...</a><br /></td></tr>
<tr class="separator:a0d16ac99028838e03c07101c9461a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ae67c9b5dfcbbc13be0738813e8cf1db5">WRBADDR</a></td></tr>
<tr class="memdesc:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address.  <a href="#ae67c9b5dfcbbc13be0738813e8cf1db5">More...</a><br /></td></tr>
<tr class="separator:ae67c9b5dfcbbc13be0738813e8cf1db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf127d09ee1c1a9cf2b0d88d946dbe0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#abf127d09ee1c1a9cf2b0d88d946dbe0a">Reserved4</a> [0x3]</td></tr>
<tr class="separator:abf127d09ee1c1a9cf2b0d88d946dbe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a8ca3ffa77dadd1671aea1c0dae79203e">CHID</a></td></tr>
<tr class="memdesc:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3F (R/W 8) Channel ID.  <a href="#a8ca3ffa77dadd1671aea1c0dae79203e">More...</a><br /></td></tr>
<tr class="separator:a8ca3ffa77dadd1671aea1c0dae79203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ecb1bfb5647ab51566b780cc945203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a67ecb1bfb5647ab51566b780cc945203">CHCTRLA</a></td></tr>
<tr class="memdesc:a67ecb1bfb5647ab51566b780cc945203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Channel Control A.  <a href="#a67ecb1bfb5647ab51566b780cc945203">More...</a><br /></td></tr>
<tr class="separator:a67ecb1bfb5647ab51566b780cc945203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033695717f8be7f53c1fb9bf2601212b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a033695717f8be7f53c1fb9bf2601212b">Reserved5</a> [0x3]</td></tr>
<tr class="separator:a033695717f8be7f53c1fb9bf2601212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016e66155d79c414f5deb16a30e5caeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a016e66155d79c414f5deb16a30e5caeb">CHCTRLB</a></td></tr>
<tr class="memdesc:a016e66155d79c414f5deb16a30e5caeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Channel Control B.  <a href="#a016e66155d79c414f5deb16a30e5caeb">More...</a><br /></td></tr>
<tr class="separator:a016e66155d79c414f5deb16a30e5caeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ebeceec1a70581f0fc4da2e250e4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a90ebeceec1a70581f0fc4da2e250e4a6">Reserved6</a> [0x4]</td></tr>
<tr class="separator:a90ebeceec1a70581f0fc4da2e250e4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a162ee7b98e87fe47dbb2dbcf5312b08b">CHINTENCLR</a></td></tr>
<tr class="memdesc:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear.  <a href="#a162ee7b98e87fe47dbb2dbcf5312b08b">More...</a><br /></td></tr>
<tr class="separator:a162ee7b98e87fe47dbb2dbcf5312b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47abea7e3b538e7a0598831c2bbcb399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a47abea7e3b538e7a0598831c2bbcb399">CHINTENSET</a></td></tr>
<tr class="memdesc:a47abea7e3b538e7a0598831c2bbcb399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4D (R/W 8) Channel Interrupt Enable Set.  <a href="#a47abea7e3b538e7a0598831c2bbcb399">More...</a><br /></td></tr>
<tr class="separator:a47abea7e3b538e7a0598831c2bbcb399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a70ede4f59f6bbe9db017cabb7d6e8a1e">CHINTFLAG</a></td></tr>
<tr class="memdesc:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear.  <a href="#a70ede4f59f6bbe9db017cabb7d6e8a1e">More...</a><br /></td></tr>
<tr class="separator:a70ede4f59f6bbe9db017cabb7d6e8a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c06a8ab70dab542d1320d903c643ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ab0c06a8ab70dab542d1320d903c643ba">CHSTATUS</a></td></tr>
<tr class="memdesc:ab0c06a8ab70dab542d1320d903c643ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4F (R/ 8) Channel Status.  <a href="#ab0c06a8ab70dab542d1320d903c643ba">More...</a><br /></td></tr>
<tr class="separator:ab0c06a8ab70dab542d1320d903c643ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMAC APB hardware registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9870bb49af321427ca8bdf49fa753ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9870bb49af321427ca8bdf49fa753ec2">&#9670;&nbsp;</a></span>ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a> ACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x30 (R/ 32) Active Channel and Levels. </p>

</div>
</div>
<a id="a0d16ac99028838e03c07101c9461a101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d16ac99028838e03c07101c9461a101">&#9670;&nbsp;</a></span>BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a> BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address. </p>

</div>
</div>
<a id="a27fb47563710a73c606be602d1511591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fb47563710a73c606be602d1511591">&#9670;&nbsp;</a></span>BUSYCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a> BUSYCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/ 32) Busy Channels. </p>

</div>
</div>
<a id="a67ecb1bfb5647ab51566b780cc945203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ecb1bfb5647ab51566b780cc945203">&#9670;&nbsp;</a></span>CHCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a> CHCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 8) Channel Control A. </p>

</div>
</div>
<a id="a016e66155d79c414f5deb16a30e5caeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016e66155d79c414f5deb16a30e5caeb">&#9670;&nbsp;</a></span>CHCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a> CHCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/W 32) Channel Control B. </p>

</div>
</div>
<a id="a8ca3ffa77dadd1671aea1c0dae79203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3ffa77dadd1671aea1c0dae79203e">&#9670;&nbsp;</a></span>CHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a> CHID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3F (R/W 8) Channel ID. </p>

</div>
</div>
<a id="a162ee7b98e87fe47dbb2dbcf5312b08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162ee7b98e87fe47dbb2dbcf5312b08b">&#9670;&nbsp;</a></span>CHINTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a> CHINTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear. </p>

</div>
</div>
<a id="a47abea7e3b538e7a0598831c2bbcb399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47abea7e3b538e7a0598831c2bbcb399">&#9670;&nbsp;</a></span>CHINTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a> CHINTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4D (R/W 8) Channel Interrupt Enable Set. </p>

</div>
</div>
<a id="a70ede4f59f6bbe9db017cabb7d6e8a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ede4f59f6bbe9db017cabb7d6e8a1e">&#9670;&nbsp;</a></span>CHINTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a> CHINTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. </p>

</div>
</div>
<a id="ab0c06a8ab70dab542d1320d903c643ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c06a8ab70dab542d1320d903c643ba">&#9670;&nbsp;</a></span>CHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a> CHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4F (R/ 8) Channel Status. </p>

</div>
</div>
<a id="a2ff786653f028d384972f7802372be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff786653f028d384972f7802372be87">&#9670;&nbsp;</a></span>CRCCHKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a> CRCCHKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) CRC Checksum. </p>

</div>
</div>
<a id="a8cff57cdf7087fb7578c13f27baa6756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cff57cdf7087fb7578c13f27baa6756">&#9670;&nbsp;</a></span>CRCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a> CRCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 16) CRC Control. </p>

</div>
</div>
<a id="accb22162a1c2577d47964bcccdbea0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb22162a1c2577d47964bcccdbea0fc">&#9670;&nbsp;</a></span>CRCDATAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a> CRCDATAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) CRC Data Input. </p>

</div>
</div>
<a id="af66ca4b9f5a6270cd37a5322e41e27af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66ca4b9f5a6270cd37a5322e41e27af">&#9670;&nbsp;</a></span>CRCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a> CRCSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 8) CRC Status. </p>

</div>
</div>
<a id="a58f09c87a750300ff7f9f93be50a0e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f09c87a750300ff7f9f93be50a0e8c">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 16) Control. </p>

</div>
</div>
<a id="af28d69d1472a67b2881b73eec8dd366f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28d69d1472a67b2881b73eec8dd366f">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0D (R/W 8) Debug Control. </p>

</div>
</div>
<a id="a3d322167585abb8aa35805bb00e9bf54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d322167585abb8aa35805bb00e9bf54">&#9670;&nbsp;</a></span>INTPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a> INTPEND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 16) Interrupt Pending. </p>

</div>
</div>
<a id="a554dd4501cfc63278a4a2838ab2bfcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554dd4501cfc63278a4a2838ab2bfcfc">&#9670;&nbsp;</a></span>INTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a> INTSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/ 32) Interrupt Status. </p>

</div>
</div>
<a id="acf69858689aba40deb2d58ae55bd0006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf69858689aba40deb2d58ae55bd0006">&#9670;&nbsp;</a></span>PENDCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a> PENDCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2C (R/ 32) Pending Channels. </p>

</div>
</div>
<a id="a68268a89356b2aa69cc5fdac65c4cdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68268a89356b2aa69cc5fdac65c4cdff">&#9670;&nbsp;</a></span>PRICTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a> PRICTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Priority Control 0. </p>

</div>
</div>
<a id="a421b7353ef375d478b4f09ca5d74f2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421b7353ef375d478b4f09ca5d74f2df">&#9670;&nbsp;</a></span>QOSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a> QOSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0E (R/W 8) QOS Control. </p>

</div>
</div>
<a id="a092866123ac46d0985136e4dca2f36f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092866123ac46d0985136e4dca2f36f4">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1[0x1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bdc4a639d3a39ae271ce60299b45c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdc4a639d3a39ae271ce60299b45c28">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2[0x8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad07c4ef2ff7a794403c53387495e8d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07c4ef2ff7a794403c53387495e8d6d">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3[0x2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf127d09ee1c1a9cf2b0d88d946dbe0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf127d09ee1c1a9cf2b0d88d946dbe0a">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4[0x3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033695717f8be7f53c1fb9bf2601212b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033695717f8be7f53c1fb9bf2601212b">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5[0x3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ebeceec1a70581f0fc4da2e250e4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ebeceec1a70581f0fc4da2e250e4a6">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6[0x4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e1671940da05ad5800230cf398310d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1671940da05ad5800230cf398310d0">&#9670;&nbsp;</a></span>SWTRIGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a> SWTRIGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Software Trigger Control. </p>

</div>
</div>
<a id="ae67c9b5dfcbbc13be0738813e8cf1db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67c9b5dfcbbc13be0738813e8cf1db5">&#9670;&nbsp;</a></span>WRBADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a> WRBADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="component_2dmac_8h_source.html">dmac.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_dmac.html">Dmac</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
