#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008b2d08 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v008df608_0 .net "clk", 0 0, v008b3f88_0;  1 drivers
v008ded70_0 .net "out", 3 0, L_008dec68;  1 drivers
v008df0e0_0 .net "rst", 0 0, v008b0b18_0;  1 drivers
S_008b2dd8 .scope module, "aTester" "Tester" 2 9, 2 23 0, S_008b2d08;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "out"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "rst"
P_008a2688 .param/l "stimDelay" 0 2 27, +C4<00000000000000000000000000010100>;
v008b3f88_0 .var "clk", 0 0;
v008a7178_0 .var/i "i", 31 0;
v008b1040_0 .net "out", 3 0, L_008dec68;  alias, 1 drivers
v008b0b18_0 .var "rst", 0 0;
S_00994e48 .scope module, "myCounter" "counter" 2 8, 3 3 0, S_008b2d08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v008df4a8_0 .net "clk", 0 0, v008b3f88_0;  alias, 1 drivers
v008df500_0 .net "out", 3 0, L_008dec68;  alias, 1 drivers
v008df6b8_0 .net "qbar", 3 0, L_008dee20;  1 drivers
v008df190_0 .net "rst", 0 0, v008b0b18_0;  alias, 1 drivers
L_008df030 .part L_008dee20, 0, 1;
L_008df5b0 .part L_008dee20, 1, 1;
L_008defd8 .part L_008dec68, 0, 1;
L_008dedc8 .part L_008dee20, 2, 1;
L_008df660 .part L_008dec68, 1, 1;
L_008dec68 .concat8 [ 1 1 1 1], v008b10f0_0, v008b0a68_0, v008b0c78_0, v008b0e30_0;
L_008dee20 .concat8 [ 1 1 1 1], L_0099df18, L_0099e080, L_0099e038, L_0099e110;
L_008df450 .part L_008dee20, 3, 1;
L_008df558 .part L_008dec68, 2, 1;
S_00994f18 .scope module, "dff0" "DFlipFlop" 3 8, 4 1 0, S_00994e48;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0099df18 .functor NOT 1, v008b10f0_0, C4<0>, C4<0>, C4<0>;
v008b1148_0 .net "D", 0 0, L_008df030;  1 drivers
v008b1098_0 .net "clk", 0 0, v008b3f88_0;  alias, 1 drivers
v008b10f0_0 .var "q", 0 0;
v008b0c20_0 .net "qBar", 0 0, L_0099df18;  1 drivers
v008b11a0_0 .net "rst", 0 0, v008b0b18_0;  alias, 1 drivers
E_008a2408/0 .event negedge, v008b0b18_0;
E_008a2408/1 .event posedge, v008b3f88_0;
E_008a2408 .event/or E_008a2408/0, E_008a2408/1;
S_00993a08 .scope module, "dff1" "DFlipFlop" 3 9, 4 1 0, S_00994e48;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0099e080 .functor NOT 1, v008b0a68_0, C4<0>, C4<0>, C4<0>;
v008b0f90_0 .net "D", 0 0, L_008df5b0;  1 drivers
v008b0fe8_0 .net "clk", 0 0, L_008defd8;  1 drivers
v008b0a68_0 .var "q", 0 0;
v008b0ac0_0 .net "qBar", 0 0, L_0099e080;  1 drivers
v008b0b70_0 .net "rst", 0 0, v008b0b18_0;  alias, 1 drivers
E_008a24a8/0 .event negedge, v008b0b18_0;
E_008a24a8/1 .event posedge, v008b0fe8_0;
E_008a24a8 .event/or E_008a24a8/0, E_008a24a8/1;
S_00993ad8 .scope module, "dff2" "DFlipFlop" 3 10, 4 1 0, S_00994e48;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0099e038 .functor NOT 1, v008b0c78_0, C4<0>, C4<0>, C4<0>;
v008b0bc8_0 .net "D", 0 0, L_008dedc8;  1 drivers
v008b0d80_0 .net "clk", 0 0, L_008df660;  1 drivers
v008b0c78_0 .var "q", 0 0;
v008b0cd0_0 .net "qBar", 0 0, L_0099e038;  1 drivers
v008b0d28_0 .net "rst", 0 0, v008b0b18_0;  alias, 1 drivers
E_008a22a0/0 .event negedge, v008b0b18_0;
E_008a22a0/1 .event posedge, v008b0d80_0;
E_008a22a0 .event/or E_008a22a0/0, E_008a22a0/1;
S_0099bd28 .scope module, "dff3" "DFlipFlop" 3 11, 4 1 0, S_00994e48;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0099e110 .functor NOT 1, v008b0e30_0, C4<0>, C4<0>, C4<0>;
v008b0dd8_0 .net "D", 0 0, L_008df450;  1 drivers
v008b0e88_0 .net "clk", 0 0, L_008df558;  1 drivers
v008b0e30_0 .var "q", 0 0;
v008b0ee0_0 .net "qBar", 0 0, L_0099e110;  1 drivers
v008b0f38_0 .net "rst", 0 0, v008b0b18_0;  alias, 1 drivers
E_008a24d0/0 .event negedge, v008b0b18_0;
E_008a24d0/1 .event posedge, v008b0e88_0;
E_008a24d0 .event/or E_008a24d0/0, E_008a24d0/1;
    .scope S_00994f18;
T_0 ;
    %wait E_008a2408;
    %load/vec4 v008b11a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b10f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v008b1148_0;
    %store/vec4 v008b10f0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00993a08;
T_1 ;
    %wait E_008a24a8;
    %load/vec4 v008b0b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b0a68_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v008b0f90_0;
    %store/vec4 v008b0a68_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00993ad8;
T_2 ;
    %wait E_008a22a0;
    %load/vec4 v008b0d28_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b0c78_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v008b0bc8_0;
    %store/vec4 v008b0c78_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0099bd28;
T_3 ;
    %wait E_008a24d0;
    %load/vec4 v008b0f38_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b0e30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v008b0dd8_0;
    %store/vec4 v008b0e30_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008b2dd8;
T_4 ;
    %vpi_call 2 31 "$display", "\011\011 bits \011 clk \011 rst" {0 0 0};
    %vpi_call 2 32 "$monitor", "\011\011 %b\011 %b\011 %b", v008b1040_0, v008b0b18_0, v008b3f88_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_008b2dd8;
T_5 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b0b18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b0b18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008a7178_0, 0, 32;
T_5.0 ;
    %load/vec4 v008a7178_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %load/vec4 v008a7178_0;
    %addi 1, 0, 32;
    %store/vec4 v008a7178_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b0b18_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b0b18_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008a7178_0, 0, 32;
T_5.2 ;
    %load/vec4 v008a7178_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %load/vec4 v008a7178_0;
    %addi 1, 0, 32;
    %store/vec4 v008a7178_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b3f88_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_008b2d08;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001, S_00994e48 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "counterTop.v";
    "./counter.v";
    "./dflipflop.v";
