Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 11:26:23 2024
| Host         : CS152A-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file whack_a_mole_control_sets_placed.rpt
| Design       : whack_a_mole
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             104 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+-------------------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG              |               |                                     |                2 |              4 |
|  divider/display_seg_reg[6] |               | display/digit_to_display[3]_i_1_n_0 |                2 |              8 |
|  divider/sec_cnt_reg[6]     |               |                                     |                2 |             14 |
|  divider/display_seg_reg[6] |               |                                     |                2 |             26 |
|  clk_IBUF_BUFG              |               | divider/ticks_5000                  |                6 |             42 |
|  clk_IBUF_BUFG              |               | divider/ticks_10                    |                7 |             54 |
+-----------------------------+---------------+-------------------------------------+------------------+----------------+


